Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 23 01:12:56 2018
| Host         : LAPTOP-QC2AS776 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Reaction_Time_Averager_wrapper_timing_summary_routed.rpt -pb Reaction_Time_Averager_wrapper_timing_summary_routed.pb -rpx Reaction_Time_Averager_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Reaction_Time_Averager_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 129 register/latch pins with no clock driven by root clock pin: Reaction_Time_Averager_i/HZ_Counter_0/inst/o_Out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 252 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.093        0.000                      0                  174        0.122        0.000                      0                  174       11.520        0.000                       0                   122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
i_CLK  {0.000 12.500}     25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_CLK               2.093        0.000                      0                  128        0.122        0.000                      0                  128       11.520        0.000                       0                   122  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  i_CLK              i_CLK                   20.817        0.000                      0                   46        0.665        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_CLK
  To Clock:  i_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Anodes_0[2]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 4.467ns (59.489%)  route 3.042ns (40.511%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.728     5.362    Reaction_Time_Averager_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y69         FDRE                                         r  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.518     5.880 r  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/Q
                         net (fo=9, routed)           0.953     6.833    Reaction_Time_Averager_i/ssd_mux_0/inst/p_0_in[1]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.152     6.985 r  Reaction_Time_Averager_i/ssd_mux_0/inst/o_Anodes[2]_INST_0/O
                         net (fo=1, routed)           2.090     9.074    o_Anodes_0_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         3.797    12.872 r  o_Anodes_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.872    o_Anodes_0[2]
    M18                                                               r  o_Anodes_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.872    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.428ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Anodes_0[0]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 4.413ns (61.507%)  route 2.762ns (38.493%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.728     5.362    Reaction_Time_Averager_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y69         FDRE                                         r  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.518     5.880 f  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/Q
                         net (fo=9, routed)           0.867     6.747    Reaction_Time_Averager_i/ssd_mux_0/inst/p_0_in[0]
    SLICE_X43Y74         LUT2 (Prop_lut2_I1_O)        0.150     6.897 r  Reaction_Time_Averager_i/ssd_mux_0/inst/o_Anodes[0]_INST_0/O
                         net (fo=1, routed)           1.895     8.792    o_Anodes_0_OBUF[0]
    K19                  OBUF (Prop_obuf_I_O)         3.745    12.537 r  o_Anodes_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.537    o_Anodes_0[0]
    K19                                                               r  o_Anodes_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.537    
  -------------------------------------------------------------------
                         slack                                  2.428    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Anodes_0[3]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        6.980ns  (logic 4.188ns (60.001%)  route 2.792ns (39.999%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.728     5.362    Reaction_Time_Averager_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y69         FDRE                                         r  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.518     5.880 r  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/Q
                         net (fo=9, routed)           0.953     6.833    Reaction_Time_Averager_i/ssd_mux_0/inst/p_0_in[1]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     6.957 r  Reaction_Time_Averager_i/ssd_mux_0/inst/o_Anodes[3]_INST_0/O
                         net (fo=1, routed)           1.839     8.796    o_Anodes_0_OBUF[3]
    L16                  OBUF (Prop_obuf_I_O)         3.546    12.342 r  o_Anodes_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.342    o_Anodes_0[3]
    L16                                                               r  o_Anodes_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Anodes_0[1]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 4.155ns (62.109%)  route 2.535ns (37.891%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.362ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.728     5.362    Reaction_Time_Averager_i/ssd_mux_0/inst/i_CLK
    SLICE_X42Y69         FDRE                                         r  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.518     5.880 r  Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/Q
                         net (fo=9, routed)           0.867     6.747    Reaction_Time_Averager_i/ssd_mux_0/inst/p_0_in[0]
    SLICE_X43Y74         LUT2 (Prop_lut2_I0_O)        0.124     6.871 r  Reaction_Time_Averager_i/ssd_mux_0/inst/o_Anodes[1]_INST_0/O
                         net (fo=1, routed)           1.668     8.539    o_Anodes_0_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.513    12.053 r  o_Anodes_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.053    o_Anodes_0[1]
    H17                                                               r  o_Anodes_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -12.053    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Cathodes_0[4]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        6.537ns  (logic 4.052ns (61.983%)  route 2.485ns (38.017%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.738     5.372    Reaction_Time_Averager_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y60         FDRE                                         r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[4]/Q
                         net (fo=1, routed)           2.485     8.313    o_Cathodes_0_OBUF[4]
    M17                  OBUF (Prop_obuf_I_O)         3.596    11.909 r  o_Cathodes_0_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.909    o_Cathodes_0[4]
    M17                                                               r  o_Cathodes_0[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Cathodes_0[5]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        6.133ns  (logic 4.113ns (67.062%)  route 2.020ns (32.938%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.738     5.372    Reaction_Time_Averager_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y60         FDRE                                         r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.419     5.791 r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[5]/Q
                         net (fo=1, routed)           2.020     7.811    o_Cathodes_0_OBUF[5]
    J16                  OBUF (Prop_obuf_I_O)         3.694    11.506 r  o_Cathodes_0_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.506    o_Cathodes_0[5]
    J16                                                               r  o_Cathodes_0[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.506    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.502ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Cathodes_0[6]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 3.986ns (65.453%)  route 2.104ns (34.547%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.738     5.372    Reaction_Time_Averager_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y60         FDRE                                         r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[6]/Q
                         net (fo=1, routed)           2.104     7.932    o_Cathodes_0_OBUF[6]
    H18                  OBUF (Prop_obuf_I_O)         3.530    11.462 r  o_Cathodes_0_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.462    o_Cathodes_0[6]
    H18                                                               r  o_Cathodes_0[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.462    
  -------------------------------------------------------------------
                         slack                                  3.502    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Cathodes_0[3]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        6.031ns  (logic 4.104ns (68.052%)  route 1.927ns (31.948%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.738     5.372    Reaction_Time_Averager_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y60         FDRE                                         r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.419     5.791 r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[3]/Q
                         net (fo=1, routed)           1.927     7.718    o_Cathodes_0_OBUF[3]
    J15                  OBUF (Prop_obuf_I_O)         3.685    11.403 r  o_Cathodes_0_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.403    o_Cathodes_0[3]
    J15                                                               r  o_Cathodes_0[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.403    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.672ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Cathodes_0[1]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        5.920ns  (logic 4.110ns (69.413%)  route 1.811ns (30.587%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.738     5.372    Reaction_Time_Averager_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y60         FDRE                                         r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.419     5.791 r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[1]/Q
                         net (fo=1, routed)           1.811     7.602    o_Cathodes_0_OBUF[1]
    H15                  OBUF (Prop_obuf_I_O)         3.691    11.293 r  o_Cathodes_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.293    o_Cathodes_0[1]
    H15                                                               r  o_Cathodes_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.293    
  -------------------------------------------------------------------
                         slack                                  3.672    

Slack (MET) :             3.686ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            o_Cathodes_0[2]
                            (output port clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        5.907ns  (logic 3.990ns (67.542%)  route 1.917ns (32.458%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           10.000ns
  Clock Path Skew:        -5.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.738     5.372    Reaction_Time_Averager_i/ssd_dec_0/inst/i_CLK
    SLICE_X43Y60         FDRE                                         r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 r  Reaction_Time_Averager_i/ssd_dec_0/inst/r_Cathodes_reg[2]/Q
                         net (fo=1, routed)           1.917     7.745    o_Cathodes_0_OBUF[2]
    J18                  OBUF (Prop_obuf_I_O)         3.534    11.279 r  o_Cathodes_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.279    o_Cathodes_0[2]
    J18                                                               r  o_Cathodes_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.035    24.965    
                         output delay               -10.000    14.965    
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                         -11.279    
  -------------------------------------------------------------------
                         slack                                  3.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.565     1.443    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y46         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.640    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X35Y46         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.834     1.959    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y46         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.516     1.443    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075     1.518    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.587     1.465    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.662    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X37Y52         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.857     1.982    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.517     1.465    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.075     1.540    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.566     1.444    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X35Y48         FDSE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDSE (Prop_fdse_C_Q)         0.141     1.585 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.087     1.672    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/Pr_out
    SLICE_X34Y48         LUT1 (Prop_lut1_I0_O)        0.045     1.717 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000     1.717    Reaction_Time_Averager_i/proc_sys_reset_0/U0/SEQ_n_4
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.835     1.960    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism             -0.503     1.457    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.120     1.577    Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.565     1.443    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X34Y46         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.061     1.668    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X35Y46         LUT5 (Prop_lut5_I1_O)        0.045     1.713 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.713    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X35Y46         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.834     1.959    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y46         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.503     1.456    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.092     1.548    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.097%)  route 0.361ns (71.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.587     1.465    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y52         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.361     1.967    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/p_3_out[3]
    SLICE_X35Y47         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.835     1.960    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y47         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -0.247     1.713    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.075     1.788    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.565     1.443    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X35Y46         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.128     1.712    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/p_3_in1_in
    SLICE_X34Y46         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.834     1.959    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X34Y46         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                         clock pessimism             -0.503     1.456    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.059     1.515    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.566     1.444    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y47         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069     1.641    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[2]
    SLICE_X35Y47         LUT5 (Prop_lut5_I2_O)        0.099     1.740 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.740    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X35Y47         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.835     1.960    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y47         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.516     1.444    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.091     1.535    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.148ns (62.954%)  route 0.087ns (37.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.592     1.470    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y44         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.148     1.618 r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/Q
                         net (fo=3, routed)           0.087     1.705    Reaction_Time_Averager_i/LSFR_0/inst/o_OUT[10]
    SLICE_X38Y44         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.861     1.986    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y44         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[11]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X38Y44         FDCE (Hold_fdce_C_D)         0.023     1.493    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.592     1.470    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y44         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDCE (Prop_fdce_C_Q)         0.148     1.618 r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/Q
                         net (fo=3, routed)           0.089     1.707    Reaction_Time_Averager_i/LSFR_0/inst/o_OUT[10]
    SLICE_X38Y44         LUT4 (Prop_lut4_I0_O)        0.098     1.805 r  Reaction_Time_Averager_i/LSFR_0/inst/p_0_out/O
                         net (fo=1, routed)           0.000     1.805    Reaction_Time_Averager_i/LSFR_0/inst/p_0_out__0[0]
    SLICE_X38Y44         FDPE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.861     1.986    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y44         FDPE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[0]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X38Y44         FDPE (Hold_fdpe_C_D)         0.120     1.590    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             i_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.643%)  route 0.148ns (44.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.565     1.443    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y46         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.148     1.732    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr
    SLICE_X35Y47         LUT3 (Prop_lut3_I1_O)        0.045     1.777 r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000     1.777    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X35Y47         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.835     1.960    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y47         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism             -0.500     1.460    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.092     1.552    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_CLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { i_CLK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  i_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X39Y49    Reaction_Time_Averager_i/EXTRA_THICC_MUX_0/inst/r_Digit_2_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X39Y49    Reaction_Time_Averager_i/EXTRA_THICC_MUX_0/inst/r_Digit_2_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X36Y49    Reaction_Time_Averager_i/EXTRA_THICC_MUX_0/inst/r_Digit_3_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X36Y49    Reaction_Time_Averager_i/EXTRA_THICC_MUX_0/inst/r_Digit_3_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X36Y49    Reaction_Time_Averager_i/EXTRA_THICC_MUX_0/inst/r_Digit_3_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X36Y49    Reaction_Time_Averager_i/EXTRA_THICC_MUX_0/inst/r_Digit_3_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X37Y48    Reaction_Time_Averager_i/EXTRA_THICC_MUX_0/inst/r_Digit_4_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X37Y48    Reaction_Time_Averager_i/EXTRA_THICC_MUX_0/inst/r_Digit_4_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         25.000      24.000     SLICE_X39Y49    Reaction_Time_Averager_i/EXTRA_THICC_MUX_0/inst/r_Digit_4_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         12.500      11.520     SLICE_X34Y47    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         12.500      11.520     SLICE_X34Y47    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y69    Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[17]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         12.500      12.000     SLICE_X42Y69    Reaction_Time_Averager_i/ssd_mux_0/inst/r_SUBCLK_reg[16]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X40Y57    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[11]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X40Y57    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[12]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X40Y58    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[13]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X40Y58    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[14]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X42Y58    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[15]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X40Y58    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[16]/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         12.500      11.520     SLICE_X34Y47    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         12.500      11.520     SLICE_X34Y47    Reaction_Time_Averager_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X40Y57    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X40Y57    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X40Y58    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X40Y58    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[14]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X42Y58    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[15]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X40Y58    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[16]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X40Y59    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[17]/C
High Pulse Width  Fast    FDCE/C      n/a            0.500         12.500      12.000     SLICE_X40Y59    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[18]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  i_CLK
  To Clock:  i_CLK

Setup :            0  Failing Endpoints,  Worst Slack       20.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.665ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.817ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[17]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.518ns (14.290%)  route 3.107ns (85.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 29.919 - 25.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.678     5.312    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          3.107     8.937    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y59         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.561    29.919    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y59         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[17]/C
                         clock pessimism              0.276    30.195    
                         clock uncertainty           -0.035    30.160    
    SLICE_X40Y59         FDCE (Recov_fdce_C_CLR)     -0.405    29.755    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         29.755    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                 20.817    

Slack (MET) :             20.817ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[18]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.518ns (14.290%)  route 3.107ns (85.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 29.919 - 25.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.678     5.312    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          3.107     8.937    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y59         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.561    29.919    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y59         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[18]/C
                         clock pessimism              0.276    30.195    
                         clock uncertainty           -0.035    30.160    
    SLICE_X40Y59         FDCE (Recov_fdce_C_CLR)     -0.405    29.755    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[18]
  -------------------------------------------------------------------
                         required time                         29.755    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                 20.817    

Slack (MET) :             20.817ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[20]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.518ns (14.290%)  route 3.107ns (85.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 29.919 - 25.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.678     5.312    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          3.107     8.937    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y59         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.561    29.919    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y59         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[20]/C
                         clock pessimism              0.276    30.195    
                         clock uncertainty           -0.035    30.160    
    SLICE_X40Y59         FDCE (Recov_fdce_C_CLR)     -0.405    29.755    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[20]
  -------------------------------------------------------------------
                         required time                         29.755    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                 20.817    

Slack (MET) :             20.964ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[25]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.518ns (14.896%)  route 2.960ns (85.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 29.918 - 25.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.678     5.312    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          2.960     8.790    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y61         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.560    29.918    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y61         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[25]/C
                         clock pessimism              0.276    30.194    
                         clock uncertainty           -0.035    30.159    
    SLICE_X40Y61         FDCE (Recov_fdce_C_CLR)     -0.405    29.754    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[25]
  -------------------------------------------------------------------
                         required time                         29.754    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                 20.964    

Slack (MET) :             20.964ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[26]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.518ns (14.896%)  route 2.960ns (85.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 29.918 - 25.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.678     5.312    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          2.960     8.790    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y61         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.560    29.918    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y61         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[26]/C
                         clock pessimism              0.276    30.194    
                         clock uncertainty           -0.035    30.159    
    SLICE_X40Y61         FDCE (Recov_fdce_C_CLR)     -0.405    29.754    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[26]
  -------------------------------------------------------------------
                         required time                         29.754    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                 20.964    

Slack (MET) :             20.964ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[28]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.518ns (14.896%)  route 2.960ns (85.104%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 29.918 - 25.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.678     5.312    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          2.960     8.790    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y61         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.560    29.918    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y61         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[28]/C
                         clock pessimism              0.276    30.194    
                         clock uncertainty           -0.035    30.159    
    SLICE_X40Y61         FDCE (Recov_fdce_C_CLR)     -0.405    29.754    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[28]
  -------------------------------------------------------------------
                         required time                         29.754    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                 20.964    

Slack (MET) :             20.990ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[29]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.518ns (15.013%)  route 2.932ns (84.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 29.917 - 25.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.678     5.312    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          2.932     8.763    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y62         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.559    29.917    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y62         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[29]/C
                         clock pessimism              0.276    30.193    
                         clock uncertainty           -0.035    30.158    
    SLICE_X40Y62         FDCE (Recov_fdce_C_CLR)     -0.405    29.753    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[29]
  -------------------------------------------------------------------
                         required time                         29.753    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                 20.990    

Slack (MET) :             20.990ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[30]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.518ns (15.013%)  route 2.932ns (84.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 29.917 - 25.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.678     5.312    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          2.932     8.763    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y62         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.559    29.917    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y62         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[30]/C
                         clock pessimism              0.276    30.193    
                         clock uncertainty           -0.035    30.158    
    SLICE_X40Y62         FDCE (Recov_fdce_C_CLR)     -0.405    29.753    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[30]
  -------------------------------------------------------------------
                         required time                         29.753    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                 20.990    

Slack (MET) :             20.990ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[31]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.518ns (15.013%)  route 2.932ns (84.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 29.917 - 25.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.678     5.312    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          2.932     8.763    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y62         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.559    29.917    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y62         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[31]/C
                         clock pessimism              0.276    30.193    
                         clock uncertainty           -0.035    30.158    
    SLICE_X40Y62         FDCE (Recov_fdce_C_CLR)     -0.405    29.753    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[31]
  -------------------------------------------------------------------
                         required time                         29.753    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                 20.990    

Slack (MET) :             21.113ns  (required time - arrival time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[21]/CLR
                            (recovery check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (i_CLK rise@25.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        3.329ns  (logic 0.518ns (15.558%)  route 2.811ns (84.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 29.919 - 25.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.678     5.312    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          2.811     8.642    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_RST
    SLICE_X40Y60         FDCE                                         f  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)     25.000    25.000 r  
    H16                                               0.000    25.000 r  i_CLK (IN)
                         net (fo=0)                   0.000    25.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    26.387 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    28.267    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.358 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.561    29.919    Reaction_Time_Averager_i/HZ_Counter_0/inst/i_CLK
    SLICE_X40Y60         FDCE                                         r  Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[21]/C
                         clock pessimism              0.276    30.195    
                         clock uncertainty           -0.035    30.160    
    SLICE_X40Y60         FDCE (Recov_fdce_C_CLR)     -0.405    29.755    Reaction_Time_Averager_i/HZ_Counter_0/inst/r_Count_reg[21]
  -------------------------------------------------------------------
                         required time                         29.755    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                 21.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.858%)  route 0.496ns (75.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.566     1.444    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          0.496     2.104    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X38Y44         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.861     1.986    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y44         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]/C
                         clock pessimism             -0.480     1.506    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.439    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[11]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.858%)  route 0.496ns (75.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.566     1.444    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          0.496     2.104    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X38Y44         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.861     1.986    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y44         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[11]/C
                         clock pessimism             -0.480     1.506    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.439    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[12]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.858%)  route 0.496ns (75.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.566     1.444    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          0.496     2.104    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X38Y44         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.861     1.986    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y44         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[12]/C
                         clock pessimism             -0.480     1.506    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.439    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[1]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.858%)  route 0.496ns (75.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.566     1.444    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          0.496     2.104    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X38Y44         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.861     1.986    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y44         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[1]/C
                         clock pessimism             -0.480     1.506    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.439    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[2]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.858%)  route 0.496ns (75.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.566     1.444    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          0.496     2.104    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X38Y44         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.861     1.986    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y44         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[2]/C
                         clock pessimism             -0.480     1.506    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.439    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[3]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.858%)  route 0.496ns (75.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.566     1.444    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          0.496     2.104    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X38Y44         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.861     1.986    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y44         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[3]/C
                         clock pessimism             -0.480     1.506    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.439    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[4]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.858%)  route 0.496ns (75.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.566     1.444    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          0.496     2.104    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X38Y44         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.861     1.986    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y44         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[4]/C
                         clock pessimism             -0.480     1.506    
    SLICE_X38Y44         FDCE (Remov_fdce_C_CLR)     -0.067     1.439    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[0]/PRE
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.858%)  route 0.496ns (75.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.566     1.444    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          0.496     2.104    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X38Y44         FDPE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.861     1.986    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X38Y44         FDPE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[0]/C
                         clock pessimism             -0.480     1.506    
    SLICE_X38Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     1.435    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[5]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.858%)  route 0.496ns (75.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.566     1.444    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          0.496     2.104    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X39Y44         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.861     1.986    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X39Y44         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[5]/C
                         clock pessimism             -0.480     1.506    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[6]/CLR
                            (removal check against rising-edge clock i_CLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (i_CLK rise@0.000ns - i_CLK rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.164ns (24.858%)  route 0.496ns (75.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.566     1.444    Reaction_Time_Averager_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X34Y48         FDRE                                         r  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.608 f  Reaction_Time_Averager_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=85, routed)          0.496     2.104    Reaction_Time_Averager_i/LSFR_0/inst/i_RST
    SLICE_X39Y44         FDCE                                         f  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock i_CLK rise edge)      0.000     0.000 r  
    H16                                               0.000     0.000 r  i_CLK (IN)
                         net (fo=0)                   0.000     0.000    i_CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  i_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    i_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  i_CLK_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.861     1.986    Reaction_Time_Averager_i/LSFR_0/inst/i_CLK
    SLICE_X39Y44         FDCE                                         r  Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[6]/C
                         clock pessimism             -0.480     1.506    
    SLICE_X39Y44         FDCE (Remov_fdce_C_CLR)     -0.092     1.414    Reaction_Time_Averager_i/LSFR_0/inst/r_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.690    





