Source Block: oh/elink/hdl/emaxi.v@151:161@HdlIdDef
   reg [7:0] 	       wstrb_b;
   reg [63 : 0]        wdata_aligned;
   reg [7 : 0] 	       wstrb_aligned;
   
   reg 		       txrr_access;
   reg 		       txrr_access_reg;
   reg [31:0] 	       txrr_data;
   reg [31:0] 	       txrr_srcaddr;
   
   //wires
   wire 	       aw_go;

Diff Content:
- 156    reg 		       txrr_access_reg;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/emaxi.v@153:163
   reg [7 : 0] 	       wstrb_aligned;
   
   reg 		       txrr_access;
   reg 		       txrr_access_reg;
   reg [31:0] 	       txrr_data;
   reg [31:0] 	       txrr_srcaddr;
   
   //wires
   wire 	       aw_go;
   wire 	       w_go;
   wire 	       readinfo_wren;

Clone Blocks 2:
oh/elink/hdl/emaxi.v@148:158
   reg [7:0] 	       awlen_b;
   reg 		       wvalid_b;
   reg [63:0] 	       wdata_b;
   reg [7:0] 	       wstrb_b;
   reg [63 : 0]        wdata_aligned;
   reg [7 : 0] 	       wstrb_aligned;
   
   reg 		       txrr_access;
   reg 		       txrr_access_reg;
   reg [31:0] 	       txrr_data;
   reg [31:0] 	       txrr_srcaddr;

Clone Blocks 3:
oh/elink/hdl/emaxi.v@152:162
   reg [63 : 0]        wdata_aligned;
   reg [7 : 0] 	       wstrb_aligned;
   
   reg 		       txrr_access;
   reg 		       txrr_access_reg;
   reg [31:0] 	       txrr_data;
   reg [31:0] 	       txrr_srcaddr;
   
   //wires
   wire 	       aw_go;
   wire 	       w_go;

