|mux_verilog
out << WideOr0.DB_MAX_OUTPUT_PORT_TYPE
a => WideAnd0.IN0
b => WideAnd1.IN0
c => WideAnd2.IN0
d => WideAnd3.IN0
s0 => WideAnd2.IN1
s0 => WideAnd3.IN1
s0 => WideAnd0.IN1
s0 => WideAnd1.IN1
s1 => WideAnd1.IN2
s1 => WideAnd3.IN2
s1 => WideAnd0.IN2
s1 => WideAnd2.IN2


