{
   "ActiveEmotionalView":"Default View",
   "Addressing View_Layers":"/sys_clock_1:false|/reset_rtl_1:false|/clk_wiz_1_clk_out1:false|/clk_wiz_clk_out1:false|/i_Rst_0_1:false|/reset_rtl_0_1_2_1:false|/clk_wiz_2_clk_out1:false|/reset_rtl_0_1_1:false|/clk_wiz_3_clk_out1:false|/reset_rtl_0_1:false|",
   "Addressing View_ScaleFactor":"1.0",
   "Addressing View_TopLeft":"1355,-543",
   "Default View_Layers":"/sys_clock_1:true|/reset_rtl_1:true|/clk_wiz_1_clk_out1:true|/clk_wiz_clk_out1:true|/i_Rst_0_1:true|/reset_rtl_0_1_2_1:true|/clk_wiz_2_clk_out1:true|/reset_rtl_0_1_1:true|/clk_wiz_3_clk_out1:true|/reset_rtl_0_1:true|",
   "Default View_ScaleFactor":"0.344252",
   "Default View_TopLeft":"-805,0",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_o_Tx_0 -pg 1 -lvl 0 -x 0 -y 690 -defaultsOSRD -left
preplace port port-id_i_Rx_0 -pg 1 -lvl 0 -x 0 -y 570 -defaultsOSRD
preplace port port-id_PS2C_0 -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace port port-id_PS2D_0 -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_o_TimerOverflow_0 -pg 1 -lvl 0 -x 0 -y 1460 -defaultsOSRD -left
preplace port port-id_o_PWMChannel1_0 -pg 1 -lvl 0 -x 0 -y 1440 -defaultsOSRD -left
preplace port port-id_o_PWMChannel2_0 -pg 1 -lvl 0 -x 0 -y 1420 -defaultsOSRD -left
preplace port port-id_o_PWMChannel3_0 -pg 1 -lvl 0 -x 0 -y 1400 -defaultsOSRD -left
preplace port port-id_o_PWMChannel4_0 -pg 1 -lvl 0 -x 0 -y 1380 -defaultsOSRD -left
preplace port port-id_o_OnePulse_0 -pg 1 -lvl 0 -x 0 -y 1360 -defaultsOSRD -left
preplace port port-id_i_Clk_0 -pg 1 -lvl 0 -x 0 -y 1300 -defaultsOSRD
preplace port port-id_i_Rst_0 -pg 1 -lvl 0 -x 0 -y 1280 -defaultsOSRD
preplace port port-id_int_source3_0 -pg 1 -lvl 0 -x 0 -y 1230 -defaultsOSRD
preplace port port-id_int_source2_0 -pg 1 -lvl 0 -x 0 -y 1250 -defaultsOSRD
preplace port port-id_int_source1_0 -pg 1 -lvl 0 -x 0 -y 1210 -defaultsOSRD
preplace port port-id_int_source0_0 -pg 1 -lvl 0 -x 0 -y 1190 -defaultsOSRD
preplace port port-id_led_teste_0 -pg 1 -lvl 5 -x 1950 -y 910 -defaultsOSRD
preplace portBus pin_0 -pg 1 -lvl 0 -x 0 -y 430 -defaultsOSRD -left
preplace portBus o_Data_0 -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD -left
preplace inst CustomInterconnect_0 -pg 1 -lvl 2 -x 880 -y 470 -defaultsOSRD -orient R180
preplace inst GPIO_Slave_0 -pg 1 -lvl 1 -x 230 -y 450 -defaultsOSRD -orient R180
preplace inst UartSlave_0 -pg 1 -lvl 1 -x 230 -y 710 -defaultsOSRD -orient R180
preplace inst PS2_Slave_0 -pg 1 -lvl 1 -x 230 -y 180 -defaultsOSRD -orient R180
preplace inst timerSlave_0 -pg 1 -lvl 1 -x 230 -y 1430 -defaultsOSRD -orient R180
preplace inst CPU_0 -pg 1 -lvl 4 -x 1720 -y 1080 -defaultsOSRD -orient R180
preplace inst DataMemory_0 -pg 1 -lvl 3 -x 1280 -y 830 -defaultsOSRD -orient R180
preplace inst interruptControllerS_0 -pg 1 -lvl 1 -x 230 -y 1020 -defaultsOSRD -orient R180
preplace netloc CPU_0_led_teste 1 3 2 1560 900 1930J
preplace netloc CPU_0_o_IntAckAttended 1 1 3 450J 1010 NJ 1010 1520
preplace netloc CPU_0_o_IntAckComplete 1 1 3 440J 1020 NJ 1020 1500
preplace netloc CPU_0_o_RAddr 1 2 2 1130 670 1550J
preplace netloc CPU_0_o_REnable 1 2 2 1120 680 1540J
preplace netloc CPU_0_o_WAddr 1 2 2 1090 700 1510J
preplace netloc CPU_0_o_WData 1 2 2 1100 690 1530J
preplace netloc CPU_0_o_WEnable 1 2 2 1080 710 1490J
preplace netloc CPU_1_o_Clk 1 1 3 490 970 NJ 970 1470
preplace netloc CPU_1_o_Rst 1 1 3 420 980 NJ 980 1480
preplace netloc CustomInterconnect_0_o_RAddr_0 1 1 3 720 990 NJ 990 1460
preplace netloc CustomInterconnect_0_o_RAddr_1 1 1 1 410 670n
preplace netloc CustomInterconnect_0_o_RAddr_2 1 1 1 610 390n
preplace netloc CustomInterconnect_0_o_RAddr_3 1 1 1 440 470n
preplace netloc CustomInterconnect_0_o_RAddr_4 1 1 1 710 140n
preplace netloc CustomInterconnect_0_o_RAddr_7 1 1 1 510 70n
preplace netloc CustomInterconnect_0_o_RData 1 1 4 730 960 NJ 960 1520J 920 1910
preplace netloc CustomInterconnect_0_o_REnable_0 1 1 3 690 1000 NJ 1000 1440
preplace netloc CustomInterconnect_0_o_REnable_1 1 1 1 610 690n
preplace netloc CustomInterconnect_0_o_REnable_2 1 1 1 590 410n
preplace netloc CustomInterconnect_0_o_REnable_3 1 1 1 480 490n
preplace netloc CustomInterconnect_0_o_REnable_4 1 1 1 690 160n
preplace netloc CustomInterconnect_0_o_REnable_7 1 1 1 550 90n
preplace netloc CustomInterconnect_0_o_WAddr_0 1 1 3 710 1030 NJ 1030 1420
preplace netloc CustomInterconnect_0_o_WAddr_1 1 1 1 640 730n
preplace netloc CustomInterconnect_0_o_WAddr_2 1 1 1 520 450n
preplace netloc CustomInterconnect_0_o_WAddr_3 1 1 1 530 530n
preplace netloc CustomInterconnect_0_o_WAddr_4 1 1 1 640 200n
preplace netloc CustomInterconnect_0_o_WAddr_7 1 1 1 600 130n
preplace netloc CustomInterconnect_0_o_WData_0 1 1 3 700 1040 NJ 1040 1450
preplace netloc CustomInterconnect_0_o_WData_1 1 1 1 630 710n
preplace netloc CustomInterconnect_0_o_WData_2 1 1 1 560 430n
preplace netloc CustomInterconnect_0_o_WData_3 1 1 1 500 510n
preplace netloc CustomInterconnect_0_o_WData_4 1 1 1 650 180n
preplace netloc CustomInterconnect_0_o_WData_7 1 1 1 580 110n
preplace netloc CustomInterconnect_0_o_WEnable_0 1 1 3 680 1050 NJ 1050 1430
preplace netloc CustomInterconnect_0_o_WEnable_1 1 1 1 650 750n
preplace netloc CustomInterconnect_0_o_WEnable_2 1 1 1 430 470n
preplace netloc CustomInterconnect_0_o_WEnable_3 1 1 1 570 550n
preplace netloc CustomInterconnect_0_o_WEnable_4 1 1 1 630 220n
preplace netloc CustomInterconnect_0_o_WEnable_7 1 1 1 620 150n
preplace netloc DataMemory_0_o_MemBusy 1 2 3 1140 950 1500J 910 1890
preplace netloc DataMemory_0_o_RData 1 2 1 1110 490n
preplace netloc GPIO_Slave_0_o_RData 1 0 3 70 580 470J 930 1030
preplace netloc Net 1 0 1 NJ 430
preplace netloc PS2C_0_1 1 0 2 NJ 40 410
preplace netloc PS2D_0_1 1 0 2 NJ 20 430
preplace netloc PS2_Slave_0_o_Data 1 0 1 NJ 160
preplace netloc PS2_Slave_0_o_RData 1 0 3 70 330 540J 940 1060
preplace netloc UartSlave_0_o_RData 1 0 3 70 840 460J 950 1050
preplace netloc UartSlave_0_o_Tx 1 0 1 NJ 690
preplace netloc i_Clk_0_1 1 0 5 20J 1260 NJ 1260 NJ 1260 NJ 1260 1880
preplace netloc i_Rst_0_1 1 0 5 30J 1270 NJ 1270 NJ 1270 NJ 1270 1910
preplace netloc i_Rx_0_1 1 0 2 NJ 570 410
preplace netloc int_source0_0_1 1 0 2 20J 1200 380
preplace netloc int_source1_0_1 1 0 2 NJ 1210 390
preplace netloc int_source2_0_1 1 0 2 20J 1220 400
preplace netloc int_source3_0_1 1 0 2 NJ 1230 430
preplace netloc interruptControllerS_0_int_attending 1 0 5 70 1240 NJ 1240 NJ 1240 NJ 1240 1930
preplace netloc interruptControllerS_0_int_pending 1 0 5 80 1280 NJ 1280 NJ 1280 NJ 1280 1920
preplace netloc interruptControllerS_0_irq_number 1 0 5 50 1250 NJ 1250 NJ 1250 NJ 1250 1900
preplace netloc interruptControllerS_0_irq_req 1 0 5 40 10 NJ 10 NJ 10 NJ 10 1880
preplace netloc interruptControllerS_0_o_RData 1 0 3 60 1290 NJ 1290 1040
preplace netloc timerSlave_0_o_OnePulse 1 0 1 NJ 1360
preplace netloc timerSlave_0_o_PWMChannel1 1 0 1 NJ 1440
preplace netloc timerSlave_0_o_PWMChannel2 1 0 1 NJ 1420
preplace netloc timerSlave_0_o_PWMChannel3 1 0 1 NJ 1400
preplace netloc timerSlave_0_o_PWMChannel4 1 0 1 NJ 1380
preplace netloc timerSlave_0_o_RData 1 0 3 70 1300 NJ 1300 1070
preplace netloc timerSlave_0_o_TimerOverflow 1 0 1 NJ 1460
levelinfo -pg 1 0 230 880 1280 1720 1950
pagesize -pg 1 -db -bbox -sgen -190 0 2080 1560
"
}
{
   "da_board_cnt":"12",
   "da_clkrst_cnt":"8"
}
