Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 24 21:14:59 2023
| Host         : AbdullahsFreund running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.157        0.000                      0               118865        0.018        0.000                      0               118865        4.750        0.000                       0                 50214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.157        0.000                      0               102356        0.018        0.000                      0               102356        4.750        0.000                       0                 50214  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.198        0.000                      0                16509        0.958        0.000                      0                16509  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/A_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/U_reg_reg[243]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.221ns  (logic 5.471ns (48.755%)  route 5.750ns (51.245%))
  Logic Levels:           36  (CARRY4=33 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 14.657 - 12.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.667     2.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/clk
    SLICE_X46Y42         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/A_reg_reg[0]/Q
                         net (fo=2, routed)           0.661     4.140    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/A_reg[0]
    SLICE_X48Y41         LUT3 (Prop_lut3_I0_O)        0.124     4.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/B_plus_N_reg[128]_i_5__7/O
                         net (fo=643, routed)         1.427     5.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/sel[1]
    SLICE_X51Y26         LUT5 (Prop_lut5_I0_O)        0.124     5.815 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/B_plus_N_reg[3]_i_2__7/O
                         net (fo=1, routed)           0.616     6.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_5516
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.026 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.026    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[3]_i_1__3_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.143    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[7]_i_1__3_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.260    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[11]_i_1__3_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[15]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.377    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[15]_i_1__3_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[19]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.494    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[19]_i_1__3_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[23]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.611    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[23]_i_1__3_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.728 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[27]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.728    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[27]_i_1__3_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.845 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[31]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.845    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[31]_i_1__3_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.962 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[35]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.962    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[35]_i_1__3_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.079 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[39]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.079    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[39]_i_1__3_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.196 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[43]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.196    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[43]_i_1__3_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.313 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[47]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.313    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[47]_i_1__3_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.430 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[51]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.430    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[51]_i_1__3_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.547 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[55]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.547    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[55]_i_1__3_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.664 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[59]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.664    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[59]_i_1__3_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.781 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[63]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.781    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[63]_i_1__3_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.898 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[67]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.898    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[67]_i_1__3_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.015 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[71]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.015    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[71]_i_1__3_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.132 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[75]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.132    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[75]_i_1__3_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.249 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[79]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.249    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[79]_i_1__3_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.366 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[83]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.366    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[83]_i_1__3_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.483 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[87]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.483    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[87]_i_1__3_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.600 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[91]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     9.601    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[91]_i_1__3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.718 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[95]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.718    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[95]_i_1__3_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.835 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[99]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.835    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[99]_i_1__3_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.952 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[103]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.952    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[103]_i_1__3_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.069 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[107]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.069    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[107]_i_1__3_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.186 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[111]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.186    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[111]_i_1__3_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[115]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.303    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[115]_i_1__3_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.420 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[119]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.420    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[119]_i_1__3_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.537 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[123]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.537    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[123]_i_1__3_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.654 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[127]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_0[0]
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.811 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1__3/CO[1]
                         net (fo=129, routed)         2.046    12.857    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1__3_n_2
    SLICE_X35Y94         LUT3 (Prop_lut3_I1_O)        0.326    13.183 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/B_plus_N_reg[244]_i_1__3/O
                         net (fo=3, routed)           1.000    14.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/D[116]
    SLICE_X39Y92         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/U_reg_reg[243]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.478    14.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/clk
    SLICE_X39Y92         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/U_reg_reg[243]/C
                         clock pessimism              0.115    14.772    
                         clock uncertainty           -0.183    14.588    
    SLICE_X39Y92         FDRE (Setup_fdre_C_D)       -0.249    14.339    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/U_reg_reg[243]
  -------------------------------------------------------------------
                         required time                         14.339    
                         arrival time                         -14.182    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/A_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/product_reg_reg[240]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.580ns  (logic 5.829ns (50.337%)  route 5.751ns (49.663%))
  Logic Levels:           37  (CARRY4=33 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 14.705 - 12.000 ) 
    Source Clock Delay      (SCD):    2.961ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.667     2.961    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/clk
    SLICE_X46Y42         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/A_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.518     3.479 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/A_reg_reg[0]/Q
                         net (fo=2, routed)           0.661     4.140    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/A_reg[0]
    SLICE_X48Y41         LUT3 (Prop_lut3_I0_O)        0.124     4.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/B_plus_N_reg[128]_i_5__7/O
                         net (fo=643, routed)         1.427     5.691    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/sel[1]
    SLICE_X51Y26         LUT5 (Prop_lut5_I0_O)        0.124     5.815 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/B_plus_N_reg[3]_i_2__7/O
                         net (fo=1, routed)           0.616     6.431    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_5516
    SLICE_X50Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.026 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[3]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.026    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[3]_i_1__3_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.143 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[7]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.143    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[7]_i_1__3_n_0
    SLICE_X50Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.260 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[11]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.260    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[11]_i_1__3_n_0
    SLICE_X50Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[15]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.377    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[15]_i_1__3_n_0
    SLICE_X50Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.494 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[19]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.494    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[19]_i_1__3_n_0
    SLICE_X50Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.611 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[23]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.611    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[23]_i_1__3_n_0
    SLICE_X50Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.728 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[27]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.728    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[27]_i_1__3_n_0
    SLICE_X50Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.845 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[31]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.845    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[31]_i_1__3_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.962 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[35]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.962    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[35]_i_1__3_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.079 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[39]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.079    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[39]_i_1__3_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.196 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[43]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.196    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[43]_i_1__3_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.313 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[47]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.313    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[47]_i_1__3_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.430 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[51]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.430    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[51]_i_1__3_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.547 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[55]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.547    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[55]_i_1__3_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.664 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[59]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.664    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[59]_i_1__3_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.781 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[63]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.781    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[63]_i_1__3_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.898 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[67]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     8.898    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[67]_i_1__3_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.015 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[71]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.015    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[71]_i_1__3_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.132 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[75]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.132    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[75]_i_1__3_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.249 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[79]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.249    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[79]_i_1__3_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.366 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[83]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.366    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[83]_i_1__3_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.483 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[87]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.483    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[87]_i_1__3_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.600 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[91]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     9.601    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[91]_i_1__3_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.718 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[95]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.718    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[95]_i_1__3_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.835 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[99]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.835    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[99]_i_1__3_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.952 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[103]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     9.952    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[103]_i_1__3_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.069 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[107]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.069    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[107]_i_1__3_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.186 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[111]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.186    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[111]_i_1__3_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.303 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[115]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.303    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[115]_i_1__3_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.420 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[119]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.420    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[119]_i_1__3_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.537 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[123]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.537    rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[123]_i_1__3_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.654 r  rsa_soc_i/rsa/rsa_acc/U0/p_monpro/B_plus_N_reg_reg[127]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000    10.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_0[0]
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.811 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1__3/CO[1]
                         net (fo=129, routed)         2.095    12.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/B_plus_N_reg_reg[128]_i_1__3_n_2
    SLICE_X35Y93         LUT3 (Prop_lut3_I1_O)        0.358    13.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_monpro/B_plus_N_reg[240]_i_1__3/O
                         net (fo=3, routed)           0.951    14.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/p_0_in[239]
    SLICE_X30Y99         LUT6 (Prop_lut6_I1_O)        0.326    14.541 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/product_reg[240]_i_1/O
                         net (fo=1, routed)           0.000    14.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/next_product_reg[240]
    SLICE_X30Y99         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/product_reg_reg[240]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.526    14.705    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/clk
    SLICE_X30Y99         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/product_reg_reg[240]/C
                         clock pessimism              0.115    14.820    
                         clock uncertainty           -0.183    14.636    
    SLICE_X30Y99         FDCE (Setup_fdce_C_D)        0.081    14.717    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[4].i_MonExp/product_reg_reg[240]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -14.541    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/FSM_sequential_crnt_state_reg[1]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/B_reg_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.648ns  (logic 0.580ns (4.979%)  route 11.068ns (95.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 14.892 - 12.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.717     3.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/clk
    SLICE_X75Y27         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/FSM_sequential_crnt_state_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y27         FDCE (Prop_fdce_C_Q)         0.456     3.467 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/FSM_sequential_crnt_state_reg[1]_rep__4/Q
                         net (fo=118, routed)        11.068    14.535    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/FSM_sequential_crnt_state_reg[1]_rep__4_n_0
    SLICE_X65Y140        LUT5 (Prop_lut5_I3_O)        0.124    14.659 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/B_reg[252]_i_1__0/O
                         net (fo=1, routed)           0.000    14.659    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/B_reg_reg[252]_0
    SLICE_X65Y140        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/B_reg_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.713    14.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/clk
    SLICE_X65Y140        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/B_reg_reg[252]/C
                         clock pessimism              0.115    15.007    
                         clock uncertainty           -0.183    14.824    
    SLICE_X65Y140        FDRE (Setup_fdre_C_D)        0.032    14.856    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/B_reg_reg[252]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -14.659    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/U_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/U_reg_reg[247]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.282ns  (logic 5.666ns (50.221%)  route 5.616ns (49.779%))
  Logic Levels:           37  (CARRY4=33 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.759ns = ( 14.759 - 12.000 ) 
    Source Clock Delay      (SCD):    3.039ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.745     3.039    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/clk
    SLICE_X22Y16         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/U_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y16         FDRE (Prop_fdre_C_Q)         0.518     3.557 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/U_reg_reg[0]/Q
                         net (fo=6, routed)           1.039     4.596    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/Q[0]
    SLICE_X25Y18         LUT5 (Prop_lut5_I3_O)        0.153     4.749 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/B_plus_N_reg[128]_i_4__10/O
                         net (fo=643, routed)         1.579     6.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/sel[2]
    SLICE_X25Y4          LUT6 (Prop_lut6_I1_O)        0.327     6.655 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/B_plus_N_reg[3]_i_6__10/O
                         net (fo=2, routed)           0.769     7.425    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/B_plus_N_reg_reg[256]_0[0]
    SLICE_X24Y1          LUT2 (Prop_lut2_I0_O)        0.124     7.549 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/B_plus_N_reg[3]_i_10__4/O
                         net (fo=1, routed)           0.000     7.549    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_7695
    SLICE_X24Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.081 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[3]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.081    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[3]_i_1__4_n_0
    SLICE_X24Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.195 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[7]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.195    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[7]_i_1__4_n_0
    SLICE_X24Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.309 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[11]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.309    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[11]_i_1__4_n_0
    SLICE_X24Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.423 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[15]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.423    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[15]_i_1__4_n_0
    SLICE_X24Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.537 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[19]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.537    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[19]_i_1__4_n_0
    SLICE_X24Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.651 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[23]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.651    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[23]_i_1__4_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.765 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[27]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.765    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[27]_i_1__4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.879 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[31]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.879    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[31]_i_1__4_n_0
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.993 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[35]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.993    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[35]_i_1__4_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.107 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[39]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.107    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[39]_i_1__4_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.221 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[43]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.221    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[43]_i_1__4_n_0
    SLICE_X24Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.335 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[47]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.335    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[47]_i_1__4_n_0
    SLICE_X24Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.449 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[51]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.449    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[51]_i_1__4_n_0
    SLICE_X24Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.563 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[55]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.563    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[55]_i_1__4_n_0
    SLICE_X24Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.677 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[59]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.677    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[59]_i_1__4_n_0
    SLICE_X24Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.791 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[63]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.791    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[63]_i_1__4_n_0
    SLICE_X24Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.905 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[67]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     9.905    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[67]_i_1__4_n_0
    SLICE_X24Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.019 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[71]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.019    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[71]_i_1__4_n_0
    SLICE_X24Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.133 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[75]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.133    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[75]_i_1__4_n_0
    SLICE_X24Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.247 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[79]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.247    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[79]_i_1__4_n_0
    SLICE_X24Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.361 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[83]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.361    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[83]_i_1__4_n_0
    SLICE_X24Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.475 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[87]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.475    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[87]_i_1__4_n_0
    SLICE_X24Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.589 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[91]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.589    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[91]_i_1__4_n_0
    SLICE_X24Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.703 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[95]_i_1__4/CO[3]
                         net (fo=1, routed)           0.009    10.712    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[95]_i_1__4_n_0
    SLICE_X24Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.826 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[99]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.826    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[99]_i_1__4_n_0
    SLICE_X24Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.940 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[103]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    10.940    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[103]_i_1__4_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.054 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[107]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.054    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[107]_i_1__4_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.168 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[111]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.168    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[111]_i_1__4_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.282 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[115]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.282    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[115]_i_1__4_n_0
    SLICE_X24Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.396 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[119]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.396    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[119]_i_1__4_n_0
    SLICE_X24Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.510 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[123]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.510    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[123]_i_1__4_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[127]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000    11.624    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/B_plus_N_reg_reg[128]_0[0]
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.781 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/B_plus_N_reg_reg[128]_i_1__4/CO[1]
                         net (fo=256, routed)         1.715    13.495    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/CO[0]
    SLICE_X16Y46         LUT3 (Prop_lut3_I1_O)        0.321    13.816 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/B_plus_N_reg[248]_i_1__4/O
                         net (fo=2, routed)           0.505    14.321    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/p_0_in[247]
    SLICE_X13Y45         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/U_reg_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.580    14.759    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/clk
    SLICE_X13Y45         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/U_reg_reg[247]/C
                         clock pessimism              0.230    14.989    
                         clock uncertainty           -0.183    14.806    
    SLICE_X13Y45         FDRE (Setup_fdre_C_D)       -0.265    14.541    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/U_reg_reg[247]
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                         -14.321    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].msg_out_buffers_q_reg[9][221]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.216ns  (logic 0.419ns (3.736%)  route 10.797ns (96.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 14.892 - 12.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.717     3.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/clk
    SLICE_X75Y27         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y27         FDCE (Prop_fdce_C_Q)         0.419     3.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/done_reg_reg/Q
                         net (fo=258, routed)        10.797    14.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MonExp_done_9
    SLICE_X63Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].msg_out_buffers_q_reg[9][221]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.713    14.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X63Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].msg_out_buffers_q_reg[9][221]/C
                         clock pessimism              0.115    15.007    
                         clock uncertainty           -0.183    14.824    
    SLICE_X63Y141        FDCE (Setup_fdce_C_CE)      -0.377    14.447    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].msg_out_buffers_q_reg[9][221]
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].msg_out_buffers_q_reg[9][233]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.216ns  (logic 0.419ns (3.736%)  route 10.797ns (96.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 14.892 - 12.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.717     3.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/clk
    SLICE_X75Y27         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y27         FDCE (Prop_fdce_C_Q)         0.419     3.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/done_reg_reg/Q
                         net (fo=258, routed)        10.797    14.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MonExp_done_9
    SLICE_X63Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].msg_out_buffers_q_reg[9][233]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.713    14.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X63Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].msg_out_buffers_q_reg[9][233]/C
                         clock pessimism              0.115    15.007    
                         clock uncertainty           -0.183    14.824    
    SLICE_X63Y141        FDCE (Setup_fdce_C_CE)      -0.377    14.447    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].msg_out_buffers_q_reg[9][233]
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].msg_out_buffers_q_reg[9][239]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.216ns  (logic 0.419ns (3.736%)  route 10.797ns (96.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 14.892 - 12.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.717     3.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/clk
    SLICE_X75Y27         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y27         FDCE (Prop_fdce_C_Q)         0.419     3.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/done_reg_reg/Q
                         net (fo=258, routed)        10.797    14.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MonExp_done_9
    SLICE_X63Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].msg_out_buffers_q_reg[9][239]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.713    14.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X63Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].msg_out_buffers_q_reg[9][239]/C
                         clock pessimism              0.115    15.007    
                         clock uncertainty           -0.183    14.824    
    SLICE_X63Y141        FDCE (Setup_fdce_C_CE)      -0.377    14.447    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].msg_out_buffers_q_reg[9][239]
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].msg_out_buffers_q_reg[9][240]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.216ns  (logic 0.419ns (3.736%)  route 10.797ns (96.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 14.892 - 12.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.717     3.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/clk
    SLICE_X75Y27         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y27         FDCE (Prop_fdce_C_Q)         0.419     3.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/done_reg_reg/Q
                         net (fo=258, routed)        10.797    14.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MonExp_done_9
    SLICE_X63Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].msg_out_buffers_q_reg[9][240]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.713    14.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X63Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].msg_out_buffers_q_reg[9][240]/C
                         clock pessimism              0.115    15.007    
                         clock uncertainty           -0.183    14.824    
    SLICE_X63Y141        FDCE (Setup_fdce_C_CE)      -0.377    14.447    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].msg_out_buffers_q_reg[9][240]
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/done_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].msg_out_buffers_q_reg[9][253]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.216ns  (logic 0.419ns (3.736%)  route 10.797ns (96.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.892ns = ( 14.892 - 12.000 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.717     3.011    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/clk
    SLICE_X75Y27         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y27         FDCE (Prop_fdce_C_Q)         0.419     3.430 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].i_MonExp/done_reg_reg/Q
                         net (fo=258, routed)        10.797    14.227    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/MonExp_done_9
    SLICE_X63Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].msg_out_buffers_q_reg[9][253]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.713    14.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X63Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].msg_out_buffers_q_reg[9][253]/C
                         clock pessimism              0.115    15.007    
                         clock uncertainty           -0.183    14.824    
    SLICE_X63Y141        FDCE (Setup_fdce_C_CE)      -0.377    14.447    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[9].msg_out_buffers_q_reg[9][253]
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                         -14.227    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/U_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/B_plus_N_reg_reg[256]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.378ns  (logic 5.655ns (49.701%)  route 5.723ns (50.299%))
  Logic Levels:           37  (CARRY4=33 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 14.882 - 12.000 ) 
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.718     3.012    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/clk
    SLICE_X84Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/U_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y61         FDRE (Prop_fdre_C_Q)         0.456     3.468 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/U_reg_reg[0]/Q
                         net (fo=6, routed)           1.040     4.508    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/Q[0]
    SLICE_X84Y68         LUT5 (Prop_lut5_I3_O)        0.149     4.657 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/B_plus_N_reg[128]_i_4__6/O
                         net (fo=643, routed)         1.575     6.232    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/sel[2]
    SLICE_X81Y53         LUT6 (Prop_lut6_I1_O)        0.332     6.564 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/B_plus_N_reg[3]_i_5__6/O
                         net (fo=2, routed)           0.481     7.046    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/B_plus_N_reg_reg[256]_0[1]
    SLICE_X81Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.170 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/B_plus_N_reg[3]_i_9__6/O
                         net (fo=1, routed)           0.000     7.170    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core_n_5130
    SLICE_X81Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.720 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.720    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[3]_i_1__2_n_0
    SLICE_X81Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.834 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.834    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[7]_i_1__2_n_0
    SLICE_X81Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.948 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     7.948    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[11]_i_1__2_n_0
    SLICE_X81Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.062 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[15]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.062    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[15]_i_1__2_n_0
    SLICE_X81Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.176 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[19]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.176    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[19]_i_1__2_n_0
    SLICE_X81Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.290 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[23]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.290    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[23]_i_1__2_n_0
    SLICE_X81Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.404 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[27]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.404    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[27]_i_1__2_n_0
    SLICE_X81Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.518 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[31]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.518    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[31]_i_1__2_n_0
    SLICE_X81Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.632 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[35]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.632    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[35]_i_1__2_n_0
    SLICE_X81Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.746 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[39]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.746    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[39]_i_1__2_n_0
    SLICE_X81Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.860 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[43]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.860    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[43]_i_1__2_n_0
    SLICE_X81Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.974 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[47]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.974    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[47]_i_1__2_n_0
    SLICE_X81Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.088 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[51]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.088    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[51]_i_1__2_n_0
    SLICE_X81Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.202 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[55]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.202    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[55]_i_1__2_n_0
    SLICE_X81Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.316 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[59]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.316    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[59]_i_1__2_n_0
    SLICE_X81Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.430 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[63]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.430    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[63]_i_1__2_n_0
    SLICE_X81Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.544 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[67]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.544    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[67]_i_1__2_n_0
    SLICE_X81Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.658 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[71]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.658    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[71]_i_1__2_n_0
    SLICE_X81Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.772 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[75]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.772    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[75]_i_1__2_n_0
    SLICE_X81Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.886 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[79]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.886    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[79]_i_1__2_n_0
    SLICE_X81Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.000 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[83]_i_1__2/CO[3]
                         net (fo=1, routed)           0.009    10.009    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[83]_i_1__2_n_0
    SLICE_X81Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.123 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[87]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.123    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[87]_i_1__2_n_0
    SLICE_X81Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.237 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[91]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.237    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[91]_i_1__2_n_0
    SLICE_X81Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.351 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[95]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.351    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[95]_i_1__2_n_0
    SLICE_X81Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.465 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[99]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.465    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[99]_i_1__2_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.579 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[103]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.579    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[103]_i_1__2_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.693 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[107]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.693    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[107]_i_1__2_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.807 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[111]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.807    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[111]_i_1__2_n_0
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.921 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[115]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    10.921    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[115]_i_1__2_n_0
    SLICE_X81Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.035 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[119]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.035    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[119]_i_1__2_n_0
    SLICE_X81Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.149 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[123]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.149    rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[123]_i_1__2_n_0
    SLICE_X81Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.263 r  rsa_soc_i/rsa/rsa_acc/U0/r_monpro/B_plus_N_reg_reg[127]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    11.263    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/B_plus_N_reg_reg[128]_0[0]
    SLICE_X81Y86         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.420 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/B_plus_N_reg_reg[128]_i_1__2/CO[1]
                         net (fo=256, routed)         1.944    13.364    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/CO[0]
    SLICE_X82Y123        LUT3 (Prop_lut3_I1_O)        0.353    13.717 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/B_plus_N_reg[256]_i_1__2/O
                         net (fo=2, routed)           0.673    14.390    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/p_0_in[255]
    SLICE_X82Y125        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/B_plus_N_reg_reg[256]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.703    14.882    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/clk
    SLICE_X82Y125        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/B_plus_N_reg_reg[256]/C
                         clock pessimism              0.129    15.011    
                         clock uncertainty           -0.183    14.828    
    SLICE_X82Y125        FDRE (Setup_fdre_C_D)       -0.217    14.611    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/r_monpro/B_plus_N_reg_reg[256]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                         -14.390    
  -------------------------------------------------------------------
                         slack                                  0.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/A_reg_reg[209]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/A_reg_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.693%)  route 0.181ns (49.307%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.634     0.970    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/clk
    SLICE_X48Y137        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/A_reg_reg[209]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y137        FDRE (Prop_fdre_C_Q)         0.141     1.111 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/A_reg_reg[209]/Q
                         net (fo=1, routed)           0.181     1.292    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/A_reg__0[209]
    SLICE_X51Y135        LUT5 (Prop_lut5_I4_O)        0.045     1.337 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/i___221/O
                         net (fo=1, routed)           0.000     1.337    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/A_reg_reg[256]_1[208]
    SLICE_X51Y135        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/A_reg_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.901     1.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/clk
    SLICE_X51Y135        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/A_reg_reg[208]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X51Y135        FDRE (Hold_fdre_C_D)         0.091     1.319    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/A_reg_reg[208]
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.278%)  route 0.159ns (51.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.557     0.893    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X50Y9          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y9          FDRE (Prop_fdre_C_Q)         0.148     1.041 r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[5]/Q
                         net (fo=1, routed)           0.159     1.199    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr[5]
    SLICE_X49Y9          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.828     1.194    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X49Y9          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y9          FDRE (Hold_fdre_C_D)         0.016     1.175    rsa_soc_i/rsa/rsa_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r2_reg_reg[129]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_reg_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.317%)  route 0.191ns (50.683%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.635     0.971    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/clk
    SLICE_X49Y110        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r2_reg_reg[129]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y110        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r2_reg_reg[129]/Q
                         net (fo=2, routed)           0.191     1.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r2_reg[129]
    SLICE_X51Y112        LUT4 (Prop_lut4_I3_O)        0.045     1.348 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/B_reg[129]_i_1/O
                         net (fo=1, routed)           0.000     1.348    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_reg_reg[129]_0
    SLICE_X51Y112        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_reg_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.902     1.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/clk
    SLICE_X51Y112        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_reg_reg[129]/C
                         clock pessimism             -0.039     1.229    
    SLICE_X51Y112        FDRE (Hold_fdre_C_D)         0.092     1.321    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/B_reg_reg[129]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/n_reg_reg[88]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/r_monpro/N_reg_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.148ns (46.779%)  route 0.168ns (53.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.553     0.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/clk
    SLICE_X50Y98         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/n_reg_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDCE (Prop_fdce_C_Q)         0.148     1.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/n_reg_reg[88]/Q
                         net (fo=2, routed)           0.168     1.205    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/r_monpro/N_reg_reg[255]_0[88]
    SLICE_X48Y98         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/r_monpro/N_reg_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/r_monpro/clk
    SLICE_X48Y98         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/r_monpro/N_reg_reg[88]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y98         FDRE (Hold_fdre_C_D)         0.022     1.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/r_monpro/N_reg_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/n_reg_reg[113]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/N_reg_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.148ns (46.621%)  route 0.169ns (53.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.553     0.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/clk
    SLICE_X50Y98         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/n_reg_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDCE (Prop_fdce_C_Q)         0.148     1.037 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/n_reg_reg[113]/Q
                         net (fo=2, routed)           0.169     1.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/N_reg_reg[255]_0[113]
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/N_reg_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/clk
    SLICE_X48Y99         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/N_reg_reg[113]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X48Y99         FDRE (Hold_fdre_C_D)         0.023     1.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/N_reg_reg[113]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/n_reg_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/N_reg_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.301%)  route 0.227ns (61.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.551     0.887    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/clk
    SLICE_X53Y91         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/n_reg_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDCE (Prop_fdce_C_Q)         0.141     1.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/n_reg_reg[69]/Q
                         net (fo=2, routed)           0.227     1.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/N_reg_reg[255]_0[69]
    SLICE_X49Y92         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/N_reg_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.823     1.189    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/clk
    SLICE_X49Y92         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/N_reg_reg[69]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.072     1.226    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/r_monpro/N_reg_reg[69]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/result_reg_reg[151]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].msg_out_buffers_q_reg[8][151]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.535%)  route 0.225ns (61.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.638     0.974    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/clk
    SLICE_X47Y105        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/result_reg_reg[151]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDCE (Prop_fdce_C_Q)         0.141     1.115 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/result_reg_reg[151]/Q
                         net (fo=2, routed)           0.225     1.340    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/msg_out_buffers_d[8]_8[151]
    SLICE_X51Y105        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].msg_out_buffers_q_reg[8][151]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.906     1.272    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X51Y105        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].msg_out_buffers_q_reg[8][151]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y105        FDCE (Hold_fdce_C_D)         0.075     1.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].msg_out_buffers_q_reg[8][151]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/n_reg_reg[205]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/r_monpro/N_reg_reg[205]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.474%)  route 0.235ns (62.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.628     0.964    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/clk
    SLICE_X51Y132        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/n_reg_reg[205]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y132        FDCE (Prop_fdce_C_Q)         0.141     1.105 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/n_reg_reg[205]/Q
                         net (fo=2, routed)           0.235     1.340    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/r_monpro/N_reg_reg[255]_0[205]
    SLICE_X41Y132        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/r_monpro/N_reg_reg[205]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.902     1.268    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/r_monpro/clk
    SLICE_X41Y132        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/r_monpro/N_reg_reg[205]/C
                         clock pessimism             -0.039     1.229    
    SLICE_X41Y132        FDRE (Hold_fdre_C_D)         0.075     1.304    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/r_monpro/N_reg_reg[205]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/n_reg_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/N_reg_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.394%)  route 0.236ns (62.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.553     0.889    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/clk
    SLICE_X53Y16         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/n_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y16         FDCE (Prop_fdce_C_Q)         0.141     1.030 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/n_reg_reg[41]/Q
                         net (fo=2, routed)           0.236     1.266    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/N_reg_reg[255]_0[41]
    SLICE_X47Y16         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/N_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.822     1.188    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/clk
    SLICE_X47Y16         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/N_reg_reg[41]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X47Y16         FDRE (Hold_fdre_C_D)         0.076     1.229    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].i_MonExp/r_monpro/N_reg_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/n_reg_reg[101]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/N_reg_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.907%)  route 0.231ns (62.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.636     0.972    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/clk
    SLICE_X48Y108        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/n_reg_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDCE (Prop_fdce_C_Q)         0.141     1.113 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/n_reg_reg[101]/Q
                         net (fo=2, routed)           0.231     1.344    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/N_reg_reg[255]_0[101]
    SLICE_X53Y110        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/N_reg_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.904     1.270    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/clk
    SLICE_X53Y110        FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/N_reg_reg[101]/C
                         clock pessimism             -0.039     1.231    
    SLICE_X53Y110        FDRE (Hold_fdre_C_D)         0.075     1.306    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[0].i_MonExp/p_monpro/N_reg_reg[101]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.000      9.424      RAMB36_X2Y2     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.000      9.424      RAMB36_X2Y2     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.000      9.424      RAMB36_X1Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         12.000      9.424      RAMB36_X1Y0     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         12.000      9.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X3Y0      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X8Y3      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X8Y3      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X7Y0      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         12.000      11.000     SLICE_X7Y0      rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.000       4.750      SLICE_X10Y21    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.198ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/e_reg_reg[241]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 0.580ns (6.493%)  route 8.353ns (93.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 14.743 - 12.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.083     4.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/reset_n
    SLICE_X31Y145        LUT1 (Prop_lut1_I0_O)        0.124     4.801 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=17584, routed)       7.270    12.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/pre_process_reg
    SLICE_X87Y3          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/e_reg_reg[241]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.563    14.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/clk
    SLICE_X87Y3          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/e_reg_reg[241]/C
                         clock pessimism              0.115    14.857    
                         clock uncertainty           -0.183    14.674    
    SLICE_X87Y3          FDCE (Recov_fdce_C_CLR)     -0.405    14.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/e_reg_reg[241]
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -12.071    
  -------------------------------------------------------------------
                         slack                                  2.198    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/e_reg_reg[251]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 0.580ns (6.493%)  route 8.353ns (93.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 14.743 - 12.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.083     4.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/reset_n
    SLICE_X31Y145        LUT1 (Prop_lut1_I0_O)        0.124     4.801 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=17584, routed)       7.270    12.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/pre_process_reg
    SLICE_X86Y3          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/e_reg_reg[251]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.563    14.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/clk
    SLICE_X86Y3          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/e_reg_reg[251]/C
                         clock pessimism              0.115    14.857    
                         clock uncertainty           -0.183    14.674    
    SLICE_X86Y3          FDCE (Recov_fdce_C_CLR)     -0.361    14.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/e_reg_reg[251]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                         -12.071    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/e_reg_reg[252]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 0.580ns (6.493%)  route 8.353ns (93.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 14.743 - 12.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.083     4.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/reset_n
    SLICE_X31Y145        LUT1 (Prop_lut1_I0_O)        0.124     4.801 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=17584, routed)       7.270    12.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/pre_process_reg
    SLICE_X86Y3          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/e_reg_reg[252]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.563    14.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/clk
    SLICE_X86Y3          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/e_reg_reg[252]/C
                         clock pessimism              0.115    14.857    
                         clock uncertainty           -0.183    14.674    
    SLICE_X86Y3          FDCE (Recov_fdce_C_CLR)     -0.361    14.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/e_reg_reg[252]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                         -12.071    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/e_reg_reg[253]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 0.580ns (6.493%)  route 8.353ns (93.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 14.743 - 12.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.083     4.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/reset_n
    SLICE_X31Y145        LUT1 (Prop_lut1_I0_O)        0.124     4.801 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=17584, routed)       7.270    12.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/pre_process_reg
    SLICE_X86Y3          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/e_reg_reg[253]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.563    14.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/clk
    SLICE_X86Y3          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/e_reg_reg[253]/C
                         clock pessimism              0.115    14.857    
                         clock uncertainty           -0.183    14.674    
    SLICE_X86Y3          FDCE (Recov_fdce_C_CLR)     -0.361    14.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/e_reg_reg[253]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                         -12.071    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/e_reg_reg[255]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.933ns  (logic 0.580ns (6.493%)  route 8.353ns (93.507%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 14.743 - 12.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.083     4.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/reset_n
    SLICE_X31Y145        LUT1 (Prop_lut1_I0_O)        0.124     4.801 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=17584, routed)       7.270    12.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/pre_process_reg
    SLICE_X86Y3          FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/e_reg_reg[255]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.563    14.743    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/clk
    SLICE_X86Y3          FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/e_reg_reg[255]/C
                         clock pessimism              0.115    14.857    
                         clock uncertainty           -0.183    14.674    
    SLICE_X86Y3          FDCE (Recov_fdce_C_CLR)     -0.361    14.313    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[1].i_MonExp/e_reg_reg[255]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                         -12.071    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/e_reg_reg[48]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.944ns  (logic 0.580ns (6.485%)  route 8.364ns (93.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 14.802 - 12.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.083     4.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/reset_n
    SLICE_X31Y145        LUT1 (Prop_lut1_I0_O)        0.124     4.801 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=17584, routed)       7.281    12.082    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/pre_process_reg
    SLICE_X95Y10         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/e_reg_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.622    14.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X95Y10         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/e_reg_reg[48]/C
                         clock pessimism              0.115    14.916    
                         clock uncertainty           -0.183    14.733    
    SLICE_X95Y10         FDCE (Recov_fdce_C_CLR)     -0.405    14.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/e_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/e_reg_reg[49]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.944ns  (logic 0.580ns (6.485%)  route 8.364ns (93.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 14.802 - 12.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.083     4.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/reset_n
    SLICE_X31Y145        LUT1 (Prop_lut1_I0_O)        0.124     4.801 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=17584, routed)       7.281    12.082    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/pre_process_reg
    SLICE_X95Y10         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/e_reg_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.622    14.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X95Y10         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/e_reg_reg[49]/C
                         clock pessimism              0.115    14.916    
                         clock uncertainty           -0.183    14.733    
    SLICE_X95Y10         FDCE (Recov_fdce_C_CLR)     -0.405    14.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/e_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/e_reg_reg[58]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.944ns  (logic 0.580ns (6.485%)  route 8.364ns (93.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 14.802 - 12.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.083     4.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/reset_n
    SLICE_X31Y145        LUT1 (Prop_lut1_I0_O)        0.124     4.801 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=17584, routed)       7.281    12.082    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/pre_process_reg
    SLICE_X95Y10         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/e_reg_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.622    14.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X95Y10         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/e_reg_reg[58]/C
                         clock pessimism              0.115    14.916    
                         clock uncertainty           -0.183    14.733    
    SLICE_X95Y10         FDCE (Recov_fdce_C_CLR)     -0.405    14.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/e_reg_reg[58]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/e_reg_reg[59]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.944ns  (logic 0.580ns (6.485%)  route 8.364ns (93.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 14.802 - 12.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.083     4.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/reset_n
    SLICE_X31Y145        LUT1 (Prop_lut1_I0_O)        0.124     4.801 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=17584, routed)       7.281    12.082    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/pre_process_reg
    SLICE_X95Y10         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/e_reg_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.622    14.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X95Y10         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/e_reg_reg[59]/C
                         clock pessimism              0.115    14.916    
                         clock uncertainty           -0.183    14.733    
    SLICE_X95Y10         FDCE (Recov_fdce_C_CLR)     -0.405    14.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/e_reg_reg[59]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/e_reg_reg[60]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (clk_fpga_0 rise@12.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.944ns  (logic 0.580ns (6.485%)  route 8.364ns (93.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 14.802 - 12.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.083     4.677    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/reset_n
    SLICE_X31Y145        LUT1 (Prop_lut1_I0_O)        0.124     4.801 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=17584, routed)       7.281    12.082    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/pre_process_reg
    SLICE_X95Y10         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/e_reg_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.622    14.802    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/clk
    SLICE_X95Y10         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/e_reg_reg[60]/C
                         clock pessimism              0.115    14.916    
                         clock uncertainty           -0.183    14.733    
    SLICE_X95Y10         FDCE (Recov_fdce_C_CLR)     -0.405    14.328    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[3].i_MonExp/e_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                  2.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][217]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.186ns (20.257%)  route 0.732ns (79.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.493     1.609    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/reset_n
    SLICE_X31Y145        LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=17584, routed)       0.239     1.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n_0
    SLICE_X31Y142        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][217]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.929     1.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X31Y142        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][217]/C
                         clock pessimism             -0.268     1.027    
    SLICE_X31Y142        FDCE (Remov_fdce_C_CLR)     -0.092     0.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][217]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][228]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.186ns (20.257%)  route 0.732ns (79.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.493     1.609    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/reset_n
    SLICE_X31Y145        LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=17584, routed)       0.239     1.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n_0
    SLICE_X31Y142        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][228]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.929     1.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X31Y142        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][228]/C
                         clock pessimism             -0.268     1.027    
    SLICE_X31Y142        FDCE (Remov_fdce_C_CLR)     -0.092     0.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][228]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][242]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.186ns (20.257%)  route 0.732ns (79.743%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.493     1.609    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/reset_n
    SLICE_X31Y145        LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=17584, routed)       0.239     1.893    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n_0
    SLICE_X31Y142        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][242]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.929     1.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X31Y142        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][242]/C
                         clock pessimism             -0.268     1.027    
    SLICE_X31Y142        FDCE (Remov_fdce_C_CLR)     -0.092     0.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][242]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][206]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.186ns (19.532%)  route 0.766ns (80.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.493     1.609    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/reset_n
    SLICE_X31Y145        LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=17584, routed)       0.273     1.927    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n_0
    SLICE_X31Y141        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][206]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.929     1.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X31Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][206]/C
                         clock pessimism             -0.268     1.027    
    SLICE_X31Y141        FDCE (Remov_fdce_C_CLR)     -0.092     0.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][206]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][210]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.186ns (19.532%)  route 0.766ns (80.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.493     1.609    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/reset_n
    SLICE_X31Y145        LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=17584, routed)       0.273     1.927    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n_0
    SLICE_X31Y141        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][210]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.929     1.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X31Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][210]/C
                         clock pessimism             -0.268     1.027    
    SLICE_X31Y141        FDCE (Remov_fdce_C_CLR)     -0.092     0.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][210]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][220]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.186ns (19.532%)  route 0.766ns (80.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.493     1.609    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/reset_n
    SLICE_X31Y145        LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=17584, routed)       0.273     1.927    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n_0
    SLICE_X31Y141        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][220]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.929     1.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X31Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][220]/C
                         clock pessimism             -0.268     1.027    
    SLICE_X31Y141        FDCE (Remov_fdce_C_CLR)     -0.092     0.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][220]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][226]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.186ns (19.532%)  route 0.766ns (80.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.493     1.609    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/reset_n
    SLICE_X31Y145        LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=17584, routed)       0.273     1.927    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n_0
    SLICE_X31Y141        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][226]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.929     1.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X31Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][226]/C
                         clock pessimism             -0.268     1.027    
    SLICE_X31Y141        FDCE (Remov_fdce_C_CLR)     -0.092     0.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][226]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][239]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.186ns (19.532%)  route 0.766ns (80.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.493     1.609    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/reset_n
    SLICE_X31Y145        LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=17584, routed)       0.273     1.927    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n_0
    SLICE_X31Y141        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][239]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.929     1.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X31Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][239]/C
                         clock pessimism             -0.268     1.027    
    SLICE_X31Y141        FDCE (Remov_fdce_C_CLR)     -0.092     0.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][239]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][240]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.186ns (19.532%)  route 0.766ns (80.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.493     1.609    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/reset_n
    SLICE_X31Y145        LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=17584, routed)       0.273     1.927    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n_0
    SLICE_X31Y141        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][240]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.929     1.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X31Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][240]/C
                         clock pessimism             -0.268     1.027    
    SLICE_X31Y141        FDCE (Remov_fdce_C_CLR)     -0.092     0.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][240]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             0.992ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][251]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.186ns (19.532%)  route 0.766ns (80.468%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.493     1.609    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/reset_n
    SLICE_X31Y145        LUT1 (Prop_lut1_I0_O)        0.045     1.654 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[8].i_MonExp/p_monpro/axi_awready_i_1/O
                         net (fo=17584, routed)       0.273     1.927    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/reset_n_0
    SLICE_X31Y141        FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][251]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.929     1.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X31Y141        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][251]/C
                         clock pessimism             -0.268     1.027    
    SLICE_X31Y141        FDCE (Remov_fdce_C_CLR)     -0.092     0.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/generate_cores[5].msg_out_buffers_q_reg[5][251]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.992    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.899ns  (logic 0.124ns (3.180%)  route 3.775ns (96.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.260     3.260    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y143        LUT1 (Prop_lut1_I0_O)        0.124     3.384 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.516     3.899    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y144        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.653     2.832    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y144        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.601ns  (logic 0.045ns (2.810%)  route 1.556ns (97.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.370     1.370    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y143        LUT1 (Prop_lut1_I0_O)        0.045     1.415 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.187     1.601    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y144        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.911     1.277    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y144        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.340ns  (logic 0.580ns (9.148%)  route 5.760ns (90.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.419     8.013    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X28Y1          LUT1 (Prop_lut1_I0_O)        0.124     8.137 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           1.341     9.478    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X7Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.659     2.839    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X7Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.221ns  (logic 0.456ns (8.734%)  route 4.765ns (91.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.844     3.138    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           4.765     8.359    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X45Y3          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.494     2.673    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X45Y3          FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.500ns  (logic 0.608ns (13.511%)  route 3.892ns (86.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.839     3.133    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     3.589 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.616     6.205    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y8          LUT1 (Prop_lut1_I0_O)        0.152     6.357 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           1.276     7.633    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y24         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.562     2.741    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y24         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.500ns  (logic 0.608ns (13.511%)  route 3.892ns (86.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.839     3.133    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     3.589 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.616     6.205    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y8          LUT1 (Prop_lut1_I0_O)        0.152     6.357 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           1.276     7.633    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y24         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.562     2.741    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y24         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.500ns  (logic 0.608ns (13.511%)  route 3.892ns (86.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.839     3.133    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     3.589 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.616     6.205    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y8          LUT1 (Prop_lut1_I0_O)        0.152     6.357 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           1.276     7.633    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y24         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.562     2.741    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y24         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.397ns  (logic 0.580ns (13.190%)  route 3.817ns (86.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.839     3.133    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     3.589 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.616     6.205    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y8          LUT1 (Prop_lut1_I0_O)        0.124     6.329 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           1.201     7.530    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X30Y10         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.569     2.748    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y10         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.397ns  (logic 0.580ns (13.190%)  route 3.817ns (86.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.839     3.133    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     3.589 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.616     6.205    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y8          LUT1 (Prop_lut1_I0_O)        0.124     6.329 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           1.201     7.530    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X30Y10         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.569     2.748    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y10         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.397ns  (logic 0.580ns (13.190%)  route 3.817ns (86.810%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.839     3.133    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     3.589 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.616     6.205    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X23Y8          LUT1 (Prop_lut1_I0_O)        0.124     6.329 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           1.201     7.530    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X30Y10         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.569     2.748    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y10         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 0.608ns (14.566%)  route 3.566ns (85.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.839     3.133    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     3.589 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.442     6.031    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y7          LUT1 (Prop_lut1_I0_O)        0.152     6.183 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           1.124     7.307    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y8          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.578     2.757    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y8          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.174ns  (logic 0.608ns (14.566%)  route 3.566ns (85.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.376ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.839     3.133    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.456     3.589 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          2.442     6.031    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X20Y7          LUT1 (Prop_lut1_I0_O)        0.152     6.183 f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           1.124     7.307    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X20Y8          FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       1.578     2.757    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X20Y8          FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.701%)  route 0.189ns (57.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.639     0.975    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X44Y147        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y147        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           0.189     1.305    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X49Y147        FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.911     1.277    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X49Y147        FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.360%)  route 0.520ns (73.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.103 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.340     1.443    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.488 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.667    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y2           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.896     1.262    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y2           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.360%)  route 0.520ns (73.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.103 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.340     1.443    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.488 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.667    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y2           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.896     1.262    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y2           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.186ns (26.360%)  route 0.520ns (73.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.103 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.340     1.443    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.045     1.488 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     1.667    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y2           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.896     1.262    rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y2           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.522%)  route 0.640ns (77.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.103 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.410     1.512    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.557 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.230     1.787    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y4           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y4           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.522%)  route 0.640ns (77.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.103 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.410     1.512    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.557 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.230     1.787    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y4           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y4           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.826ns  (logic 0.186ns (22.522%)  route 0.640ns (77.478%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.103 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.410     1.512    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X0Y4           LUT1 (Prop_lut1_I0_O)        0.045     1.557 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.230     1.787    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X0Y4           FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.895     1.261    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X0Y4           FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.344%)  route 0.685ns (78.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.103 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.467     1.569    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.614 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.219     1.833    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y14          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.890     1.256    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y14          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.344%)  route 0.685ns (78.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.103 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.467     1.569    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.614 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.219     1.833    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y14          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.890     1.256    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y14          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.871ns  (logic 0.186ns (21.344%)  route 0.685ns (78.656%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.360ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.626     0.962    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X3Y0           FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDRE (Prop_fdre_C_Q)         0.141     1.103 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.467     1.569    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X1Y6           LUT1 (Prop_lut1_I0_O)        0.045     1.614 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.219     1.833    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X1Y14          FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=50215, routed)       0.890     1.256    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X1Y14          FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





