Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jan  3 09:05:56 2019
| Host         : ZYQ-Mac-Win running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mb_demo_wrapper_timing_summary_routed.rpt -pb mb_demo_wrapper_timing_summary_routed.pb -rpx mb_demo_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mb_demo_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 69 register/latch pins with no clock driven by root clock pin: OV7725_PCLK_0 (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/shift_clk_en_buf_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 211 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.819        0.000                      0                13250        0.022        0.000                      0                13250        3.000        0.000                       0                  5356  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                           ------------       ----------      --------------
mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1                                                                            {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_1                                                                            {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_1                                                                            {0.000 5.000}      10.000          100.000         
mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                         {0.000 16.666}     33.333          30.000          
mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                       {0.000 16.666}     33.333          30.000          
sys_clock                                                                                       {0.000 5.000}      10.000          100.000         
  clk_100M_mb_demo_clk_wiz_1_0                                                                  {0.000 5.000}      10.000          100.000         
  clkfbout_mb_demo_clk_wiz_1_0                                                                  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                                                                                  3.745        0.000                      0                 3749        0.022        0.000                      0                 3749        4.020        0.000                       0                  2264  
  clk_out2_clk_wiz_1                                                                                 32.082        0.000                      0                  839        0.063        0.000                      0                  839       19.020        0.000                       0                   258  
  clkfbout_clk_wiz_1                                                                                                                                                                                                                              7.845        0.000                       0                     3  
mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                                              13.962        0.000                      0                  222        0.046        0.000                      0                  222       15.686        0.000                       0                   233  
mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                            11.620        0.000                      0                   47        0.274        0.000                      0                   47       16.166        0.000                       0                    40  
sys_clock                                                                                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_100M_mb_demo_clk_wiz_1_0                                                                        2.124        0.000                      0                 7174        0.022        0.000                      0                 7174        3.750        0.000                       0                  2553  
  clkfbout_mb_demo_clk_wiz_1_0                                                                                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_1            clk_out1_clk_wiz_1                  1.819        0.000                      0                  927        0.090        0.000                      0                  927  
clk_100M_mb_demo_clk_wiz_1_0  clk_out1_clk_wiz_1                  3.134        0.000                      0                  946        0.374        0.000                      0                  946  
clk_out1_clk_wiz_1            clk_out2_clk_wiz_1                  4.601        0.000                      0                   12        0.244        0.000                      0                   12  
clk_100M_mb_demo_clk_wiz_1_0  clk_out2_clk_wiz_1                  4.130        0.000                      0                   12        0.996        0.000                      0                   12  
clk_out1_clk_wiz_1            clk_100M_mb_demo_clk_wiz_1_0        3.721        0.000                      0                   26        1.638        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_100M_mb_demo_clk_wiz_1_0  clk_out1_clk_wiz_1                  3.082        0.000                      0                 1015        0.632        0.000                      0                 1015  
**async_default**             clk_100M_mb_demo_clk_wiz_1_0  clk_out2_clk_wiz_1                  4.009        0.000                      0                   51        0.800        0.000                      0                   51  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
  To Clock:  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.745ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 3.098ns (50.175%)  route 3.076ns (49.825%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.612     1.612    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.494 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.791     3.285    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_bits[1]
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.942 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.942    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_34_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.059 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.059    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_33_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.374 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_32/O[3]
                         net (fo=4, routed)           1.055     5.429    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_wr_bits_temp[11]
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.307     5.736 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num[11]_i_6/O
                         net (fo=1, routed)           0.000     5.736    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num[11]_i_6_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.227 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[11]_i_2/CO[1]
                         net (fo=24, routed)          1.230     7.457    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[11]_i_2_n_2
    SLICE_X10Y39         LUT4 (Prop_lut4_I1_O)        0.329     7.786 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     7.786    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/p_0_in1_in[2]
    SLICE_X10Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.449    11.449    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X10Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[2]/C
                         clock pessimism              0.080    11.529    
                         clock uncertainty           -0.075    11.454    
    SLICE_X10Y39         FDCE (Setup_fdce_C_D)        0.077    11.531    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.531    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.834ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 2.944ns (47.824%)  route 3.212ns (52.176%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 11.515 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.612     1.612    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y17         RAMB18E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y17         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882     2.494 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=2, routed)           0.932     3.426    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_rd_bits[0]
    SLICE_X9Y41          LUT2 (Prop_lut2_I0_O)        0.124     3.550 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_32/O
                         net (fo=1, routed)           0.000     3.550    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_32_n_0
    SLICE_X9Y41          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.082 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_31/CO[3]
                         net (fo=1, routed)           0.000     4.082    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_31_n_0
    SLICE_X9Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.321 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_y_i_30/O[2]
                         net (fo=4, routed)           0.829     5.150    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_hist_wr_bits_temp[6]
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.302     5.452 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num[11]_i_12/O
                         net (fo=1, routed)           0.000     5.452    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num[11]_i_12_n_0
    SLICE_X8Y42          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.828 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.828    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[11]_i_3_n_0
    SLICE_X8Y43          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.985 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[11]_i_2/CO[1]
                         net (fo=24, routed)          1.450     7.436    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_num_reg[11]_i_2_n_2
    SLICE_X6Y40          LUT4 (Prop_lut4_I1_O)        0.332     7.768 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr[6]_i_1/O
                         net (fo=1, routed)           0.000     7.768    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr[6]_i_1_n_0
    SLICE_X6Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.515    11.515    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X6Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[6]/C
                         clock pessimism              0.080    11.595    
                         clock uncertainty           -0.075    11.520    
    SLICE_X6Y40          FDCE (Setup_fdce_C_D)        0.081    11.601    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         11.601    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  3.834    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.038ns  (logic 3.098ns (51.309%)  route 2.940ns (48.691%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.612     1.612    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.494 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.791     3.285    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_bits[1]
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.942 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.942    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_34_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.059 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.059    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_33_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.374 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_32/O[3]
                         net (fo=4, routed)           1.055     5.429    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_wr_bits_temp[11]
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.307     5.736 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num[11]_i_6/O
                         net (fo=1, routed)           0.000     5.736    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num[11]_i_6_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.227 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[11]_i_2/CO[1]
                         net (fo=24, routed)          1.094     7.321    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[11]_i_2_n_2
    SLICE_X11Y38         LUT4 (Prop_lut4_I1_O)        0.329     7.650 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr[8]_i_1/O
                         net (fo=1, routed)           0.000     7.650    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/p_0_in1_in[8]
    SLICE_X11Y38         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.448    11.448    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X11Y38         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[8]/C
                         clock pessimism              0.080    11.528    
                         clock uncertainty           -0.075    11.453    
    SLICE_X11Y38         FDCE (Setup_fdce_C_D)        0.031    11.484    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         11.484    
                         arrival time                          -7.650    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.009ns  (logic 3.098ns (51.555%)  route 2.911ns (48.445%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.612     1.612    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.494 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.791     3.285    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_bits[1]
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.942 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.942    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_34_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.059 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.059    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_33_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.374 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_32/O[3]
                         net (fo=4, routed)           1.055     5.429    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_wr_bits_temp[11]
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.307     5.736 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num[11]_i_6/O
                         net (fo=1, routed)           0.000     5.736    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num[11]_i_6_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.227 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[11]_i_2/CO[1]
                         net (fo=24, routed)          1.065     7.292    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[11]_i_2_n_2
    SLICE_X11Y38         LUT4 (Prop_lut4_I1_O)        0.329     7.621 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr[10]_i_1/O
                         net (fo=1, routed)           0.000     7.621    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/p_0_in1_in[10]
    SLICE_X11Y38         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.448    11.448    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X11Y38         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[10]/C
                         clock pessimism              0.080    11.528    
                         clock uncertainty           -0.075    11.453    
    SLICE_X11Y38         FDCE (Setup_fdce_C_D)        0.029    11.482    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         11.482    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.866ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.006ns  (logic 3.098ns (51.581%)  route 2.908ns (48.419%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.612     1.612    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.494 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.791     3.285    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_bits[1]
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.942 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.942    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_34_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.059 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.059    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_33_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.374 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_32/O[3]
                         net (fo=4, routed)           1.055     5.429    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_wr_bits_temp[11]
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.307     5.736 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num[11]_i_6/O
                         net (fo=1, routed)           0.000     5.736    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num[11]_i_6_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.227 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[11]_i_2/CO[1]
                         net (fo=24, routed)          1.062     7.289    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[11]_i_2_n_2
    SLICE_X11Y38         LUT4 (Prop_lut4_I1_O)        0.329     7.618 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr[11]_i_1/O
                         net (fo=1, routed)           0.000     7.618    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/p_0_in1_in[11]
    SLICE_X11Y38         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.448    11.448    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X11Y38         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[11]/C
                         clock pessimism              0.080    11.528    
                         clock uncertainty           -0.075    11.453    
    SLICE_X11Y38         FDCE (Setup_fdce_C_D)        0.031    11.484    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         11.484    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                  3.866    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 3.098ns (51.615%)  route 2.904ns (48.385%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.612     1.612    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X0Y16         RAMB18E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882     2.494 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.791     3.285    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_rd_bits[1]
    SLICE_X8Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.942 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_34/CO[3]
                         net (fo=1, routed)           0.000     3.942    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_34_n_0
    SLICE_X8Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.059 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_33/CO[3]
                         net (fo=1, routed)           0.000     4.059    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_33_n_0
    SLICE_X8Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.374 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/U_histogram_x_i_32/O[3]
                         net (fo=4, routed)           1.055     5.429    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_hist_wr_bits_temp[11]
    SLICE_X5Y41          LUT4 (Prop_lut4_I0_O)        0.307     5.736 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num[11]_i_6/O
                         net (fo=1, routed)           0.000     5.736    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num[11]_i_6_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     6.227 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[11]_i_2/CO[1]
                         net (fo=24, routed)          1.058     7.285    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_num_reg[11]_i_2_n_2
    SLICE_X9Y38          LUT4 (Prop_lut4_I1_O)        0.329     7.614 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     7.614    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/p_0_in1_in[5]
    SLICE_X9Y38          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.447    11.447    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X9Y38          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[5]/C
                         clock pessimism              0.094    11.541    
                         clock uncertainty           -0.075    11.466    
    SLICE_X9Y38          FDCE (Setup_fdce_C_D)        0.029    11.495    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         11.495    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[127]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 0.518ns (9.691%)  route 4.827ns (90.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.562     1.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X8Y34          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.518     2.080 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         4.827     6.908    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X50Y32         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[127]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.444    11.444    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X50Y32         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[127]_srl32/CLK
                         clock pessimism              0.008    11.452    
                         clock uncertainty           -0.075    11.377    
    SLICE_X50Y32         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[127]_srl32
  -------------------------------------------------------------------
                         required time                         10.860    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[31]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 0.518ns (9.691%)  route 4.827ns (90.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.562     1.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X8Y34          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.518     2.080 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         4.827     6.908    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X50Y32         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[31]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.444    11.444    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X50Y32         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.008    11.452    
                         clock uncertainty           -0.075    11.377    
    SLICE_X50Y32         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         10.860    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[63]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 0.518ns (9.691%)  route 4.827ns (90.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.562     1.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X8Y34          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.518     2.080 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         4.827     6.908    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X50Y32         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[63]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.444    11.444    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X50Y32         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[63]_srl32/CLK
                         clock pessimism              0.008    11.452    
                         clock uncertainty           -0.075    11.377    
    SLICE_X50Y32         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         10.860    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  3.953    

Slack (MET) :             3.953ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[95]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.345ns  (logic 0.518ns (9.691%)  route 4.827ns (90.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.562     1.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X8Y34          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.518     2.080 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[2]/Q
                         net (fo=593, routed)         4.827     6.908    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X50Y32         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[95]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.444    11.444    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X50Y32         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[95]_srl32/CLK
                         clock pessimism              0.008    11.452    
                         clock uncertainty           -0.075    11.377    
    SLICE_X50Y32         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[1].srl_sig_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         10.860    
                         arrival time                          -6.908    
  -------------------------------------------------------------------
                         slack                                  3.953    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[5].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[5].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.783%)  route 0.238ns (59.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.559     0.559    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X38Y15         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[5].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y15         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[5].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.238     0.961    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/link[1][5]
    SLICE_X34Y11         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[5].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.829     0.829    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y11         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[5].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.005     0.824    
    SLICE_X34Y11         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.939    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[5].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.939    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.031%)  route 0.200ns (54.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.554     0.554    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X34Y30         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y30         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[60]/Q
                         net (fo=1, routed)           0.200     0.918    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/D[1]
    SLICE_X39Y32         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X39Y32         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/C
                         clock pessimism             -0.005     0.819    
    SLICE_X39Y32         FDRE (Hold_fdre_C_D)         0.070     0.889    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.889    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.267%)  route 0.237ns (62.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.560     0.560    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/clk_out1
    SLICE_X40Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[16]/Q
                         net (fo=1, routed)           0.237     0.938    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/mean_value_expend[16]
    SLICE_X31Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.828     0.828    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/clk_out1
    SLICE_X31Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[14]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X31Y37         FDCE (Hold_fdce_C_D)         0.070     0.893    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p31_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/p3_middle_comparator/pixel_max_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.070%)  route 0.239ns (62.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.553     0.553    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X28Y21         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p31_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y21         FDCE (Prop_fdce_C_Q)         0.141     0.694 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p31_reg[2]/Q
                         net (fo=1, routed)           0.239     0.933    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/p3_middle_comparator/matrix_p31_reg[7][0]
    SLICE_X36Y20         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/p3_middle_comparator/pixel_max_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.821     0.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/p3_middle_comparator/clk_out1
    SLICE_X36Y20         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/p3_middle_comparator/pixel_max_reg[2]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X36Y20         FDCE (Hold_fdce_C_D)         0.070     0.886    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/p3_middle_comparator/pixel_max_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.474%)  route 0.246ns (63.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.559     0.559    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/clk_out1
    SLICE_X40Y36         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[12]/Q
                         net (fo=1, routed)           0.246     0.945    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/mean_value_expend[12]
    SLICE_X33Y36         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.827     0.827    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/clk_out1
    SLICE_X33Y36         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[10]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X33Y36         FDCE (Hold_fdce_C_D)         0.070     0.892    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.289%)  route 0.248ns (63.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.559     0.559    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/clk_out1
    SLICE_X40Y36         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[13]/Q
                         net (fo=1, routed)           0.248     0.947    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/mean_value_expend[13]
    SLICE_X33Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.828     0.828    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/clk_out1
    SLICE_X33Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[11]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X33Y37         FDCE (Hold_fdce_C_D)         0.070     0.893    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.236%)  route 0.248ns (63.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.560     0.560    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/clk_out1
    SLICE_X40Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[15]/Q
                         net (fo=1, routed)           0.248     0.949    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/mean_value_expend[15]
    SLICE_X33Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.828     0.828    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/clk_out1
    SLICE_X33Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[13]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X33Y37         FDCE (Hold_fdce_C_D)         0.070     0.893    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.893    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.651%)  route 0.255ns (64.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.559     0.559    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/clk_out1
    SLICE_X40Y35         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y35         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[10]/Q
                         net (fo=1, routed)           0.255     0.954    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/mean_value_expend[10]
    SLICE_X33Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.828     0.828    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/clk_out1
    SLICE_X33Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[8]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X33Y37         FDCE (Hold_fdce_C_D)         0.072     0.895    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.895    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.236%)  route 0.248ns (63.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.559     0.559    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/clk_out1
    SLICE_X40Y36         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDCE (Prop_fdce_C_Q)         0.141     0.700 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/mean_value_expend_reg[11]/Q
                         net (fo=1, routed)           0.248     0.948    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/mean_value_expend[11]
    SLICE_X33Y36         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.827     0.827    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/clk_out1
    SLICE_X33Y36         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[9]/C
                         clock pessimism             -0.005     0.822    
    SLICE_X33Y36         FDCE (Hold_fdce_C_D)         0.066     0.888    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/color_sample_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p13_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/p1_middle_comparator/pixel_med_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.534%)  route 0.232ns (55.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.550     0.550    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X39Y24         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p13_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p13_reg[5]/Q
                         net (fo=8, routed)           0.232     0.922    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/p1_middle_comparator/matrix_p13_reg[7][5]
    SLICE_X33Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.967 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/p1_middle_comparator/pixel_med[5]_i_1/O
                         net (fo=1, routed)           0.000     0.967    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/p1_middle_comparator/pixel_med[5]_i_1_n_0
    SLICE_X33Y23         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/p1_middle_comparator/pixel_med_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.817     0.817    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/p1_middle_comparator/clk_out1
    SLICE_X33Y23         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/p1_middle_comparator/pixel_med_reg[5]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X33Y23         FDCE (Hold_fdce_C_D)         0.091     0.903    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/p1_middle_comparator/pixel_med_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y13     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y15     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y16     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y17     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y15     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[5].srl_sig_reg[127]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y15     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[5].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y15     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[5].srl_sig_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X38Y15     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[5].srl_sig_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y18     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[127]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y18     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y18     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X46Y18     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y15     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[3].srl_sig_reg[127]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y15     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[3].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y16     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y16     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y16     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y16     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y38     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y38     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y38     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X14Y38     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y33     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[5].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y33     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cb_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[5].srl_sig_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       32.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.082ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[14].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.808ns  (logic 1.551ns (19.865%)  route 6.257ns (80.135%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.436ns = ( 41.436 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.613     1.613    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     2.495 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           2.181     4.676    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_22_out[7]
    SLICE_X8Y13          LUT6 (Prop_lut6_I3_O)        0.124     4.800 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.800    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_5_n_0
    SLICE_X8Y13          MUXF7 (Prop_muxf7_I1_O)      0.247     5.047 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_2/O
                         net (fo=1, routed)           1.832     6.879    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_2_n_0
    SLICE_X48Y16         LUT5 (Prop_lut5_I2_O)        0.298     7.177 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=4, routed)           2.244     9.420    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/d[14]
    SLICE_X12Y27         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[14].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.436    41.436    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X12Y27         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[14].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.008    41.444    
                         clock uncertainty           -0.101    41.343    
    SLICE_X12Y27         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    41.502    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[14].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         41.502    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                 32.082    

Slack (MET) :             32.165ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[10].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.726ns  (logic 1.517ns (19.635%)  route 6.209ns (80.365%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.613     1.613    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     2.495 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.420     4.915    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_22_out[3]
    SLICE_X8Y13          LUT6 (Prop_lut6_I3_O)        0.124     5.039 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     5.039    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X8Y13          MUXF7 (Prop_muxf7_I1_O)      0.214     5.253 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2/O
                         net (fo=1, routed)           1.767     7.020    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_2_n_0
    SLICE_X48Y14         LUT5 (Prop_lut5_I2_O)        0.297     7.317 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=4, routed)           2.022     9.339    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/d[10]
    SLICE_X12Y28         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[10].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.438    41.438    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X12Y28         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[10].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.008    41.446    
                         clock uncertainty           -0.101    41.345    
    SLICE_X12Y28         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    41.504    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[10].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         41.504    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                 32.165    

Slack (MET) :             32.412ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[9].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.476ns  (logic 1.542ns (20.625%)  route 5.934ns (79.375%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.611     1.611    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     2.493 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.189     4.682    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_42_out[2]
    SLICE_X9Y10          LUT6 (Prop_lut6_I5_O)        0.124     4.806 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.806    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_4_n_0
    SLICE_X9Y10          MUXF7 (Prop_muxf7_I0_O)      0.238     5.044 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2/O
                         net (fo=1, routed)           1.644     6.688    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0_i_2_n_0
    SLICE_X48Y14         LUT5 (Prop_lut5_I2_O)        0.298     6.986 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=4, routed)           2.101     9.087    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/d[9]
    SLICE_X14Y25         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[9].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.433    41.433    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X14Y25         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[9].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.008    41.441    
                         clock uncertainty           -0.101    41.340    
    SLICE_X14Y25         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    41.499    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[9].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         41.499    
                         arrival time                          -9.087    
  -------------------------------------------------------------------
                         slack                                 32.412    

Slack (MET) :             32.506ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[12].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 1.517ns (20.534%)  route 5.871ns (79.466%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.611     1.611    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     2.493 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           2.361     4.854    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_42_out[5]
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.124     4.978 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.978    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_4_n_0
    SLICE_X9Y13          MUXF7 (Prop_muxf7_I0_O)      0.212     5.190 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_2/O
                         net (fo=1, routed)           1.823     7.013    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_2_n_0
    SLICE_X48Y16         LUT5 (Prop_lut5_I2_O)        0.299     7.312 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=3, routed)           1.686     8.999    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/d[12]
    SLICE_X12Y30         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[12].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.439    41.439    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X12Y30         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[12].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.008    41.447    
                         clock uncertainty           -0.101    41.346    
    SLICE_X12Y30         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    41.505    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[12].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         41.505    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                 32.506    

Slack (MET) :             32.534ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[15].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 1.517ns (20.609%)  route 5.844ns (79.391%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.613     1.613    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     2.495 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           2.123     4.618    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_22_out[8]
    SLICE_X8Y11          LUT6 (Prop_lut6_I3_O)        0.124     4.742 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.742    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_5_n_0
    SLICE_X8Y11          MUXF7 (Prop_muxf7_I1_O)      0.214     4.956 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_2/O
                         net (fo=1, routed)           1.650     6.606    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0_i_2_n_0
    SLICE_X48Y16         LUT5 (Prop_lut5_I2_O)        0.297     6.903 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0/O
                         net (fo=4, routed)           2.070     8.974    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/d[15]
    SLICE_X12Y32         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[15].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.442    41.442    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X12Y32         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[15].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.008    41.450    
                         clock uncertainty           -0.101    41.349    
    SLICE_X12Y32         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    41.508    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[15].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         41.508    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                 32.534    

Slack (MET) :             32.542ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[7].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.346ns  (logic 1.517ns (20.650%)  route 5.829ns (79.350%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.611ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.611     1.611    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     2.493 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.320     4.813    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_42_out[0]
    SLICE_X9Y10          LUT6 (Prop_lut6_I5_O)        0.124     4.937 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     4.937    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_4_n_0
    SLICE_X9Y10          MUXF7 (Prop_muxf7_I0_O)      0.212     5.149 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2/O
                         net (fo=1, routed)           1.384     6.533    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_2_n_0
    SLICE_X48Y14         LUT5 (Prop_lut5_I2_O)        0.299     6.832 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=3, routed)           2.125     8.957    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/d[7]
    SLICE_X12Y24         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[7].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.433    41.433    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X12Y24         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[7].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.008    41.441    
                         clock uncertainty           -0.101    41.340    
    SLICE_X12Y24         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    41.499    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[7].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         41.499    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                 32.542    

Slack (MET) :             32.755ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.478ns (7.639%)  route 5.779ns (92.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 41.477 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.627     1.627    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X6Y16          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.478     2.105 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[8]/Q
                         net (fo=40, routed)          5.779     7.885    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y6          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.477    41.477    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.008    41.485    
                         clock uncertainty           -0.101    41.383    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.743    40.640    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.640    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                 32.755    

Slack (MET) :             32.767ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.257ns  (logic 0.478ns (7.639%)  route 5.779ns (92.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.627     1.627    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X6Y16          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y16          FDCE (Prop_fdce_C_Q)         0.478     2.105 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[8]/Q
                         net (fo=40, routed)          5.779     7.885    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X1Y0          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.489    41.489    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.008    41.497    
                         clock uncertainty           -0.101    41.395    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.743    40.652    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.652    
                         arrival time                          -7.885    
  -------------------------------------------------------------------
                         slack                                 32.767    

Slack (MET) :             32.836ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 0.518ns (8.050%)  route 5.917ns (91.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.560     1.560    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X8Y17          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.518     2.078 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[0]/Q
                         net (fo=41, routed)          5.917     7.995    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y0          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.491    41.491    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.008    41.499    
                         clock uncertainty           -0.101    41.397    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    40.831    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.831    
                         arrival time                          -7.995    
  -------------------------------------------------------------------
                         slack                                 32.836    

Slack (MET) :             32.861ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 1.014ns (14.985%)  route 5.753ns (85.015%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.624     1.624    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X6Y18          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDCE (Prop_fdce_C_Q)         0.518     2.142 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[14]/Q
                         net (fo=38, routed)          1.585     3.727    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/Q[14]
    SLICE_X9Y13          LUT4 (Prop_lut4_I3_O)        0.124     3.851 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg[16]_i_6/O
                         net (fo=1, routed)           0.263     4.114    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg[16]_i_6_n_0
    SLICE_X9Y13          LUT5 (Prop_lut5_I4_O)        0.124     4.238 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg[16]_i_5/O
                         net (fo=1, routed)           0.736     4.974    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg[16]_i_5_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I5_O)        0.124     5.098 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg[16]_i_3/O
                         net (fo=17, routed)          1.692     6.790    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/addr_reg_reg[4]
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124     6.914 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/addr_reg[16]_i_1/O
                         net (fo=17, routed)          1.477     8.391    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/E[0]
    SLICE_X8Y17          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.442    41.442    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X8Y17          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[0]/C
                         clock pessimism              0.080    41.522    
                         clock uncertainty           -0.101    41.421    
    SLICE_X8Y17          FDCE (Setup_fdce_C_CE)      -0.169    41.252    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.252    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                 32.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.556     0.556    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X10Y22         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[4].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.115     0.835    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[0][4]
    SLICE_X8Y22          SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.823     0.823    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X8Y22          SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.234     0.589    
    SLICE_X8Y22          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.772    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.772    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.600%)  route 0.279ns (66.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.559     0.559    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y13         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=21, routed)          0.279     0.978    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X38Y8          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.831     0.831    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y8          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.059     0.885    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.741%)  route 0.277ns (66.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.559     0.559    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y13         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y13         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=25, routed)          0.277     0.976    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X38Y8          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.831     0.831    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y8          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X38Y8          FDRE (Hold_fdre_C_D)         0.052     0.878    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[3].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.790%)  route 0.159ns (49.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.583     0.583    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X6Y27          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[3].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     0.747 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[3].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.159     0.905    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[0][3]
    SLICE_X2Y27          SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.853     0.853    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X2Y27          SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.234     0.619    
    SLICE_X2Y27          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.802    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[10].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[10].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.411%)  route 0.168ns (50.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.556     0.556    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X12Y28         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[10].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y28         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[10].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.168     0.888    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[0][10]
    SLICE_X10Y28         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[10].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X10Y28         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[10].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.234     0.590    
    SLICE_X10Y28         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.773    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[10].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.773    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[15].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[15].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.411%)  route 0.168ns (50.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.560     0.560    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X12Y32         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[15].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[15].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.168     0.892    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[0][15]
    SLICE_X10Y32         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[15].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.828     0.828    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X10Y32         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[15].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.234     0.594    
    SLICE_X10Y32         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.777    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[15].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[10].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[10].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.465%)  route 0.117ns (41.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.556     0.556    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X10Y28         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[10].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[10].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.117     0.836    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[1][10]
    SLICE_X8Y28          SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[10].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X8Y28          SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[10].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.234     0.590    
    SLICE_X8Y28          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.705    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[10].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[12].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[12].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.604%)  route 0.188ns (53.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.558     0.558    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X12Y30         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[12].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[12].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.188     0.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[0][12]
    SLICE_X10Y30         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[12].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.826     0.826    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X10Y30         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[12].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.234     0.592    
    SLICE_X10Y30         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.775    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[12].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[14].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[14].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.086%)  route 0.170ns (50.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.557     0.557    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X10Y29         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[14].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     0.721 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[14].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.170     0.891    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[1][14]
    SLICE_X10Y31         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[14].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.827     0.827    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X10Y31         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[14].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.254     0.573    
    SLICE_X10Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.756    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[14].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[13].srl_sig_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[13].srl_sig_reg[31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.561     0.561    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X14Y33         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[13].srl_sig_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y33         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[13].srl_sig_reg[128]/Q
                         net (fo=1, routed)           0.101     0.826    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/link[1][13]
    SLICE_X12Y33         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[13].srl_sig_reg[31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.829     0.829    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/clk
    SLICE_X12Y33         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[13].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.254     0.575    
    SLICE_X12Y33         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.690    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[13].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y13     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y8      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y15     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y16     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y7      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y17     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X2Y27      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[127]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X2Y27      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X2Y27      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X2Y27      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[3].srl_sig_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y25     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[127]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y25     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y25     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y25     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[7].srl_sig_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X8Y26      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[9].srl_sig_reg[127]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X8Y26      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[9].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X10Y30     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[12].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X10Y30     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[12].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X10Y30     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[12].srl_sig_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X10Y30     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[12].srl_sig_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X8Y22      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X8Y22      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X8Y22      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X8Y22      mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[95]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y30     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[12].srl_sig_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         20.000      19.020     SLICE_X12Y30     mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/f1.many_clbs.gen_width[12].srl_sig_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.962ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.704ns (28.391%)  route 1.776ns (71.609%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.048ns = ( 19.715 - 16.667 ) 
    Source Clock Delay      (SCD):    3.417ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755     1.755    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     1.851 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566     3.417    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X41Y45         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDCE (Prop_fdce_C_Q)         0.456     3.873 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.994     4.867    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_1
    SLICE_X37Y44         LUT6 (Prop_lut6_I4_O)        0.124     4.991 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.264     5.256    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I0_O)        0.124     5.380 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.517     5.897    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X42Y44         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    18.176    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    18.267 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.447    19.715    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X42Y44         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.344    20.059    
                         clock uncertainty           -0.035    20.023    
    SLICE_X42Y44         FDRE (Setup_fdre_C_CE)      -0.164    19.859    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.859    
                         arrival time                          -5.897    
  -------------------------------------------------------------------
                         slack                                 13.962    

Slack (MET) :             13.978ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.361ns  (logic 0.765ns (32.399%)  route 1.596ns (67.601%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 36.383 - 33.333 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 20.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.517 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    20.084    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X42Y44         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.524    20.608 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.337    20.944    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X44Y44         LUT6 (Prop_lut6_I0_O)        0.124    21.068 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.923    21.992    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y47         LUT3 (Prop_lut3_I0_O)        0.117    22.109 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.336    22.445    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X46Y47         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.449    36.383    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y47         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.330    36.713    
                         clock uncertainty           -0.035    36.678    
    SLICE_X46Y47         FDCE (Setup_fdce_C_D)       -0.255    36.423    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.423    
                         arrival time                         -22.445    
  -------------------------------------------------------------------
                         slack                                 13.978    

Slack (MET) :             14.199ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.423ns  (logic 0.772ns (31.856%)  route 1.651ns (68.144%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 36.382 - 33.333 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 20.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.517 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    20.084    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X42Y44         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.524    20.608 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.611    21.219    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X44Y44         LUT6 (Prop_lut6_I4_O)        0.124    21.343 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           1.040    22.383    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X47Y45         LUT6 (Prop_lut6_I1_O)        0.124    22.507 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.507    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X47Y45         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.448    36.382    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X47Y45         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.330    36.712    
                         clock uncertainty           -0.035    36.677    
    SLICE_X47Y45         FDCE (Setup_fdce_C_D)        0.029    36.706    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.706    
                         arrival time                         -22.507    
  -------------------------------------------------------------------
                         slack                                 14.199    

Slack (MET) :             14.199ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.425ns  (logic 0.772ns (31.830%)  route 1.653ns (68.170%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.049ns = ( 36.382 - 33.333 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 20.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.517 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    20.084    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X42Y44         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.524    20.608 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.611    21.219    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X44Y44         LUT6 (Prop_lut6_I4_O)        0.124    21.343 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           1.042    22.385    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X47Y45         LUT6 (Prop_lut6_I1_O)        0.124    22.509 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.509    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X47Y45         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.448    36.382    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X47Y45         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.330    36.712    
                         clock uncertainty           -0.035    36.677    
    SLICE_X47Y45         FDCE (Setup_fdce_C_D)        0.031    36.708    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.708    
                         arrival time                         -22.509    
  -------------------------------------------------------------------
                         slack                                 14.199    

Slack (MET) :             14.354ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.269ns  (logic 0.772ns (34.021%)  route 1.497ns (65.979%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 36.383 - 33.333 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 20.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.517 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    20.084    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X42Y44         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.524    20.608 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.337    20.944    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X44Y44         LUT6 (Prop_lut6_I0_O)        0.124    21.068 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.160    22.229    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y47         LUT2 (Prop_lut2_I0_O)        0.124    22.353 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.353    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X44Y47         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.449    36.383    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y47         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.330    36.713    
                         clock uncertainty           -0.035    36.678    
    SLICE_X44Y47         FDCE (Setup_fdce_C_D)        0.029    36.707    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.707    
                         arrival time                         -22.353    
  -------------------------------------------------------------------
                         slack                                 14.354    

Slack (MET) :             14.372ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.297ns  (logic 0.800ns (34.825%)  route 1.497ns (65.175%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 36.383 - 33.333 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 20.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.517 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    20.084    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X42Y44         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.524    20.608 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.337    20.944    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X44Y44         LUT6 (Prop_lut6_I0_O)        0.124    21.068 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.160    22.229    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X44Y47         LUT5 (Prop_lut5_I0_O)        0.152    22.381 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.381    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X44Y47         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.449    36.383    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X44Y47         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.330    36.713    
                         clock uncertainty           -0.035    36.678    
    SLICE_X44Y47         FDCE (Setup_fdce_C_D)        0.075    36.753    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.753    
                         arrival time                         -22.381    
  -------------------------------------------------------------------
                         slack                                 14.372    

Slack (MET) :             14.577ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.046ns  (logic 0.772ns (37.729%)  route 1.274ns (62.271%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 36.383 - 33.333 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 20.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.517 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    20.084    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X42Y44         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.524    20.608 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.337    20.944    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X44Y44         LUT6 (Prop_lut6_I0_O)        0.124    21.068 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.937    22.006    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X45Y47         LUT6 (Prop_lut6_I0_O)        0.124    22.130 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.130    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X45Y47         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.449    36.383    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y47         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.330    36.713    
                         clock uncertainty           -0.035    36.678    
    SLICE_X45Y47         FDCE (Setup_fdce_C_D)        0.029    36.707    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.707    
                         arrival time                         -22.130    
  -------------------------------------------------------------------
                         slack                                 14.577    

Slack (MET) :             14.693ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.942ns  (logic 0.772ns (39.745%)  route 1.170ns (60.255%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.048ns = ( 36.381 - 33.333 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 20.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.517 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    20.084    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X42Y44         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.524    20.608 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.337    20.944    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X44Y44         LUT6 (Prop_lut6_I0_O)        0.124    21.068 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.834    21.902    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X43Y45         LUT4 (Prop_lut4_I0_O)        0.124    22.026 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.026    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X43Y45         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.447    36.381    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y45         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.344    36.725    
                         clock uncertainty           -0.035    36.690    
    SLICE_X43Y45         FDCE (Setup_fdce_C_D)        0.029    36.719    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.719    
                         arrival time                         -22.026    
  -------------------------------------------------------------------
                         slack                                 14.693    

Slack (MET) :             14.711ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.970ns  (logic 0.800ns (40.601%)  route 1.170ns (59.399%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.048ns = ( 36.381 - 33.333 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 20.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.517 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    20.084    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X42Y44         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.524    20.608 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.337    20.944    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X44Y44         LUT6 (Prop_lut6_I0_O)        0.124    21.068 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.834    21.902    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X43Y45         LUT5 (Prop_lut5_I0_O)        0.152    22.054 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.054    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X43Y45         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.447    36.381    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X43Y45         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.344    36.725    
                         clock uncertainty           -0.035    36.690    
    SLICE_X43Y45         FDCE (Setup_fdce_C_D)        0.075    36.765    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.765    
                         arrival time                         -22.054    
  -------------------------------------------------------------------
                         slack                                 14.711    

Slack (MET) :             14.747ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.878ns  (logic 0.772ns (41.104%)  route 1.106ns (58.896%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 36.383 - 33.333 ) 
    Source Clock Delay      (SCD):    3.417ns = ( 20.084 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.755    18.421    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    18.517 f  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.566    20.084    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X42Y44         FDRE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.524    20.608 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.337    20.944    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X44Y44         LUT6 (Prop_lut6_I0_O)        0.124    21.068 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.769    21.838    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X45Y47         LUT4 (Prop_lut4_I0_O)        0.124    21.962 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.962    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X45Y47         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.510    34.843    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    34.934 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.449    36.383    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y47         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.330    36.713    
                         clock uncertainty           -0.035    36.678    
    SLICE_X45Y47         FDCE (Setup_fdce_C_D)        0.031    36.709    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.709    
                         arrival time                         -21.962    
  -------------------------------------------------------------------
                         slack                                 14.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.631%)  route 0.191ns (56.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.567     1.294    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X56Y51         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y51         FDCE (Prop_fdce_C_Q)         0.148     1.442 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/Q
                         net (fo=2, routed)           0.191     1.634    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[24]
    SLICE_X55Y49         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.838     1.678    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y49         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                         clock pessimism             -0.113     1.565    
    SLICE_X55Y49         FDCE (Hold_fdce_C_D)         0.022     1.587    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.613%)  route 0.212ns (62.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.567     1.294    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y49         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDCE (Prop_fdce_C_Q)         0.128     1.422 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[6]/Q
                         net (fo=2, routed)           0.212     1.635    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[26]
    SLICE_X54Y50         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.835     1.676    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y50         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                         clock pessimism             -0.113     1.563    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.011     1.574    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.171%)  route 0.244ns (59.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.567     1.294    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y47         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDCE (Prop_fdce_C_Q)         0.164     1.458 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/Q
                         net (fo=2, routed)           0.244     1.702    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[18]
    SLICE_X56Y50         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.835     1.676    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X56Y50         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                         clock pessimism             -0.113     1.563    
    SLICE_X56Y50         FDCE (Hold_fdce_C_D)         0.059     1.622    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.201%)  route 0.254ns (60.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.567     1.294    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y47         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDCE (Prop_fdce_C_Q)         0.164     1.458 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.254     1.713    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[2]
    SLICE_X56Y50         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.835     1.676    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X56Y50         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                         clock pessimism             -0.113     1.563    
    SLICE_X56Y50         FDCE (Hold_fdce_C_D)         0.063     1.626    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.164ns (37.426%)  route 0.274ns (62.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.565     1.292    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X50Y50         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDCE (Prop_fdce_C_Q)         0.164     1.456 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.274     1.731    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X47Y47         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.835     1.675    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y47         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.113     1.562    
    SLICE_X47Y47         FDCE (Hold_fdce_C_D)         0.072     1.634    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.678ns
    Source Clock Delay      (SCD):    1.294ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.567     1.294    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X55Y49         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y49         FDCE (Prop_fdce_C_Q)         0.141     1.435 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.066     1.502    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[29]
    SLICE_X54Y49         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.838     1.678    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X54Y49         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                         clock pessimism             -0.371     1.307    
    SLICE_X54Y49         FDCE (Hold_fdce_C_D)         0.076     1.383    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.780%)  route 0.334ns (64.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.565     1.292    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y50         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y50         FDCE (Prop_fdce_C_Q)         0.141     1.433 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/Q
                         net (fo=2, routed)           0.334     1.767    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/instr_read_reg[0]
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000     1.812    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_96_out
    SLICE_X46Y47         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.835     1.675    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y47         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                         clock pessimism             -0.113     1.562    
    SLICE_X46Y47         FDCE (Hold_fdce_C_D)         0.121     1.683    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.566     1.293    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X49Y43         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDCE (Prop_fdce_C_Q)         0.141     1.434 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/Q
                         net (fo=1, routed)           0.118     1.552    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0_n_0
    SLICE_X48Y43         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.836     1.676    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X48Y43         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                         clock pessimism             -0.370     1.306    
    SLICE_X48Y43         FDCE (Hold_fdce_C_D)         0.075     1.381    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.565     1.292    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X49Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDCE (Prop_fdce_C_Q)         0.141     1.433 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/Q
                         net (fo=1, routed)           0.118     1.551    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5_n_0
    SLICE_X48Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.835     1.675    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X48Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
                         clock pessimism             -0.370     1.305    
    SLICE_X48Y42         FDCE (Hold_fdce_C_D)         0.070     1.375    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.702     0.702    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.728 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.566     1.293    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X48Y43         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDCE (Prop_fdce_C_Q)         0.141     1.434 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.118     1.552    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X49Y43         FDPE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.812     0.812    mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.841 r  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.836     1.676    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X49Y43         FDPE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.370     1.306    
    SLICE_X49Y43         FDPE (Hold_fdpe_C_D)         0.070     1.376    mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  mb_demo_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X42Y44   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X41Y45   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X41Y44   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y44   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y44   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y44   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y44   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X46Y44   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X45Y43   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y54   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y54   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y55   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y61   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y60   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y43   mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y43   mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y43   mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y46   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y46   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X46Y54   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y54   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y55   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y57   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y58   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y59   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y61   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X46Y60   mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X38Y44   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X38Y44   mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.620ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.569ns  (logic 0.942ns (14.341%)  route 5.627ns (85.659%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.791ns = ( 37.124 - 33.333 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 18.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.116    18.783    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X41Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.340    19.123 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.181    20.304    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124    20.428 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.966    21.394    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.152    21.546 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.994    22.540    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.326    22.866 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.485    25.352    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y63         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.791    37.124    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y63         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.181    37.305    
                         clock uncertainty           -0.035    37.269    
    SLICE_X58Y63         FDCE (Setup_fdce_C_CE)      -0.298    36.971    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.971    
                         arrival time                         -25.352    
  -------------------------------------------------------------------
                         slack                                 11.620    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.330ns  (logic 0.942ns (14.882%)  route 5.388ns (85.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.662ns = ( 36.995 - 33.333 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 18.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.116    18.783    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X41Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.340    19.123 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.181    20.304    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124    20.428 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.966    21.394    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.152    21.546 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.994    22.540    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.326    22.866 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.247    25.113    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y62         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.662    36.995    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y62         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.181    37.176    
                         clock uncertainty           -0.035    37.141    
    SLICE_X58Y62         FDCE (Setup_fdce_C_CE)      -0.298    36.843    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.843    
                         arrival time                         -25.113    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.786ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.328ns  (logic 0.942ns (17.680%)  route 4.386ns (82.320%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 36.049 - 33.333 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 18.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.116    18.783    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X41Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.340    19.123 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.181    20.304    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124    20.428 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.966    21.394    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.152    21.546 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.994    22.540    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.326    22.866 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.245    24.111    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X55Y51         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.716    36.049    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y51         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.181    36.230    
                         clock uncertainty           -0.035    36.195    
    SLICE_X55Y51         FDCE (Setup_fdce_C_CE)      -0.298    35.897    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.897    
                         arrival time                         -24.111    
  -------------------------------------------------------------------
                         slack                                 11.786    

Slack (MET) :             11.858ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.960ns  (logic 0.942ns (15.805%)  route 5.018ns (84.195%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.420ns = ( 36.753 - 33.333 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 18.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.116    18.783    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X41Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.340    19.123 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.181    20.304    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124    20.428 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.966    21.394    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.152    21.546 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.994    22.540    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.326    22.866 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.877    24.743    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y59         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.420    36.753    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y59         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.181    36.934    
                         clock uncertainty           -0.035    36.899    
    SLICE_X58Y59         FDCE (Setup_fdce_C_CE)      -0.298    36.601    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.601    
                         arrival time                         -24.743    
  -------------------------------------------------------------------
                         slack                                 11.858    

Slack (MET) :             11.858ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.960ns  (logic 0.942ns (15.805%)  route 5.018ns (84.195%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.420ns = ( 36.753 - 33.333 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 18.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.116    18.783    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X41Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.340    19.123 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.181    20.304    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124    20.428 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.966    21.394    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.152    21.546 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.994    22.540    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.326    22.866 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.877    24.743    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y59         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.420    36.753    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y59         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.181    36.934    
                         clock uncertainty           -0.035    36.899    
    SLICE_X58Y59         FDCE (Setup_fdce_C_CE)      -0.298    36.601    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.601    
                         arrival time                         -24.743    
  -------------------------------------------------------------------
                         slack                                 11.858    

Slack (MET) :             11.858ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.960ns  (logic 0.942ns (15.805%)  route 5.018ns (84.195%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.420ns = ( 36.753 - 33.333 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 18.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.116    18.783    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X41Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.340    19.123 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.181    20.304    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124    20.428 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.966    21.394    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.152    21.546 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.994    22.540    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.326    22.866 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.877    24.743    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y59         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.420    36.753    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y59         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.181    36.934    
                         clock uncertainty           -0.035    36.899    
    SLICE_X58Y59         FDCE (Setup_fdce_C_CE)      -0.298    36.601    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.601    
                         arrival time                         -24.743    
  -------------------------------------------------------------------
                         slack                                 11.858    

Slack (MET) :             11.964ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.010ns  (logic 0.942ns (18.803%)  route 4.068ns (81.197%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.577ns = ( 35.910 - 33.333 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 18.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.116    18.783    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X41Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.340    19.123 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.181    20.304    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124    20.428 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.966    21.394    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.152    21.546 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.994    22.540    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.326    22.866 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.927    23.793    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X53Y50         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.577    35.910    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X53Y50         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.181    36.091    
                         clock uncertainty           -0.035    36.055    
    SLICE_X53Y50         FDCE (Setup_fdce_C_CE)      -0.298    35.757    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.757    
                         arrival time                         -23.793    
  -------------------------------------------------------------------
                         slack                                 11.964    

Slack (MET) :             12.286ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.031ns  (logic 0.942ns (15.618%)  route 5.089ns (84.382%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 37.252 - 33.333 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 18.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.116    18.783    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X41Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.340    19.123 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.181    20.304    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124    20.428 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.966    21.394    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.152    21.546 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.994    22.540    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.326    22.866 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.948    24.814    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y64         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.919    37.252    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y64         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.181    37.433    
                         clock uncertainty           -0.035    37.398    
    SLICE_X58Y64         FDCE (Setup_fdce_C_CE)      -0.298    37.100    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.100    
                         arrival time                         -24.814    
  -------------------------------------------------------------------
                         slack                                 12.286    

Slack (MET) :             12.384ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.266ns  (logic 0.942ns (15.033%)  route 5.324ns (84.967%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        2.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 37.583 - 33.333 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 18.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.116    18.783    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X41Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.340    19.123 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.181    20.304    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124    20.428 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.966    21.394    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.152    21.546 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.994    22.540    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X45Y46         LUT5 (Prop_lut5_I0_O)        0.326    22.866 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.183    25.049    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X56Y64         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.250    37.583    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X56Y64         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.181    37.764    
                         clock uncertainty           -0.035    37.728    
    SLICE_X56Y64         FDCE (Setup_fdce_C_CE)      -0.295    37.433    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.433    
                         arrival time                         -25.049    
  -------------------------------------------------------------------
                         slack                                 12.384    

Slack (MET) :             12.564ns  (required time - arrival time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.977ns  (logic 0.942ns (23.687%)  route 3.035ns (76.313%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.143ns = ( 35.476 - 33.333 ) 
    Source Clock Delay      (SCD):    2.116ns = ( 18.783 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.116    18.783    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X41Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.340    19.123 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          1.181    20.304    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124    20.428 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=3, routed)           0.966    21.394    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X40Y46         LUT4 (Prop_lut4_I3_O)        0.152    21.546 f  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.468    22.014    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]_0
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.326    22.340 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.419    22.760    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X49Y45         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          2.143    35.476    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X49Y45         FDCE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.181    35.657    
                         clock uncertainty           -0.035    35.622    
    SLICE_X49Y45         FDCE (Setup_fdce_C_CE)      -0.298    35.324    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.324    
                         arrival time                         -22.760    
  -------------------------------------------------------------------
                         slack                                 12.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.157ns (47.566%)  route 0.173ns (52.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.801     0.801    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y45         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDCE (Prop_fdce_C_Q)         0.112     0.913 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.173     1.086    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I2_O)        0.045     1.131 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.131    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X40Y45         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.927     0.927    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y45         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.126     0.801    
    SLICE_X40Y45         FDCE (Hold_fdce_C_D)         0.056     0.857    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.337ns  (logic 0.157ns (46.527%)  route 0.180ns (53.473%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.024ns = ( 17.691 - 16.667 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 17.555 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.136ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.888    17.555    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X41Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDCE (Prop_fdce_C_Q)         0.112    17.667 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.180    17.847    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X41Y42         LUT1 (Prop_lut1_I0_O)        0.045    17.892 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.000    17.892    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X41Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.024    17.691    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X41Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.136    17.555    
    SLICE_X41Y42         FDCE (Hold_fdce_C_D)         0.055    17.610    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -17.610    
                         arrival time                          17.892    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.201ns (53.440%)  route 0.175ns (46.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.927ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.801     0.801    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y45         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDCE (Prop_fdce_C_Q)         0.099     0.900 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.175     1.075    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X40Y45         LUT3 (Prop_lut3_I2_O)        0.102     1.177 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.177    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X40Y45         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.927     0.927    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y45         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.126     0.801    
    SLICE_X40Y45         FDCE (Hold_fdce_C_D)         0.071     0.872    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.451ns  (logic 0.157ns (34.804%)  route 0.294ns (65.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns = ( 17.635 - 16.667 ) 
    Source Clock Delay      (SCD):    0.772ns = ( 17.439 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.772    17.439    mb_demo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.112    17.551 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.116    17.666    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X36Y42         LUT5 (Prop_lut5_I2_O)        0.045    17.711 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.178    17.890    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y43         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.969    17.635    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y43         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.081    17.554    
    SLICE_X39Y43         FDCE (Hold_fdce_C_CE)       -0.075    17.479    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.479    
                         arrival time                          17.890    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.451ns  (logic 0.157ns (34.804%)  route 0.294ns (65.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns = ( 17.635 - 16.667 ) 
    Source Clock Delay      (SCD):    0.772ns = ( 17.439 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.772    17.439    mb_demo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.112    17.551 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.116    17.666    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X36Y42         LUT5 (Prop_lut5_I2_O)        0.045    17.711 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.178    17.890    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y43         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.969    17.635    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y43         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.081    17.554    
    SLICE_X39Y43         FDCE (Hold_fdce_C_CE)       -0.075    17.479    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.479    
                         arrival time                          17.890    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.451ns  (logic 0.157ns (34.804%)  route 0.294ns (65.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns = ( 17.635 - 16.667 ) 
    Source Clock Delay      (SCD):    0.772ns = ( 17.439 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.772    17.439    mb_demo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.112    17.551 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.116    17.666    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X36Y42         LUT5 (Prop_lut5_I2_O)        0.045    17.711 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.178    17.890    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y43         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.969    17.635    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y43         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.081    17.554    
    SLICE_X39Y43         FDCE (Hold_fdce_C_CE)       -0.075    17.479    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.479    
                         arrival time                          17.890    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.451ns  (logic 0.157ns (34.804%)  route 0.294ns (65.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns = ( 17.635 - 16.667 ) 
    Source Clock Delay      (SCD):    0.772ns = ( 17.439 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.772    17.439    mb_demo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.112    17.551 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.116    17.666    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X36Y42         LUT5 (Prop_lut5_I2_O)        0.045    17.711 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.178    17.890    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y43         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.969    17.635    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y43         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.081    17.554    
    SLICE_X39Y43         FDCE (Hold_fdce_C_CE)       -0.075    17.479    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.479    
                         arrival time                          17.890    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.451ns  (logic 0.157ns (34.804%)  route 0.294ns (65.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.969ns = ( 17.635 - 16.667 ) 
    Source Clock Delay      (SCD):    0.772ns = ( 17.439 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.772    17.439    mb_demo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.112    17.551 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.116    17.666    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X36Y42         LUT5 (Prop_lut5_I2_O)        0.045    17.711 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.178    17.890    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X39Y43         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.969    17.635    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X39Y43         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.081    17.554    
    SLICE_X39Y43         FDCE (Hold_fdce_C_CE)       -0.075    17.479    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.479    
                         arrival time                          17.890    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.157ns (30.153%)  route 0.364ns (69.847%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.940ns
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.130ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.810     0.810    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y43         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDCE (Prop_fdce_C_Q)         0.112     0.922 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.364     1.285    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X37Y43         LUT3 (Prop_lut3_I2_O)        0.045     1.330 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.330    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X37Y43         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.940     0.940    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X37Y43         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.130     0.810    
    SLICE_X37Y43         FDCE (Hold_fdce_C_D)         0.055     0.865    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -0.865    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.468ns  (logic 0.157ns (33.527%)  route 0.311ns (66.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.805ns = ( 17.471 - 16.667 ) 
    Source Clock Delay      (SCD):    0.772ns = ( 17.439 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.081ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.772    17.439    mb_demo_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X37Y42         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDCE (Prop_fdce_C_Q)         0.112    17.551 f  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.116    17.666    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X36Y42         LUT5 (Prop_lut5_I2_O)        0.045    17.711 r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.196    17.907    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X40Y43         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          0.805    17.471    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X40Y43         FDCE                                         r  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.081    17.390    
    SLICE_X40Y43         FDCE (Hold_fdce_C_CE)       -0.075    17.315    mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.315    
                         arrival time                          17.907    
  -------------------------------------------------------------------
                         slack                                  0.591    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { mb_demo_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X40Y45  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X37Y43  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X41Y42  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X39Y43  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X40Y43  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X39Y43  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X40Y43  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X39Y43  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X40Y43  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X39Y43  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y43  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y44  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y44  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y44  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y44  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y44  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y44  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y44  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y44  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y41  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y42  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X41Y42  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y43  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y43  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y43  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y43  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X39Y43  mb_demo_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y42  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y42  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X37Y42  mb_demo_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_mb_demo_clk_wiz_1_0
  To Clock:  clk_100M_mb_demo_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 0.580ns (8.012%)  route 6.659ns (91.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.565     6.291    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X34Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.445     8.450    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X34Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[16]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524     8.415    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[16]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 0.580ns (8.012%)  route 6.659ns (91.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.565     6.291    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X34Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.445     8.450    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X34Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[17]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524     8.415    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[17]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 0.580ns (8.012%)  route 6.659ns (91.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.565     6.291    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X34Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.445     8.450    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X34Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[18]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524     8.415    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[18]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 0.580ns (8.012%)  route 6.659ns (91.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.565     6.291    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X34Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.445     8.450    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X34Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[19]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524     8.415    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[19]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 0.580ns (8.012%)  route 6.659ns (91.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.565     6.291    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X34Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.445     8.450    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X34Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[20]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524     8.415    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[20]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 0.580ns (8.012%)  route 6.659ns (91.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.565     6.291    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X34Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.445     8.450    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X34Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[21]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524     8.415    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[21]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 0.580ns (8.012%)  route 6.659ns (91.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.565     6.291    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X34Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.445     8.450    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X34Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[22]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524     8.415    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[22]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 0.580ns (8.012%)  route 6.659ns (91.988%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.565     6.291    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X34Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.445     8.450    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X34Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[23]/C
                         clock pessimism              0.564     9.013    
                         clock uncertainty           -0.074     8.939    
    SLICE_X34Y49         FDRE (Setup_fdre_C_R)       -0.524     8.415    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[23]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -6.291    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.280ns  (logic 0.580ns (7.967%)  route 6.700ns (92.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.606     6.332    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X32Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.446     8.451    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X32Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[10]/C
                         clock pessimism              0.579     9.029    
                         clock uncertainty           -0.074     8.955    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429     8.526    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                  2.194    

Slack (MET) :             2.194ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.280ns  (logic 0.580ns (7.967%)  route 6.700ns (92.033%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.579ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.606     6.332    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top_n_0
    SLICE_X32Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.446     8.451    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X32Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[11]/C
                         clock pessimism              0.579     9.029    
                         clock uncertainty           -0.074     8.955    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.429     8.526    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg2_reg[11]
  -------------------------------------------------------------------
                         required time                          8.526    
                         arrival time                          -6.332    
  -------------------------------------------------------------------
                         slack                                  2.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.663%)  route 0.214ns (60.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.561    -0.620    mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y53         FDRE                                         r  mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.214    -0.265    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[15]
    SLICE_X37Y53         FDRE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.829    -0.860    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X37Y53         FDRE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]/C
                         clock pessimism              0.503    -0.356    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.070    -0.286    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[16]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.497%)  route 0.157ns (51.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.559    -0.622    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/s_axi_aclk
    SLICE_X34Y58         FDRE                                         r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[11]/Q
                         net (fo=1, routed)           0.157    -0.317    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Interrupt_Address[20]
    SLICE_X37Y58         FDRE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.828    -0.861    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X37Y58         FDRE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[20]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.017    -0.340    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[20]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.329%)  route 0.218ns (60.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.561    -0.620    mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y53         FDRE                                         r  mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.218    -0.262    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[14]
    SLICE_X36Y52         FDRE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.830    -0.859    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X36Y52         FDRE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[17]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X36Y52         FDRE (Hold_fdre_C_D)         0.070    -0.285    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[17]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.667%)  route 0.195ns (54.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.561    -0.620    mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y52         FDRE                                         r  mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.195    -0.261    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[17]
    SLICE_X39Y50         FDRE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.830    -0.859    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X39Y50         FDRE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.070    -0.285    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[14]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.553%)  route 0.157ns (51.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.559    -0.622    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/s_axi_aclk
    SLICE_X34Y57         FDRE                                         r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y57         FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[8]/Q
                         net (fo=1, routed)           0.157    -0.317    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Interrupt_Address[23]
    SLICE_X36Y58         FDRE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.828    -0.861    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X36Y58         FDRE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[23]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X36Y58         FDRE (Hold_fdre_C_D)         0.013    -0.344    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[23]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.199%)  route 0.228ns (61.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.561    -0.620    mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y53         FDRE                                         r  mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.228    -0.251    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[28]
    SLICE_X37Y51         FDRE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.830    -0.859    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X37Y51         FDRE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.070    -0.285    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.164ns (44.123%)  route 0.208ns (55.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.561    -0.620    mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y52         FDRE                                         r  mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.456 r  mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.208    -0.249    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[20]
    SLICE_X37Y51         FDRE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.830    -0.859    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X37Y51         FDRE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[11]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.070    -0.285    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.710%)  route 0.212ns (53.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.559    -0.622    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X43Y60         FDRE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Addr_reg[29]/Q
                         net (fo=2, routed)           0.212    -0.269    mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[2]
    SLICE_X35Y59         LUT3 (Prop_lut3_I0_O)        0.045    -0.224 r  mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/amesg_mux[3]
    SLICE_X35Y59         FDRE                                         r  mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.827    -0.862    mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y59         FDRE                                         r  mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[3]/C
                         clock pessimism              0.503    -0.358    
    SLICE_X35Y59         FDRE (Hold_fdre_C_D)         0.092    -0.266    mb_demo_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_amesg_i_reg[3]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.141ns (36.968%)  route 0.240ns (63.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/SEQ/slowest_sync_clk
    SLICE_X31Y42         FDSE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDSE (Prop_fdse_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/SEQ/Core_reg/Q
                         net (fo=3, routed)           0.240    -0.238    mb_demo_i/rst_clk_wiz_1_100M/U0/MB_out
    SLICE_X36Y44         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.832    -0.858    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X36Y44         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                         clock pessimism              0.503    -0.354    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.070    -0.284    mb_demo_i/rst_clk_wiz_1_100M/U0/FDRE_inst
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.920%)  route 0.181ns (55.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.559    -0.622    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/s_axi_aclk
    SLICE_X34Y58         FDRE                                         r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y58         FDRE (Prop_fdre_C_Q)         0.148    -0.474 r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/Doutb_reg[10]/Q
                         net (fo=1, routed)           0.181    -0.293    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Interrupt_Address[21]
    SLICE_X36Y57         FDRE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.828    -0.861    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X36Y57         FDRE                                         r  mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[21]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X36Y57         FDRE (Hold_fdre_C_D)         0.017    -0.340    mb_demo_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/interrupt_address_d1_reg[21]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M_mb_demo_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y11     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y10     mb_demo_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y59     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_13_13/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y59     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y59     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_14_14/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y59     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y59     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_15_15/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y59     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y59     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_16_16/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y59     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_31_31/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y61     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_31_31/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y58     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_17_17/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y58     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_17_17/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y58     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_18_18/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y58     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_18_18/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y58     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_19_19/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y58     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_19_19/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y58     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y58     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y60     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y60     mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_demo_clk_wiz_1_0
  To Clock:  clkfbout_mb_demo_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_demo_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    mb_demo_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[127]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 1.078ns (15.018%)  route 6.100ns (84.982%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.630     1.630    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X4Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.456     2.086 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          1.883     3.970    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[5]
    SLICE_X6Y33          LUT4 (Prop_lut4_I2_O)        0.150     4.120 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.460     4.580    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I4_O)        0.348     4.928 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           0.931     5.859    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     5.983 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.826     8.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X46Y13         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[127]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.443    11.443    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X46Y13         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[127]_srl32/CLK
                         clock pessimism             -0.084    11.359    
                         clock uncertainty           -0.215    11.145    
    SLICE_X46Y13         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.628    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[127]_srl32
  -------------------------------------------------------------------
                         required time                         10.628    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 1.078ns (15.018%)  route 6.100ns (84.982%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.630     1.630    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X4Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.456     2.086 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          1.883     3.970    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[5]
    SLICE_X6Y33          LUT4 (Prop_lut4_I2_O)        0.150     4.120 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.460     4.580    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I4_O)        0.348     4.928 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           0.931     5.859    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     5.983 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.826     8.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X46Y13         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.443    11.443    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X46Y13         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.084    11.359    
                         clock uncertainty           -0.215    11.145    
    SLICE_X46Y13         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.628    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         10.628    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[63]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 1.078ns (15.018%)  route 6.100ns (84.982%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.630     1.630    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X4Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.456     2.086 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          1.883     3.970    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[5]
    SLICE_X6Y33          LUT4 (Prop_lut4_I2_O)        0.150     4.120 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.460     4.580    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I4_O)        0.348     4.928 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           0.931     5.859    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     5.983 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.826     8.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X46Y13         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[63]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.443    11.443    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X46Y13         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[63]_srl32/CLK
                         clock pessimism             -0.084    11.359    
                         clock uncertainty           -0.215    11.145    
    SLICE_X46Y13         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.628    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         10.628    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.819ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[95]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.178ns  (logic 1.078ns (15.018%)  route 6.100ns (84.982%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.630     1.630    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X4Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.456     2.086 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          1.883     3.970    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[5]
    SLICE_X6Y33          LUT4 (Prop_lut4_I2_O)        0.150     4.120 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.460     4.580    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I4_O)        0.348     4.928 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           0.931     5.859    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     5.983 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.826     8.809    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X46Y13         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[95]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.443    11.443    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X46Y13         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[95]_srl32/CLK
                         clock pessimism             -0.084    11.359    
                         clock uncertainty           -0.215    11.145    
    SLICE_X46Y13         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.628    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         10.628    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[127]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 1.078ns (15.147%)  route 6.039ns (84.853%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.630     1.630    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X4Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.456     2.086 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          1.883     3.970    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[5]
    SLICE_X6Y33          LUT4 (Prop_lut4_I2_O)        0.150     4.120 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.460     4.580    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I4_O)        0.348     4.928 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           0.931     5.859    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     5.983 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.764     8.747    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X54Y27         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[127]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.438    11.438    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y27         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[127]_srl32/CLK
                         clock pessimism             -0.084    11.354    
                         clock uncertainty           -0.215    11.140    
    SLICE_X54Y27         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.623    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[127]_srl32
  -------------------------------------------------------------------
                         required time                         10.623    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[31]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 1.078ns (15.147%)  route 6.039ns (84.853%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.630     1.630    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X4Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.456     2.086 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          1.883     3.970    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[5]
    SLICE_X6Y33          LUT4 (Prop_lut4_I2_O)        0.150     4.120 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.460     4.580    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I4_O)        0.348     4.928 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           0.931     5.859    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     5.983 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.764     8.747    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X54Y27         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[31]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.438    11.438    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y27         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.084    11.354    
                         clock uncertainty           -0.215    11.140    
    SLICE_X54Y27         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.623    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         10.623    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[63]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 1.078ns (15.147%)  route 6.039ns (84.853%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.630     1.630    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X4Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.456     2.086 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          1.883     3.970    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[5]
    SLICE_X6Y33          LUT4 (Prop_lut4_I2_O)        0.150     4.120 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.460     4.580    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I4_O)        0.348     4.928 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           0.931     5.859    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     5.983 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.764     8.747    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X54Y27         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[63]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.438    11.438    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y27         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[63]_srl32/CLK
                         clock pessimism             -0.084    11.354    
                         clock uncertainty           -0.215    11.140    
    SLICE_X54Y27         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.623    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         10.623    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             1.875ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[95]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.117ns  (logic 1.078ns (15.147%)  route 6.039ns (84.853%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.630     1.630    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X4Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.456     2.086 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          1.883     3.970    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[5]
    SLICE_X6Y33          LUT4 (Prop_lut4_I2_O)        0.150     4.120 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.460     4.580    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I4_O)        0.348     4.928 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           0.931     5.859    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     5.983 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.764     8.747    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X54Y27         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[95]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.438    11.438    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X54Y27         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[95]_srl32/CLK
                         clock pessimism             -0.084    11.354    
                         clock uncertainty           -0.215    11.140    
    SLICE_X54Y27         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.623    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[6].srl_sig_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         10.623    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  1.875    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[31]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.108ns  (logic 1.078ns (15.167%)  route 6.030ns (84.833%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.630     1.630    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X4Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.456     2.086 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          1.883     3.970    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[5]
    SLICE_X6Y33          LUT4 (Prop_lut4_I2_O)        0.150     4.120 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.460     4.580    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I4_O)        0.348     4.928 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           0.931     5.859    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     5.983 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.755     8.738    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X46Y17         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[31]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.440    11.440    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X46Y17         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[31]_srl32/CLK
                         clock pessimism             -0.084    11.356    
                         clock uncertainty           -0.215    11.142    
    SLICE_X46Y17         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.625    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  1.887    

Slack (MET) :             1.887ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[59]_srl28/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.108ns  (logic 1.078ns (15.167%)  route 6.030ns (84.833%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 11.440 - 10.000 ) 
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.630     1.630    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X4Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.456     2.086 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/Q
                         net (fo=10, routed)          1.883     3.970    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/Q[5]
    SLICE_X6Y33          LUT4 (Prop_lut4_I2_O)        0.150     4.120 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4/O
                         net (fo=4, routed)           0.460     4.580    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg[9]_i_4_n_0
    SLICE_X5Y33          LUT5 (Prop_lut5_I4_O)        0.348     4.928 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_2/O
                         net (fo=7, routed)           0.931     5.859    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/p_13_in
    SLICE_X8Y30          LUT4 (Prop_lut4_I3_O)        0.124     5.983 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         2.755     8.738    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X46Y17         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[59]_srl28/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.440    11.440    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X46Y17         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[59]_srl28/CLK
                         clock pessimism             -0.084    11.356    
                         clock uncertainty           -0.215    11.142    
    SLICE_X46Y17         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    10.625    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.last_clb.gen_width[1].srl_sig_reg[59]_srl28
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                          -8.738    
  -------------------------------------------------------------------
                         slack                                  1.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p33_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.984%)  route 0.530ns (74.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.559     0.559    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X32Y14         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y14         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/Q
                         net (fo=16, routed)          0.530     1.229    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[3]
    SLICE_X48Y14         LUT5 (Prop_lut5_I3_O)        0.045     1.274 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_ram_pic/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0/O
                         net (fo=4, routed)           0.000     1.274    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/doutb[4]
    SLICE_X48Y14         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p33_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.831     0.831    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X48Y14         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p33_reg[6]/C
                         clock pessimism              0.048     0.878    
                         clock uncertainty            0.215     1.093    
    SLICE_X48Y14         FDCE (Hold_fdce_C_D)         0.092     1.185    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/matrix_p33_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[4]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.513%)  route 0.713ns (83.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.591     0.591    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X3Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[4]/Q
                         net (fo=11, routed)          0.713     1.444    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y[4]
    SLICE_X2Y34          SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[4]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.860     0.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X2Y34          SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[4]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.907    
                         clock uncertainty            0.215     1.122    
    SLICE_X2Y34          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.239    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[4]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[1]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.141ns (16.669%)  route 0.705ns (83.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.591     0.591    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X3Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[1]/Q
                         net (fo=12, routed)          0.705     1.436    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y[1]
    SLICE_X2Y34          SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[1]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.860     0.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X2Y34          SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[1]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.907    
                         clock uncertainty            0.215     1.122    
    SLICE_X2Y34          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.231    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[1]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[9]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.857ns  (logic 0.164ns (19.134%)  route 0.693ns (80.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.562     0.562    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X8Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDCE (Prop_fdce_C_Q)         0.164     0.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[9]/Q
                         net (fo=12, routed)          0.693     1.419    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x[9]
    SLICE_X10Y33         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[9]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.829     0.829    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X10Y33         SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[9]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.876    
                         clock uncertainty            0.215     1.091    
    SLICE_X10Y33         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.200    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[9]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[4]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.141ns (16.208%)  route 0.729ns (83.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.589     0.589    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X7Y36          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDCE (Prop_fdce_C_Q)         0.141     0.730 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/h_count_reg_reg[4]/Q
                         net (fo=7, routed)           0.729     1.459    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x[4]
    SLICE_X6Y35          SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[4]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.859     0.859    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X6Y35          SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[4]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.906    
                         clock uncertainty            0.215     1.121    
    SLICE_X6Y35          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.238    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_x_delay_1_reg[4]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[2]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.882ns  (logic 0.164ns (18.587%)  route 0.718ns (81.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.591     0.591    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X2Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.164     0.755 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[2]/Q
                         net (fo=11, routed)          0.718     1.473    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y[2]
    SLICE_X2Y34          SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[2]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.860     0.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X2Y34          SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[2]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.907    
                         clock uncertainty            0.215     1.122    
    SLICE_X2Y34          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.216    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[2]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[6]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.128ns (15.000%)  route 0.725ns (85.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.589     0.589    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X4Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.128     0.717 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[6]/Q
                         net (fo=9, routed)           0.725     1.442    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y[6]
    SLICE_X2Y34          SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[6]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.860     0.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X2Y34          SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[6]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.907    
                         clock uncertainty            0.215     1.122    
    SLICE_X2Y34          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.177    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[6]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[3]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.148ns (17.210%)  route 0.712ns (82.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.591     0.591    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X2Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.148     0.739 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[3]/Q
                         net (fo=10, routed)          0.712     1.451    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y[3]
    SLICE_X2Y34          SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[3]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.860     0.860    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X2Y34          SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[3]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.907    
                         clock uncertainty            0.215     1.122    
    SLICE_X2Y34          SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.177    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[3]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[8]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.201%)  route 0.787ns (84.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.589     0.589    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X4Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.141     0.730 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[8]/Q
                         net (fo=10, routed)          0.787     1.516    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y[8]
    SLICE_X6Y34          SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[8]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.858     0.858    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X6Y34          SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[8]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.905    
                         clock uncertainty            0.215     1.120    
    SLICE_X6Y34          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.222    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[8]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.516    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[9]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out2_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.128ns (14.501%)  route 0.755ns (85.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.589     0.589    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X4Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDCE (Prop_fdce_C_Q)         0.128     0.717 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[9]/Q
                         net (fo=9, routed)           0.755     1.471    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y[9]
    SLICE_X6Y34          SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[9]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.858     0.858    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X6Y34          SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[9]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.048     0.905    
                         clock uncertainty            0.215     1.120    
    SLICE_X6Y34          SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.176    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/pixel_y_delay_1_reg[9]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.295    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_mb_demo_clk_wiz_1_0
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.134ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 0.580ns (6.731%)  route 8.037ns (93.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.943     7.669    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X40Y42         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.446    11.446    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X40Y42         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.000    11.446    
                         clock uncertainty           -0.214    11.232    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.429    10.803    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         10.803    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.134ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.617ns  (logic 0.580ns (6.731%)  route 8.037ns (93.269%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.943     7.669    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X40Y42         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.446    11.446    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X40Y42         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.000    11.446    
                         clock uncertainty           -0.214    11.232    
    SLICE_X40Y42         FDRE (Setup_fdre_C_R)       -0.429    10.803    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         10.803    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  3.134    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 0.580ns (6.832%)  route 7.909ns (93.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.816     7.542    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X52Y34         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.446    11.446    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X52Y34         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.000    11.446    
                         clock uncertainty           -0.214    11.232    
    SLICE_X52Y34         FDRE (Setup_fdre_C_R)       -0.524    10.708    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         10.708    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 0.580ns (6.832%)  route 7.909ns (93.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.816     7.542    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X52Y34         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.446    11.446    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X52Y34         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.000    11.446    
                         clock uncertainty           -0.214    11.232    
    SLICE_X52Y34         FDRE (Setup_fdre_C_R)       -0.524    10.708    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         10.708    
                         arrival time                          -7.542    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 0.580ns (6.791%)  route 7.961ns (93.209%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.867     7.593    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X48Y38         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.448    11.448    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X48Y38         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.000    11.448    
                         clock uncertainty           -0.214    11.234    
    SLICE_X48Y38         FDRE (Setup_fdre_C_R)       -0.429    10.805    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         10.805    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.411ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.330ns  (logic 0.580ns (6.963%)  route 7.750ns (93.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.657     7.383    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X51Y26         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.437    11.437    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X51Y26         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.000    11.437    
                         clock uncertainty           -0.214    11.223    
    SLICE_X51Y26         FDRE (Setup_fdre_C_R)       -0.429    10.794    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         10.794    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 0.580ns (6.975%)  route 7.735ns (93.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.642     7.368    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X47Y39         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.446    11.446    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X47Y39         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.000    11.446    
                         clock uncertainty           -0.214    11.232    
    SLICE_X47Y39         FDRE (Setup_fdre_C_R)       -0.429    10.803    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                         10.803    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.435ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 0.580ns (6.975%)  route 7.735ns (93.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 11.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.642     7.368    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X47Y39         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.446    11.446    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X47Y39         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.000    11.446    
                         clock uncertainty           -0.214    11.232    
    SLICE_X47Y39         FDRE (Setup_fdre_C_R)       -0.429    10.803    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         10.803    
                         arrival time                          -7.368    
  -------------------------------------------------------------------
                         slack                                  3.435    

Slack (MET) :             3.561ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.186ns  (logic 0.580ns (7.085%)  route 7.606ns (92.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.513     7.239    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X35Y42         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.443    11.443    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X35Y42         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]/C
                         clock pessimism              0.000    11.443    
                         clock uncertainty           -0.214    11.229    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.429    10.800    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         10.800    
                         arrival time                          -7.239    
  -------------------------------------------------------------------
                         slack                                  3.561    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.160ns  (logic 0.580ns (7.108%)  route 7.580ns (92.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.486     7.212    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X44Y35         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.443    11.443    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X44Y35         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.000    11.443    
                         clock uncertainty           -0.214    11.229    
    SLICE_X44Y35         FDRE (Setup_fdre_C_R)       -0.429    10.800    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_take_color/cr_average/average_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         10.800    
                         arrival time                          -7.212    
  -------------------------------------------------------------------
                         slack                                  3.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/e_shift_RAM_3x3_1bit/matrix_p33_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.104ns  (logic 0.364ns (17.298%)  route 1.740ns (82.702%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.565    -0.616    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X15Y41         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=5, routed)           0.624     0.149    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/cr_color_cmp/Q[0]
    SLICE_X29Y37         LUT4 (Prop_lut4_I0_O)        0.046     0.195 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/cr_color_cmp/bit_data_carry_i_4/O
                         net (fo=1, routed)           0.000     0.195    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/cr_color_cmp/bit_data_carry_i_4_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.132     0.327 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/cr_color_cmp/bit_data_carry/CO[3]
                         net (fo=1, routed)           0.327     0.654    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/cr_color_cmp/bit_cr
    SLICE_X28Y37         LUT2 (Prop_lut2_I0_O)        0.045     0.699 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_color_comparator/cr_color_cmp/U1_shift_ram_1bit_i_1/O
                         net (fo=2, routed)           0.789     1.488    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/e_shift_RAM_3x3_1bit/I54
    SLICE_X11Y34         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/e_shift_RAM_3x3_1bit/matrix_p33_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.830     0.830    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/e_shift_RAM_3x3_1bit/clk_out1
    SLICE_X11Y34         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/e_shift_RAM_3x3_1bit/matrix_p33_reg/C
                         clock pessimism              0.000     0.830    
                         clock uncertainty            0.214     1.044    
    SLICE_X11Y34         FDCE (Hold_fdce_C_D)         0.070     1.114    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/e_shift_RAM_3x3_1bit/matrix_p33_reg
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.186ns (8.880%)  route 1.909ns (91.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.529     1.475    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X15Y16         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.829     0.829    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X15Y16         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.214     1.043    
    SLICE_X15Y16         FDRE (Hold_fdre_C_R)        -0.018     1.025    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.095ns  (logic 0.186ns (8.880%)  route 1.909ns (91.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.529     1.475    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X15Y16         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.829     0.829    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X15Y16         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.214     1.043    
    SLICE_X15Y16         FDRE (Hold_fdre_C_R)        -0.018     1.025    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U1_shift_ram/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[0]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.237ns  (logic 0.186ns (8.316%)  route 2.051ns (91.684%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.468     0.989    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X8Y30          LUT4 (Prop_lut4_I2_O)        0.045     1.034 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.583     1.617    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en
    SLICE_X8Y33          SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[0]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.829     0.829    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/clk_out1
    SLICE_X8Y33          SRL16E                                       r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[0]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c/CLK
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.214     1.043    
    SLICE_X8Y33          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.160    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_RGB888_to_YCrCb/shift_clk_en_buf_reg[0]_srl4_inst_ball_locator_v1_0_S_AXI_inst_U_ov7725_top_U_RGB888_to_YCrCb_shift_clk_en_buf_reg_c
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.617    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[127]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.186ns (8.465%)  route 2.011ns (91.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.468     0.989    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X8Y30          LUT4 (Prop_lut4_I2_O)        0.045     1.034 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.544     1.578    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X14Y23         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[127]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.821     0.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X14Y23         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[127]_srl32/CLK
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.214     1.035    
    SLICE_X14Y23         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.082    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[127]_srl32
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[31]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.186ns (8.465%)  route 2.011ns (91.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.468     0.989    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X8Y30          LUT4 (Prop_lut4_I2_O)        0.045     1.034 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.544     1.578    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X14Y23         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[31]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.821     0.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X14Y23         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.214     1.035    
    SLICE_X14Y23         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.082    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[63]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.186ns (8.465%)  route 2.011ns (91.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.468     0.989    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X8Y30          LUT4 (Prop_lut4_I2_O)        0.045     1.034 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.544     1.578    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X14Y23         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[63]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.821     0.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X14Y23         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[63]_srl32/CLK
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.214     1.035    
    SLICE_X14Y23         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.082    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[95]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.186ns (8.465%)  route 2.011ns (91.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.468     0.989    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X8Y30          LUT4 (Prop_lut4_I2_O)        0.045     1.034 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.544     1.578    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X14Y23         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[95]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.821     0.821    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X14Y23         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[95]_srl32/CLK
                         clock pessimism              0.000     0.821    
                         clock uncertainty            0.214     1.035    
    SLICE_X14Y23         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.082    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[4].srl_sig_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           1.578    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[127]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.186ns (8.417%)  route 2.024ns (91.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.468     0.989    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X8Y30          LUT4 (Prop_lut4_I2_O)        0.045     1.034 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.556     1.590    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X14Y20         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[127]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.825     0.825    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X14Y20         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[127]_srl32/CLK
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.214     1.039    
    SLICE_X14Y20         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.086    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[127]_srl32
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.186ns (8.417%)  route 2.024ns (91.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.468     0.989    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/s_axi_aresetn
    SLICE_X8Y30          LUT4 (Prop_lut4_I2_O)        0.045     1.034 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/U1_shift_ram_i_1/O
                         net (fo=865, routed)         0.556     1.590    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/ce
    SLICE_X14Y20         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.825     0.825    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/clk
    SLICE_X14Y20         SRLC32E                                      r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32/CLK
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.214     1.039    
    SLICE_X14Y20         SRLC32E (Hold_srlc32e_CLK_CE)
                                                      0.047     1.086    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/U2_shift_ram/U0/i_synth/i_bb_inst/f1.many_clbs.gen_clb_shreg[1].gen_width[1].srl_sig_reg[31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.504    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        5.010ns  (logic 1.579ns (31.514%)  route 3.431ns (68.486%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 31.633 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.633    31.633    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X7Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.419    32.052 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/Q
                         net (fo=2, routed)           1.306    33.358    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_y_o[7]
    SLICE_X6Y37          LUT6 (Prop_lut6_I2_O)        0.299    33.657 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/lin_en0_carry_i_2/O
                         net (fo=1, routed)           0.000    33.657    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/S[2]
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.037 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_carry/CO[3]
                         net (fo=3, routed)           1.409    35.446    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CO[0]
    SLICE_X5Y32          LUT4 (Prop_lut4_I2_O)        0.154    35.600 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.717    36.317    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.327    36.644 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    36.644    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[3]
    SLICE_X3Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.512    41.512    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X3Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/C
                         clock pessimism             -0.084    41.428    
                         clock uncertainty           -0.215    41.214    
    SLICE_X3Y33          FDCE (Setup_fdce_C_D)        0.031    41.245    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         41.245    
                         arrival time                         -36.644    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        5.005ns  (logic 1.579ns (31.545%)  route 3.426ns (68.455%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 31.633 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.633    31.633    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X7Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.419    32.052 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/Q
                         net (fo=2, routed)           1.306    33.358    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_y_o[7]
    SLICE_X6Y37          LUT6 (Prop_lut6_I2_O)        0.299    33.657 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/lin_en0_carry_i_2/O
                         net (fo=1, routed)           0.000    33.657    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/S[2]
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.037 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_carry/CO[3]
                         net (fo=3, routed)           1.409    35.446    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CO[0]
    SLICE_X5Y32          LUT4 (Prop_lut4_I2_O)        0.154    35.600 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.712    36.312    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.327    36.639 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    36.639    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[2]
    SLICE_X3Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.512    41.512    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X3Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]/C
                         clock pessimism             -0.084    41.428    
                         clock uncertainty           -0.215    41.214    
    SLICE_X3Y33          FDCE (Setup_fdce_C_D)        0.029    41.243    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         41.243    
                         arrival time                         -36.639    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.617ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        5.038ns  (logic 1.607ns (31.894%)  route 3.431ns (68.106%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 31.633 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.633    31.633    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X7Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.419    32.052 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/Q
                         net (fo=2, routed)           1.306    33.358    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_y_o[7]
    SLICE_X6Y37          LUT6 (Prop_lut6_I2_O)        0.299    33.657 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/lin_en0_carry_i_2/O
                         net (fo=1, routed)           0.000    33.657    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/S[2]
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.037 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_carry/CO[3]
                         net (fo=3, routed)           1.409    35.446    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CO[0]
    SLICE_X5Y32          LUT4 (Prop_lut4_I2_O)        0.154    35.600 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.717    36.317    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.355    36.672 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    36.672    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[5]
    SLICE_X3Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.512    41.512    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X3Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/C
                         clock pessimism             -0.084    41.428    
                         clock uncertainty           -0.215    41.214    
    SLICE_X3Y33          FDCE (Setup_fdce_C_D)        0.075    41.289    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         41.289    
                         arrival time                         -36.672    
  -------------------------------------------------------------------
                         slack                                  4.617    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        5.031ns  (logic 1.605ns (31.899%)  route 3.426ns (68.101%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 31.633 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.633    31.633    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X7Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.419    32.052 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/Q
                         net (fo=2, routed)           1.306    33.358    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_y_o[7]
    SLICE_X6Y37          LUT6 (Prop_lut6_I2_O)        0.299    33.657 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/lin_en0_carry_i_2/O
                         net (fo=1, routed)           0.000    33.657    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/S[2]
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.037 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_carry/CO[3]
                         net (fo=3, routed)           1.409    35.446    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CO[0]
    SLICE_X5Y32          LUT4 (Prop_lut4_I2_O)        0.154    35.600 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.712    36.312    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.353    36.665 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    36.665    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[6]
    SLICE_X3Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.512    41.512    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X3Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/C
                         clock pessimism             -0.084    41.428    
                         clock uncertainty           -0.215    41.214    
    SLICE_X3Y33          FDCE (Setup_fdce_C_D)        0.075    41.289    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         41.289    
                         arrival time                         -36.665    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.694ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        4.914ns  (logic 1.579ns (32.130%)  route 3.335ns (67.870%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 31.633 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.633    31.633    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X7Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.419    32.052 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/Q
                         net (fo=2, routed)           1.306    33.358    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_y_o[7]
    SLICE_X6Y37          LUT6 (Prop_lut6_I2_O)        0.299    33.657 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/lin_en0_carry_i_2/O
                         net (fo=1, routed)           0.000    33.657    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/S[2]
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.037 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_carry/CO[3]
                         net (fo=3, routed)           1.409    35.446    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CO[0]
    SLICE_X5Y32          LUT4 (Prop_lut4_I2_O)        0.154    35.600 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.621    36.221    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X5Y32          LUT5 (Prop_lut5_I3_O)        0.327    36.548 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    36.548    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[0]
    SLICE_X5Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.509    41.509    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X5Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]/C
                         clock pessimism             -0.084    41.425    
                         clock uncertainty           -0.215    41.211    
    SLICE_X5Y32          FDCE (Setup_fdce_C_D)        0.031    41.242    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.242    
                         arrival time                         -36.548    
  -------------------------------------------------------------------
                         slack                                  4.694    

Slack (MET) :             4.696ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        4.916ns  (logic 1.579ns (32.123%)  route 3.337ns (67.877%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 31.633 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.633    31.633    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X7Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.419    32.052 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/Q
                         net (fo=2, routed)           1.306    33.358    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_y_o[7]
    SLICE_X6Y37          LUT6 (Prop_lut6_I2_O)        0.299    33.657 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/lin_en0_carry_i_2/O
                         net (fo=1, routed)           0.000    33.657    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/S[2]
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.037 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_carry/CO[3]
                         net (fo=3, routed)           1.409    35.446    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CO[0]
    SLICE_X5Y32          LUT4 (Prop_lut4_I2_O)        0.154    35.600 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.622    36.222    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.327    36.549 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    36.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[4]
    SLICE_X3Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.512    41.512    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X3Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/C
                         clock pessimism             -0.084    41.428    
                         clock uncertainty           -0.215    41.214    
    SLICE_X3Y33          FDCE (Setup_fdce_C_D)        0.031    41.245    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         41.245    
                         arrival time                         -36.549    
  -------------------------------------------------------------------
                         slack                                  4.696    

Slack (MET) :             4.697ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        4.911ns  (logic 1.579ns (32.154%)  route 3.332ns (67.846%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 31.633 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.633    31.633    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X7Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.419    32.052 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/Q
                         net (fo=2, routed)           1.306    33.358    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_y_o[7]
    SLICE_X6Y37          LUT6 (Prop_lut6_I2_O)        0.299    33.657 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/lin_en0_carry_i_2/O
                         net (fo=1, routed)           0.000    33.657    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/S[2]
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.037 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_carry/CO[3]
                         net (fo=3, routed)           1.409    35.446    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CO[0]
    SLICE_X5Y32          LUT4 (Prop_lut4_I2_O)        0.154    35.600 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.617    36.217    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.327    36.544 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    36.544    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[11]
    SLICE_X3Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.511    41.511    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X3Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/C
                         clock pessimism             -0.084    41.427    
                         clock uncertainty           -0.215    41.213    
    SLICE_X3Y32          FDCE (Setup_fdce_C_D)        0.029    41.242    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         41.242    
                         arrival time                         -36.544    
  -------------------------------------------------------------------
                         slack                                  4.697    

Slack (MET) :             4.717ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        4.937ns  (logic 1.605ns (32.512%)  route 3.332ns (67.488%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 31.633 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.633    31.633    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X7Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.419    32.052 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/Q
                         net (fo=2, routed)           1.306    33.358    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_y_o[7]
    SLICE_X6Y37          LUT6 (Prop_lut6_I2_O)        0.299    33.657 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/lin_en0_carry_i_2/O
                         net (fo=1, routed)           0.000    33.657    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/S[2]
    SLICE_X6Y37          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    34.037 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_carry/CO[3]
                         net (fo=3, routed)           1.409    35.446    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CO[0]
    SLICE_X5Y32          LUT4 (Prop_lut4_I2_O)        0.154    35.600 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.617    36.217    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.353    36.570 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    36.570    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[1]
    SLICE_X3Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.511    41.511    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X3Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/C
                         clock pessimism             -0.084    41.427    
                         clock uncertainty           -0.215    41.213    
    SLICE_X3Y32          FDCE (Setup_fdce_C_D)        0.075    41.288    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.288    
                         arrival time                         -36.570    
  -------------------------------------------------------------------
                         slack                                  4.717    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        4.787ns  (logic 1.360ns (28.412%)  route 3.427ns (71.588%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 31.633 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.633    31.633    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X5Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.456    32.089 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[0]/Q
                         net (fo=2, routed)           0.949    33.038    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_o[0]
    SLICE_X7Y38          LUT6 (Prop_lut6_I5_O)        0.124    33.162 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_4/O
                         net (fo=1, routed)           0.000    33.162    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][0]
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.694 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           1.369    35.063    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X6Y33          LUT6 (Prop_lut6_I1_O)        0.124    35.187 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2/O
                         net (fo=3, routed)           1.109    36.296    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2_n_0
    SLICE_X5Y32          LUT3 (Prop_lut3_I0_O)        0.124    36.420 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    36.420    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[7]
    SLICE_X5Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.509    41.509    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X5Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]/C
                         clock pessimism             -0.084    41.425    
                         clock uncertainty           -0.215    41.211    
    SLICE_X5Y32          FDCE (Setup_fdce_C_D)        0.032    41.243    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         41.243    
                         arrival time                         -36.420    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.872ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_out1_clk_wiz_1 rise@30.000ns)
  Data Path Delay:        4.780ns  (logic 1.353ns (28.307%)  route 3.427ns (71.693%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    1.633ns = ( 31.633 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    30.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574    31.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    28.238 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    29.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.633    31.633    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X5Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.456    32.089 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[0]/Q
                         net (fo=2, routed)           0.949    33.038    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_o[0]
    SLICE_X7Y38          LUT6 (Prop_lut6_I5_O)        0.124    33.162 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_4/O
                         net (fo=1, routed)           0.000    33.162    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][0]
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    33.694 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           1.369    35.063    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X6Y33          LUT6 (Prop_lut6_I1_O)        0.124    35.187 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2/O
                         net (fo=3, routed)           1.109    36.296    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2_n_0
    SLICE_X5Y32          LUT3 (Prop_lut3_I0_O)        0.117    36.413 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    36.413    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[8]
    SLICE_X5Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.509    41.509    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X5Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[12]/C
                         clock pessimism             -0.084    41.425    
                         clock uncertainty           -0.215    41.211    
    SLICE_X5Y32          FDCE (Setup_fdce_C_D)        0.075    41.286    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         41.286    
                         arrival time                         -36.413    
  -------------------------------------------------------------------
                         slack                                  4.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.346ns (40.146%)  route 0.516ns (59.854%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.591     0.591    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X7Y38          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[9]/Q
                         net (fo=2, routed)           0.172     0.904    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_o[9]
    SLICE_X7Y38          LUT2 (Prop_lut2_I0_O)        0.045     0.949 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/i__carry_i_1__35/O
                         net (fo=1, routed)           0.000     0.949    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/coord_x_reg[9][3]
    SLICE_X7Y38          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.064 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/lin_en0_inferred__0/i__carry/CO[3]
                         net (fo=3, routed)           0.343     1.407    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/coord_x_reg[9][0]
    SLICE_X5Y32          LUT6 (Prop_lut6_I5_O)        0.045     1.452 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.452    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[10]
    SLICE_X5Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.856     0.856    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X5Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[14]/C
                         clock pessimism              0.048     0.903    
                         clock uncertainty            0.215     1.118    
    SLICE_X5Y32          FDCE (Hold_fdce_C_D)         0.091     1.209    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.231ns (22.005%)  route 0.819ns (77.995%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.586     0.586    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X4Y31          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.633     1.359    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X6Y33          LUT6 (Prop_lut6_I3_O)        0.045     1.404 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2/O
                         net (fo=3, routed)           0.186     1.590    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_2_n_0
    SLICE_X6Y33          LUT3 (Prop_lut3_I0_O)        0.045     1.635 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     1.635    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[9]
    SLICE_X6Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.857     0.857    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X6Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[13]/C
                         clock pessimism              0.048     0.904    
                         clock uncertainty            0.215     1.119    
    SLICE_X6Y33          FDCE (Hold_fdce_C_D)         0.120     1.239    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.297ns (26.662%)  route 0.817ns (73.338%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.586     0.586    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X4Y31          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.587     1.313    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.045     1.358 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.230     1.589    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.111     1.700 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.700    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[1]
    SLICE_X3Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.858     0.858    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X3Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/C
                         clock pessimism              0.048     0.905    
                         clock uncertainty            0.215     1.120    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.107     1.227    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.296ns (26.596%)  route 0.817ns (73.404%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.586     0.586    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X4Y31          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.587     1.313    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.045     1.358 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.230     1.589    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X3Y32          LUT3 (Prop_lut3_I2_O)        0.110     1.699 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.699    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[11]
    SLICE_X3Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.858     0.858    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X3Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/C
                         clock pessimism              0.048     0.905    
                         clock uncertainty            0.215     1.120    
    SLICE_X3Y32          FDCE (Hold_fdce_C_D)         0.091     1.211    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.133ns  (logic 0.296ns (26.130%)  route 0.837ns (73.870%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.586     0.586    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X4Y31          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.587     1.313    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.045     1.358 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.250     1.608    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.110     1.718 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.718    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[4]
    SLICE_X3Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.859     0.859    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X3Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]/C
                         clock pessimism              0.048     0.906    
                         clock uncertainty            0.215     1.121    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.092     1.213    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.293ns (25.462%)  route 0.858ns (74.538%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.586     0.586    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X4Y31          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.587     1.313    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.045     1.358 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.271     1.629    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.107     1.736 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.736    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[6]
    SLICE_X3Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.859     0.859    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X3Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]/C
                         clock pessimism              0.048     0.906    
                         clock uncertainty            0.215     1.121    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.107     1.228    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.294ns (25.482%)  route 0.860ns (74.518%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.586     0.586    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X4Y31          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.587     1.313    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.045     1.358 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.273     1.631    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.108     1.739 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.739    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[5]
    SLICE_X3Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.859     0.859    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X3Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]/C
                         clock pessimism              0.048     0.906    
                         clock uncertainty            0.215     1.121    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.107     1.228    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.138ns  (logic 0.296ns (26.017%)  route 0.842ns (73.983%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.586     0.586    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X4Y31          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.587     1.313    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.045     1.358 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.255     1.613    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X5Y32          LUT5 (Prop_lut5_I3_O)        0.110     1.723 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.723    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[0]
    SLICE_X5Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.856     0.856    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X5Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]/C
                         clock pessimism              0.048     0.903    
                         clock uncertainty            0.215     1.118    
    SLICE_X5Y32          FDCE (Hold_fdce_C_D)         0.092     1.210    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.527ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.296ns (25.656%)  route 0.858ns (74.344%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.586     0.586    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X4Y31          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.587     1.313    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.045     1.358 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.271     1.629    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.110     1.739 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.739    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[2]
    SLICE_X3Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.859     0.859    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X3Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]/C
                         clock pessimism              0.048     0.906    
                         clock uncertainty            0.215     1.121    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.091     1.212    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        1.156ns  (logic 0.296ns (25.611%)  route 0.860ns (74.389%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.048ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.586     0.586    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/clk_out1
    SLICE_X4Y31          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.141     0.727 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_erosion_dilation/d_p_reg/Q
                         net (fo=4, routed)           0.587     1.313    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/dout_ed
    SLICE_X5Y32          LUT4 (Prop_lut4_I0_O)        0.045     1.358 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3/O
                         net (fo=8, routed)           0.273     1.631    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[15]_i_3_n_0
    SLICE_X3Y33          LUT3 (Prop_lut3_I2_O)        0.110     1.741 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/rgb_data_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.741    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/D[3]
    SLICE_X3Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.859     0.859    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X3Y33          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]/C
                         clock pessimism              0.048     0.906    
                         clock uncertainty            0.215     1.121    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.092     1.213    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.528    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100M_mb_demo_clk_wiz_1_0
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.996ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.130ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.566ns  (logic 0.580ns (7.666%)  route 6.986ns (92.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    29.052    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    29.508 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094    32.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124    32.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.893    36.619    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X2Y31          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.509    41.509    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X2Y31          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.236    41.273    
    SLICE_X2Y31          FDRE (Setup_fdre_C_R)       -0.524    40.749    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         40.749    
                         arrival time                         -36.619    
  -------------------------------------------------------------------
                         slack                                  4.130    

Slack (MET) :             4.730ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.901ns  (logic 0.580ns (8.405%)  route 6.321ns (91.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    29.052    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    29.508 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094    32.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124    32.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.227    35.953    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X12Y33         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.443    41.443    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X12Y33         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/C
                         clock pessimism              0.000    41.443    
                         clock uncertainty           -0.236    41.207    
    SLICE_X12Y33         FDRE (Setup_fdre_C_R)       -0.524    40.683    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                         40.683    
                         arrival time                         -35.953    
  -------------------------------------------------------------------
                         slack                                  4.730    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.856ns  (logic 0.580ns (8.460%)  route 6.276ns (91.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    29.052    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    29.508 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094    32.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124    32.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.182    35.908    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X2Y24          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.502    41.502    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X2Y24          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    40.742    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         40.742    
                         arrival time                         -35.908    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.834ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.856ns  (logic 0.580ns (8.460%)  route 6.276ns (91.540%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    29.052    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    29.508 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094    32.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124    32.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.182    35.908    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X2Y24          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.502    41.502    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X2Y24          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.236    41.266    
    SLICE_X2Y24          FDRE (Setup_fdre_C_R)       -0.524    40.742    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                         40.742    
                         arrival time                         -35.908    
  -------------------------------------------------------------------
                         slack                                  4.834    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.768ns  (logic 0.580ns (8.570%)  route 6.188ns (91.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    29.052    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    29.508 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094    32.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124    32.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.094    35.820    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X10Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.441    41.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X10Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.000    41.441    
                         clock uncertainty           -0.236    41.205    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.524    40.681    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         40.681    
                         arrival time                         -35.820    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             4.861ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.768ns  (logic 0.580ns (8.570%)  route 6.188ns (91.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    29.052    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    29.508 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094    32.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124    32.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.094    35.820    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X10Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.441    41.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X10Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/C
                         clock pessimism              0.000    41.441    
                         clock uncertainty           -0.236    41.205    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.524    40.681    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         40.681    
                         arrival time                         -35.820    
  -------------------------------------------------------------------
                         slack                                  4.861    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.684ns  (logic 0.580ns (8.677%)  route 6.104ns (91.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    29.052    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    29.508 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094    32.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124    32.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.011    35.737    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X2Y26          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.504    41.504    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X2Y26          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.000    41.504    
                         clock uncertainty           -0.236    41.268    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    40.744    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                         -35.737    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.684ns  (logic 0.580ns (8.677%)  route 6.104ns (91.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    29.052    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    29.508 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094    32.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124    32.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.011    35.737    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X2Y26          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.504    41.504    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X2Y26          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.000    41.504    
                         clock uncertainty           -0.236    41.268    
    SLICE_X2Y26          FDRE (Setup_fdre_C_R)       -0.524    40.744    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         40.744    
                         arrival time                         -35.737    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.590ns  (logic 0.580ns (8.801%)  route 6.010ns (91.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    29.052    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    29.508 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094    32.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124    32.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        2.917    35.643    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X8Y28          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.438    41.438    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X8Y28          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.000    41.438    
                         clock uncertainty           -0.236    41.202    
    SLICE_X8Y28          FDRE (Setup_fdre_C_R)       -0.524    40.678    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -35.643    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        6.590ns  (logic 0.580ns (8.801%)  route 6.010ns (91.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    29.052    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    29.508 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094    32.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124    32.726 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        2.917    35.643    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X8Y28          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.438    41.438    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X8Y28          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.000    41.438    
                         clock uncertainty           -0.236    41.202    
    SLICE_X8Y28          FDRE (Setup_fdre_C_R)       -0.524    40.678    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                         40.678    
                         arrival time                         -35.643    
  -------------------------------------------------------------------
                         slack                                  5.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.186ns (6.931%)  route 2.497ns (93.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.118     2.064    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X8Y27          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.823     0.823    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X8Y27          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.236     1.059    
    SLICE_X8Y27          FDRE (Hold_fdre_C_R)         0.009     1.068    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.186ns (6.931%)  route 2.497ns (93.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.118     2.064    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X8Y27          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.823     0.823    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X8Y27          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]/C
                         clock pessimism              0.000     0.823    
                         clock uncertainty            0.236     1.059    
    SLICE_X8Y27          FDRE (Hold_fdre_C_R)         0.009     1.068    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.142ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.186ns (6.572%)  route 2.644ns (93.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.265     2.211    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X8Y28          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X8Y28          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.236     1.060    
    SLICE_X8Y28          FDRE (Hold_fdre_C_R)         0.009     1.069    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.142ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.186ns (6.572%)  route 2.644ns (93.428%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.265     2.211    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X8Y28          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X8Y28          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.236     1.060    
    SLICE_X8Y28          FDRE (Hold_fdre_C_R)         0.009     1.069    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  1.142    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.186ns (6.415%)  route 2.713ns (93.585%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.334     2.280    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X2Y26          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.851     0.851    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X2Y26          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.236     1.087    
    SLICE_X2Y26          FDRE (Hold_fdre_C_R)         0.009     1.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.184ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.899ns  (logic 0.186ns (6.415%)  route 2.713ns (93.585%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.334     2.280    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X2Y26          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.851     0.851    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X2Y26          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.000     0.851    
                         clock uncertainty            0.236     1.087    
    SLICE_X2Y26          FDRE (Hold_fdre_C_R)         0.009     1.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 0.186ns (6.386%)  route 2.727ns (93.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.347     2.293    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X12Y33         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.829     0.829    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X12Y33         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]/C
                         clock pessimism              0.000     0.829    
                         clock uncertainty            0.236     1.065    
    SLICE_X12Y33         FDRE (Hold_fdre_C_R)         0.009     1.074    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.186ns (6.390%)  route 2.725ns (93.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.345     2.291    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X10Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.827     0.827    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X10Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.236     1.063    
    SLICE_X10Y31         FDRE (Hold_fdre_C_R)         0.009     1.072    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.219ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.911ns  (logic 0.186ns (6.390%)  route 2.725ns (93.610%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.345     2.291    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X10Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.827     0.827    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X10Y31         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.236     1.063    
    SLICE_X10Y31         FDRE (Hold_fdre_C_R)         0.009     1.072    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  1.219    

Slack (MET) :             1.272ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.987ns  (logic 0.186ns (6.228%)  route 2.801ns (93.772%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 f  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.421     2.367    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/sclr
    SLICE_X2Y24          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.850     0.850    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/clk
    SLICE_X2Y24          FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.000     0.850    
                         clock uncertainty            0.236     1.086    
    SLICE_X2Y24          FDRE (Hold_fdre_C_R)         0.009     1.095    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_shift_ram_16bit/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  1.272    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_100M_mb_demo_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        3.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.638ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.hw_intr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.914ns  (logic 0.642ns (22.032%)  route 2.272ns (77.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -3.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.568ns = ( 8.432 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.567     1.567    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X10Y40         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.518     2.085 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_valid_reg/Q
                         net (fo=2, routed)           1.704     3.789    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/intr[2]
    SLICE_X30Y66         LUT5 (Prop_lut5_I1_O)        0.124     3.913 r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.hw_intr[2]_i_1/O
                         net (fo=1, routed)           0.568     4.481    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.hw_intr[2]_i_1_n_0
    SLICE_X30Y66         FDRE                                         r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.hw_intr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.428     8.432    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X30Y66         FDRE                                         r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.hw_intr_reg[2]/C
                         clock pessimism              0.000     8.432    
                         clock uncertainty           -0.214     8.218    
    SLICE_X30Y66         FDRE (Setup_fdre_C_D)       -0.016     8.202    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.hw_intr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.202    
                         arrival time                          -4.481    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.940ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.580ns (21.534%)  route 2.113ns (78.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.633     1.633    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X5Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.456     2.089 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[0]/Q
                         net (fo=2, routed)           2.113     4.203    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[0]
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.124     4.327 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     4.327    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[16]
    SLICE_X35Y47         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.445     8.450    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y47         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000     8.450    
                         clock uncertainty           -0.214     8.236    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)        0.031     8.267    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -4.327    
  -------------------------------------------------------------------
                         slack                                  3.940    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.580ns (22.555%)  route 1.992ns (77.445%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.633     1.633    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X7Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.456     2.089 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[3]/Q
                         net (fo=2, routed)           1.992     4.081    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[3]
    SLICE_X33Y48         LUT6 (Prop_lut6_I1_O)        0.124     4.205 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     4.205    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[19]
    SLICE_X33Y48         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.446     8.451    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X33Y48         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.000     8.451    
                         clock uncertainty           -0.214     8.237    
    SLICE_X33Y48         FDRE (Setup_fdre_C_D)        0.031     8.268    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                          8.268    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.128ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.562ns  (logic 0.642ns (25.057%)  route 1.920ns (74.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.566     1.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X10Y38         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDCE (Prop_fdce_C_Q)         0.518     2.084 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[11]/Q
                         net (fo=1, routed)           1.920     4.005    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[11]
    SLICE_X29Y56         LUT6 (Prop_lut6_I1_O)        0.124     4.129 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     4.129    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[27]
    SLICE_X29Y56         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.437     8.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X29Y56         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.000     8.441    
                         clock uncertainty           -0.214     8.227    
    SLICE_X29Y56         FDRE (Setup_fdre_C_D)        0.029     8.256    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          8.256    
                         arrival time                          -4.129    
  -------------------------------------------------------------------
                         slack                                  4.128    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.580ns (24.568%)  route 1.781ns (75.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.633     1.633    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X7Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.456     2.089 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[6]/Q
                         net (fo=2, routed)           1.781     3.870    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[6]
    SLICE_X35Y49         LUT6 (Prop_lut6_I1_O)        0.124     3.994 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     3.994    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[22]
    SLICE_X35Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.445     8.450    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y49         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.000     8.450    
                         clock uncertainty           -0.214     8.236    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)        0.031     8.267    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -3.994    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.407ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.580ns (26.002%)  route 1.651ns (73.998%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.546ns = ( 8.454 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.633     1.633    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X5Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.456     2.089 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[4]/Q
                         net (fo=2, routed)           1.651     3.740    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[4]
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.124     3.864 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     3.864    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[4]
    SLICE_X13Y42         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.449     8.454    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y42         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     8.454    
                         clock uncertainty           -0.214     8.240    
    SLICE_X13Y42         FDRE (Setup_fdre_C_D)        0.031     8.271    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          8.271    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  4.407    

Slack (MET) :             4.415ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.774ns (33.863%)  route 1.512ns (66.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 8.450 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.566     1.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X10Y38         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDCE (Prop_fdce_C_Q)         0.478     2.044 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[9]/Q
                         net (fo=2, routed)           1.512     3.556    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[9]
    SLICE_X32Y46         LUT6 (Prop_lut6_I1_O)        0.296     3.852 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     3.852    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[9]
    SLICE_X32Y46         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.445     8.450    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X32Y46         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000     8.450    
                         clock uncertainty           -0.214     8.236    
    SLICE_X32Y46         FDRE (Setup_fdre_C_D)        0.031     8.267    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          8.267    
                         arrival time                          -3.852    
  -------------------------------------------------------------------
                         slack                                  4.415    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.203ns  (logic 0.580ns (26.323%)  route 1.623ns (73.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 8.451 - 10.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.633     1.633    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X5Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.456     2.089 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[1]/Q
                         net (fo=2, routed)           1.623     3.713    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[1]
    SLICE_X33Y48         LUT6 (Prop_lut6_I1_O)        0.124     3.837 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     3.837    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[17]
    SLICE_X33Y48         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.446     8.451    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X33Y48         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.000     8.451    
                         clock uncertainty           -0.214     8.237    
    SLICE_X33Y48         FDRE (Setup_fdre_C_D)        0.029     8.266    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -3.837    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.483ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.intr_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.518ns (24.256%)  route 1.618ns (75.744%))
  Logic Levels:           0  
  Clock Path Skew:        -3.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.569ns = ( 8.431 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.567     1.567    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X10Y40         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.518     2.085 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_valid_reg/Q
                         net (fo=2, routed)           1.618     3.703    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/intr[2]
    SLICE_X30Y67         FDRE                                         r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.intr_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.427     8.431    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X30Y67         FDRE                                         r  mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.intr_d1_reg/C
                         clock pessimism              0.000     8.431    
                         clock uncertainty           -0.214     8.217    
    SLICE_X30Y67         FDRE (Setup_fdre_C_D)       -0.031     8.186    mb_demo_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[2].EDGE_DETECT_GEN.intr_d1_reg
  -------------------------------------------------------------------
                         required time                          8.186    
                         arrival time                          -3.703    
  -------------------------------------------------------------------
                         slack                                  4.483    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        2.215ns  (logic 0.642ns (28.984%)  route 1.573ns (71.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.574     1.574    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337    -1.762 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -0.096    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.566     1.566    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X10Y38         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDCE (Prop_fdce_C_Q)         0.518     2.084 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[8]/Q
                         net (fo=2, routed)           1.573     3.657    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[8]
    SLICE_X14Y57         LUT6 (Prop_lut6_I1_O)        0.124     3.781 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     3.781    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[24]
    SLICE_X14Y57         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.005 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.439     8.443    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X14Y57         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000     8.443    
                         clock uncertainty           -0.214     8.229    
    SLICE_X14Y57         FDRE (Setup_fdre_C_D)        0.077     8.306    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          8.306    
                         arrival time                          -3.781    
  -------------------------------------------------------------------
                         slack                                  4.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.638ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.409%)  route 0.339ns (64.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.592     0.592    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X5Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDCE (Prop_fdce_C_Q)         0.141     0.733 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[1]/Q
                         net (fo=2, routed)           0.339     1.072    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[1]
    SLICE_X14Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.117 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.117    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[1]
    SLICE_X14Y41         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.835    -0.855    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X14Y41         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000    -0.855    
                         clock uncertainty            0.214    -0.641    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.120    -0.521    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.692ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.226ns (38.953%)  route 0.354ns (61.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.592     0.592    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X7Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.128     0.720 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[7]/Q
                         net (fo=2, routed)           0.354     1.074    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[7]
    SLICE_X14Y41         LUT6 (Prop_lut6_I1_O)        0.098     1.172 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.172    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[7]
    SLICE_X14Y41         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.835    -0.855    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X14Y41         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    -0.855    
                         clock uncertainty            0.214    -0.641    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.121    -0.520    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  1.692    

Slack (MET) :             1.768ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.226ns (34.436%)  route 0.430ns (65.564%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.592     0.592    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X7Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.128     0.720 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[5]/Q
                         net (fo=2, routed)           0.430     1.150    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[5]
    SLICE_X14Y41         LUT6 (Prop_lut6_I1_O)        0.098     1.248 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.248    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[5]
    SLICE_X14Y41         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.835    -0.855    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X14Y41         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    -0.855    
                         clock uncertainty            0.214    -0.641    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.121    -0.520    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  1.768    

Slack (MET) :             1.798ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.258%)  route 0.496ns (72.742%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X11Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[2]/Q
                         net (fo=2, routed)           0.496     1.201    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[2]
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.045     1.246 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.246    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[18]
    SLICE_X35Y47         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.832    -0.858    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y47         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.214    -0.644    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.092    -0.552    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.852ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.186ns (25.110%)  route 0.555ns (74.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.592     0.592    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X7Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.141     0.733 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[0]/Q
                         net (fo=2, routed)           0.555     1.287    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[0]
    SLICE_X14Y41         LUT6 (Prop_lut6_I1_O)        0.045     1.332 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.332    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[0]
    SLICE_X14Y41         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.835    -0.855    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X14Y41         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    -0.855    
                         clock uncertainty            0.214    -0.641    
    SLICE_X14Y41         FDRE (Hold_fdre_C_D)         0.121    -0.520    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  1.852    

Slack (MET) :             1.857ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.246ns (33.198%)  route 0.495ns (66.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X10Y38         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDCE (Prop_fdce_C_Q)         0.148     0.712 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[11]/Q
                         net (fo=1, routed)           0.495     1.207    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[11]
    SLICE_X35Y47         LUT6 (Prop_lut6_I1_O)        0.098     1.305 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     1.305    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[11]
    SLICE_X35Y47         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.832    -0.858    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X35Y47         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000    -0.858    
                         clock uncertainty            0.214    -0.644    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.092    -0.552    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  1.857    

Slack (MET) :             1.878ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.209ns (26.421%)  route 0.582ns (73.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X10Y38         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[8]/Q
                         net (fo=2, routed)           0.582     1.310    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[8]
    SLICE_X14Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.355 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     1.355    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[24]
    SLICE_X14Y57         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.832    -0.857    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X14Y57         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000    -0.857    
                         clock uncertainty            0.214    -0.643    
    SLICE_X14Y57         FDRE (Hold_fdre_C_D)         0.120    -0.523    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.878ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.209ns (27.383%)  route 0.554ns (72.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X10Y38         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[5]/Q
                         net (fo=2, routed)           0.554     1.282    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[5]
    SLICE_X33Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.327 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     1.327    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[21]
    SLICE_X33Y48         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.833    -0.857    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X33Y48         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.000    -0.857    
                         clock uncertainty            0.214    -0.643    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.092    -0.551    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  1.878    

Slack (MET) :             1.886ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.227ns (30.488%)  route 0.518ns (69.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.592     0.592    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X7Y40          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_fdce_C_Q)         0.128     0.720 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[2]/Q
                         net (fo=2, routed)           0.518     1.237    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_y_o[2]
    SLICE_X13Y42         LUT6 (Prop_lut6_I1_O)        0.099     1.336 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     1.336    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[2]
    SLICE_X13Y42         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.835    -0.855    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X13Y42         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000    -0.855    
                         clock uncertainty            0.214    -0.641    
    SLICE_X13Y42         FDRE (Hold_fdre_C_D)         0.091    -0.550    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.889ns  (arrival time - required time)
  Source:                 mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100M_mb_demo_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.209ns (26.024%)  route 0.594ns (73.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.549     0.549    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    -0.515 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -0.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.564     0.564    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X10Y38         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[10]/Q
                         net (fo=1, routed)           0.594     1.322    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/coord_x_o[10]
    SLICE_X14Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.367 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata[26]_i_1/O
                         net (fo=1, routed)           0.000     1.367    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/reg_data_out[26]
    SLICE_X14Y57         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.832    -0.857    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X14Y57         FDRE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.000    -0.857    
                         clock uncertainty            0.214    -0.643    
    SLICE_X14Y57         FDRE (Hold_fdre_C_D)         0.121    -0.522    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  1.889    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100M_mb_demo_clk_wiz_1_0
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        3.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.082ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p13_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 0.580ns (6.606%)  route 8.200ns (93.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        5.106     7.832    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X52Y35         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p13_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.447    11.447    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X52Y35         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p13_reg[5]/C
                         clock pessimism              0.000    11.447    
                         clock uncertainty           -0.214    11.233    
    SLICE_X52Y35         FDCE (Recov_fdce_C_CLR)     -0.319    10.914    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p13_reg[5]
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  3.082    

Slack (MET) :             3.082ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p13_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.780ns  (logic 0.580ns (6.606%)  route 8.200ns (93.394%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        5.106     7.832    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X52Y35         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p13_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.447    11.447    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X52Y35         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p13_reg[6]/C
                         clock pessimism              0.000    11.447    
                         clock uncertainty           -0.214    11.233    
    SLICE_X52Y35         FDCE (Recov_fdce_C_CLR)     -0.319    10.914    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p13_reg[6]
  -------------------------------------------------------------------
                         required time                         10.914    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  3.082    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.688ns  (logic 0.580ns (6.676%)  route 8.108ns (93.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        5.015     7.741    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X48Y37         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.447    11.447    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X48Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[0]/C
                         clock pessimism              0.000    11.447    
                         clock uncertainty           -0.214    11.233    
    SLICE_X48Y37         FDCE (Recov_fdce_C_CLR)     -0.405    10.828    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[0]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.688ns  (logic 0.580ns (6.676%)  route 8.108ns (93.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        5.015     7.741    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X48Y37         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.447    11.447    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X48Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[3]/C
                         clock pessimism              0.000    11.447    
                         clock uncertainty           -0.214    11.233    
    SLICE_X48Y37         FDCE (Recov_fdce_C_CLR)     -0.405    10.828    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[3]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.688ns  (logic 0.580ns (6.676%)  route 8.108ns (93.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 11.447 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        5.015     7.741    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X48Y37         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.447    11.447    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X48Y37         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[7]/C
                         clock pessimism              0.000    11.447    
                         clock uncertainty           -0.214    11.233    
    SLICE_X48Y37         FDCE (Recov_fdce_C_CLR)     -0.405    10.828    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p12_reg[7]
  -------------------------------------------------------------------
                         required time                         10.828    
                         arrival time                          -7.741    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p21_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 0.580ns (6.891%)  route 7.837ns (93.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.744     7.470    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X53Y30         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p21_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.441    11.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X53Y30         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p21_reg[0]/C
                         clock pessimism              0.000    11.441    
                         clock uncertainty           -0.214    11.227    
    SLICE_X53Y30         FDCE (Recov_fdce_C_CLR)     -0.405    10.822    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p21_reg[0]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p21_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 0.580ns (6.891%)  route 7.837ns (93.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.744     7.470    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X53Y30         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p21_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.441    11.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X53Y30         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p21_reg[1]/C
                         clock pessimism              0.000    11.441    
                         clock uncertainty           -0.214    11.227    
    SLICE_X53Y30         FDCE (Recov_fdce_C_CLR)     -0.405    10.822    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p21_reg[1]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p21_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 0.580ns (6.891%)  route 7.837ns (93.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.744     7.470    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X53Y30         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p21_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.441    11.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X53Y30         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p21_reg[4]/C
                         clock pessimism              0.000    11.441    
                         clock uncertainty           -0.214    11.227    
    SLICE_X53Y30         FDCE (Recov_fdce_C_CLR)     -0.405    10.822    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p21_reg[4]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.352ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p21_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 0.580ns (6.891%)  route 7.837ns (93.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.744     7.470    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X53Y30         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p21_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.441    11.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X53Y30         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p21_reg[7]/C
                         clock pessimism              0.000    11.441    
                         clock uncertainty           -0.214    11.227    
    SLICE_X53Y30         FDCE (Recov_fdce_C_CLR)     -0.405    10.822    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/median_shift_RAM_3x3/matrix_p21_reg[7]
  -------------------------------------------------------------------
                         required time                         10.822    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                  3.352    

Slack (MET) :             3.438ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/p2_middle_comparator/pixel_max_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@10.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 0.580ns (6.891%)  route 7.837ns (93.109%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    -0.948    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.492 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094     2.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124     2.726 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.744     7.470    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/p2_middle_comparator/s_axi_aresetn
    SLICE_X52Y30         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/p2_middle_comparator/pixel_max_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    11.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133     8.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        1.441    11.441    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/p2_middle_comparator/clk_out1
    SLICE_X52Y30         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/p2_middle_comparator/pixel_max_reg[2]/C
                         clock pessimism              0.000    11.441    
                         clock uncertainty           -0.214    11.227    
    SLICE_X52Y30         FDCE (Recov_fdce_C_CLR)     -0.319    10.908    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/R_median_filter/p2_middle_comparator/pixel_max_reg[2]
  -------------------------------------------------------------------
                         required time                         10.908    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                  3.438    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p23_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.201ns  (logic 0.186ns (8.451%)  route 2.015ns (91.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.635     1.582    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X13Y17         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p23_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.828     0.828    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X13Y17         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p23_reg[3]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.214     1.042    
    SLICE_X13Y17         FDCE (Remov_fdce_C_CLR)     -0.092     0.950    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p23_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.186ns (7.560%)  route 2.274ns (92.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.895     1.841    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X10Y39         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X10Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[2]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.214     1.048    
    SLICE_X10Y39         FDCE (Remov_fdce_C_CLR)     -0.067     0.981    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.186ns (7.560%)  route 2.274ns (92.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.895     1.841    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X10Y39         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X10Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[7]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.214     1.048    
    SLICE_X10Y39         FDCE (Remov_fdce_C_CLR)     -0.067     0.981    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/x_max_pixel_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.186ns (7.560%)  route 2.274ns (92.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.895     1.841    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X10Y39         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X10Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[10]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.214     1.048    
    SLICE_X10Y39         FDCE (Remov_fdce_C_CLR)     -0.067     0.981    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/y_max_pixel_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.884ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p32_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.186ns (7.607%)  route 2.259ns (92.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.880     1.826    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X13Y25         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p32_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.820     0.820    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/clk_out1
    SLICE_X13Y25         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p32_reg[6]/C
                         clock pessimism              0.000     0.820    
                         clock uncertainty            0.214     1.034    
    SLICE_X13Y25         FDCE (Remov_fdce_C_CLR)     -0.092     0.942    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/median_shift_RAM_3x3/matrix_p32_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.942    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.884    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.186ns (7.560%)  route 2.274ns (92.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.895     1.841    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X11Y39         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X11Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[2]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.214     1.048    
    SLICE_X11Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.956    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.186ns (7.560%)  route 2.274ns (92.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.895     1.841    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X11Y39         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X11Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[7]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.214     1.048    
    SLICE_X11Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.956    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_x_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.186ns (7.560%)  route 2.274ns (92.440%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.895     1.841    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/rst_p
    SLICE_X11Y39         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.834     0.834    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/clk_100M
    SLICE_X11Y39         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[10]/C
                         clock pessimism              0.000     0.834    
                         clock uncertainty            0.214     1.048    
    SLICE_X11Y39         FDCE (Remov_fdce_C_CLR)     -0.092     0.956    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_projection_segment/coord_y_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/p2_middle_comparator/pixel_max_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.186ns (7.565%)  route 2.273ns (92.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.893     1.839    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/p2_middle_comparator/s_axi_aresetn
    SLICE_X29Y18         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/p2_middle_comparator/pixel_max_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/p2_middle_comparator/clk_out1
    SLICE_X29Y18         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/p2_middle_comparator/pixel_max_reg[1]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.214     1.038    
    SLICE_X29Y18         FDCE (Remov_fdce_C_CLR)     -0.092     0.946    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/p2_middle_comparator/pixel_max_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.893ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/p2_middle_comparator/pixel_max_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.186ns (7.565%)  route 2.273ns (92.435%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.893     1.839    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/p2_middle_comparator/s_axi_aresetn
    SLICE_X29Y18         FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/p2_middle_comparator/pixel_max_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout1_buf/O
                         net (fo=2262, routed)        0.824     0.824    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/p2_middle_comparator/clk_out1
    SLICE_X29Y18         FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/p2_middle_comparator/pixel_max_reg[2]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.214     1.038    
    SLICE_X29Y18         FDCE (Remov_fdce_C_CLR)     -0.092     0.946    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/B_median_filter/p2_middle_comparator/pixel_max_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.893    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100M_mb_demo_clk_wiz_1_0
  To Clock:  clk_out2_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        4.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.808ns  (logic 0.580ns (7.428%)  route 7.228ns (92.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    29.052    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    29.508 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094    32.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124    32.726 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.135    36.861    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X3Y32          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.511    41.511    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X3Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]/C
                         clock pessimism              0.000    41.511    
                         clock uncertainty           -0.236    41.275    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.405    40.870    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         40.870    
                         arrival time                         -36.861    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.009ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.808ns  (logic 0.580ns (7.428%)  route 7.228ns (92.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    29.052    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    29.508 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094    32.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124    32.726 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        4.135    36.861    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X3Y32          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.511    41.511    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X3Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]/C
                         clock pessimism              0.000    41.511    
                         clock uncertainty           -0.236    41.275    
    SLICE_X3Y32          FDCE (Recov_fdce_C_CLR)     -0.405    40.870    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         40.870    
                         arrival time                         -36.861    
  -------------------------------------------------------------------
                         slack                                  4.009    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_sync_reg_reg/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.566ns  (logic 0.580ns (7.666%)  route 6.986ns (92.334%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    29.052    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    29.508 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094    32.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124    32.726 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.893    36.619    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X3Y31          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_sync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.509    41.509    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X3Y31          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_sync_reg_reg/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.236    41.273    
    SLICE_X3Y31          FDCE (Recov_fdce_C_CLR)     -0.405    40.868    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         40.868    
                         arrival time                         -36.619    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.563ns  (logic 0.580ns (7.669%)  route 6.983ns (92.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    29.052    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    29.508 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094    32.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124    32.726 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.890    36.616    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X4Y35          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.512    41.512    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X4Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]/C
                         clock pessimism              0.000    41.512    
                         clock uncertainty           -0.236    41.276    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.405    40.871    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         40.871    
                         arrival time                         -36.616    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.563ns  (logic 0.580ns (7.669%)  route 6.983ns (92.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    29.052    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    29.508 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094    32.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124    32.726 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.890    36.616    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X4Y35          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.512    41.512    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X4Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[6]/C
                         clock pessimism              0.000    41.512    
                         clock uncertainty           -0.236    41.276    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.405    40.871    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         40.871    
                         arrival time                         -36.616    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.563ns  (logic 0.580ns (7.669%)  route 6.983ns (92.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    29.052    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    29.508 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094    32.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124    32.726 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.890    36.616    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X4Y35          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.512    41.512    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X4Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]/C
                         clock pessimism              0.000    41.512    
                         clock uncertainty           -0.236    41.276    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.405    40.871    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         40.871    
                         arrival time                         -36.616    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.563ns  (logic 0.580ns (7.669%)  route 6.983ns (92.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    29.052    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    29.508 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094    32.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124    32.726 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.890    36.616    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X4Y35          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.512    41.512    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X4Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[8]/C
                         clock pessimism              0.000    41.512    
                         clock uncertainty           -0.236    41.276    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.405    40.871    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         40.871    
                         arrival time                         -36.616    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.563ns  (logic 0.580ns (7.669%)  route 6.983ns (92.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.512ns = ( 41.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    29.052    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    29.508 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094    32.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124    32.726 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.890    36.616    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/AR[0]
    SLICE_X4Y35          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.512    41.512    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/CLK
    SLICE_X4Y35          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[9]/C
                         clock pessimism              0.000    41.512    
                         clock uncertainty           -0.236    41.276    
    SLICE_X4Y35          FDCE (Recov_fdce_C_CLR)     -0.405    40.871    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_driver/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         40.871    
                         arrival time                         -36.616    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.555ns  (logic 0.580ns (7.677%)  route 6.975ns (92.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    29.052    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    29.508 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094    32.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124    32.726 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.882    36.608    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X5Y32          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.509    41.509    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X5Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.236    41.273    
    SLICE_X5Y32          FDCE (Recov_fdce_C_CLR)     -0.405    40.868    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         40.868    
                         arrival time                         -36.608    
  -------------------------------------------------------------------
                         slack                                  4.260    

Slack (MET) :             4.260ns  (required time - arrival time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_1 rise@40.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@30.000ns)
  Data Path Delay:        7.555ns  (logic 0.580ns (7.677%)  route 6.975ns (92.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 41.509 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.948ns = ( 29.052 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    32.691    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    27.392    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    27.488 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.564    29.052    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.456    29.508 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          3.094    32.602    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.124    32.726 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        3.882    36.608    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X5Y32          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        1.455    41.455    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    38.322 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    39.909    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         1.509    41.509    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X5Y32          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[12]/C
                         clock pessimism              0.000    41.509    
                         clock uncertainty           -0.236    41.273    
    SLICE_X5Y32          FDCE (Recov_fdce_C_CLR)     -0.405    40.868    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/rgb_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         40.868    
                         arrival time                         -36.608    
  -------------------------------------------------------------------
                         slack                                  4.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.186ns (7.699%)  route 2.230ns (92.301%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.850     1.797    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X8Y17          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.828     0.828    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X8Y17          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[0]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.236     1.064    
    SLICE_X8Y17          FDCE (Remov_fdce_C_CLR)     -0.067     0.997    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.186ns (7.351%)  route 2.344ns (92.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.965     1.911    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X6Y16          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.857     0.857    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X6Y16          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[5]/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.236     1.093    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.186ns (7.351%)  route 2.344ns (92.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.965     1.911    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X6Y16          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.857     0.857    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X6Y16          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[6]/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.236     1.093    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.186ns (7.351%)  route 2.344ns (92.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.965     1.911    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X6Y16          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.857     0.857    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X6Y16          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[7]/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.236     1.093    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.186ns (7.351%)  route 2.344ns (92.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.965     1.911    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X6Y16          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.857     0.857    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X6Y16          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[8]/C
                         clock pessimism              0.000     0.857    
                         clock uncertainty            0.236     1.093    
    SLICE_X6Y16          FDCE (Remov_fdce_C_CLR)     -0.067     1.026    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.186ns (7.279%)  route 2.369ns (92.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.990     1.936    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X6Y18          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.855     0.855    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X6Y18          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[13]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.236     1.091    
    SLICE_X6Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.024    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.186ns (7.279%)  route 2.369ns (92.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.990     1.936    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X6Y18          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.855     0.855    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X6Y18          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[14]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.236     1.091    
    SLICE_X6Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.024    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[15]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.186ns (7.279%)  route 2.369ns (92.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.990     1.936    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X6Y18          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.855     0.855    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X6Y18          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[15]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.236     1.091    
    SLICE_X6Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.024    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[16]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.186ns (7.279%)  route 2.369ns (92.721%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        0.990     1.936    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X6Y18          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.855     0.855    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X6Y18          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[16]/C
                         clock pessimism              0.000     0.855    
                         clock uncertainty            0.236     1.091    
    SLICE_X6Y18          FDCE (Remov_fdce_C_CLR)     -0.067     1.024    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_100M_mb_demo_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1 rise@0.000ns - clk_100M_mb_demo_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.186ns (7.128%)  route 2.424ns (92.872%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.477ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100M_mb_demo_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    mb_demo_i/clk_wiz_1/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  mb_demo_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    mb_demo_i/clk_wiz_1/inst/clk_in1_mb_demo_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  mb_demo_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    mb_demo_i/clk_wiz_1/inst/clk_100M_mb_demo_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.562    -0.619    mb_demo_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X32Y42         FDRE                                         r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  mb_demo_i/rst_clk_wiz_1_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=67, routed)          1.380     0.901    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/s_axi_aresetn
    SLICE_X15Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.946 f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_median_filter_rgb888/G_median_filter/median_shift_RAM_3x3/U_clk_wiz_i_1/O
                         net (fo=1296, routed)        1.044     1.990    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/AR[0]
    SLICE_X6Y15          FDCE                                         f  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  mb_demo_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2552, routed)        0.816     0.816    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378    -0.563 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -0.029    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_clk_wiz/inst/clkout2_buf/O
                         net (fo=257, routed)         0.858     0.858    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/CLK
    SLICE_X6Y15          FDCE                                         r  mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[1]/C
                         clock pessimism              0.000     0.858    
                         clock uncertainty            0.236     1.094    
    SLICE_X6Y15          FDCE (Remov_fdce_C_CLR)     -0.067     1.027    mb_demo_i/ball_locator_0/inst/ball_locator_v1_0_S_AXI_inst/U_ov7725_top/U_vga_module/U_vga_display_pic/addr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.963    





