
WeatherBox_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006288  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08006348  08006348  00016348  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006428  08006428  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08006428  08006428  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006428  08006428  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006428  08006428  00016428  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800642c  0800642c  0001642c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006430  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  20000070  080064a0  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000124  080064a0  00020124  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008ac9  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001524  00000000  00000000  00028b61  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000988  00000000  00000000  0002a088  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000008d0  00000000  00000000  0002aa10  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00013694  00000000  00000000  0002b2e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006f44  00000000  00000000  0003e974  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007b156  00000000  00000000  000458b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c0a0e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000026a0  00000000  00000000  000c0a8c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08006330 	.word	0x08006330

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	08006330 	.word	0x08006330

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_cdrcmple>:
 8000220:	4684      	mov	ip, r0
 8000222:	1c10      	adds	r0, r2, #0
 8000224:	4662      	mov	r2, ip
 8000226:	468c      	mov	ip, r1
 8000228:	1c19      	adds	r1, r3, #0
 800022a:	4663      	mov	r3, ip
 800022c:	e000      	b.n	8000230 <__aeabi_cdcmpeq>
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_cdcmpeq>:
 8000230:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000232:	f001 f9b5 	bl	80015a0 <__ledf2>
 8000236:	2800      	cmp	r0, #0
 8000238:	d401      	bmi.n	800023e <__aeabi_cdcmpeq+0xe>
 800023a:	2100      	movs	r1, #0
 800023c:	42c8      	cmn	r0, r1
 800023e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000240 <__aeabi_dcmpeq>:
 8000240:	b510      	push	{r4, lr}
 8000242:	f001 f90d 	bl	8001460 <__eqdf2>
 8000246:	4240      	negs	r0, r0
 8000248:	3001      	adds	r0, #1
 800024a:	bd10      	pop	{r4, pc}

0800024c <__aeabi_dcmplt>:
 800024c:	b510      	push	{r4, lr}
 800024e:	f001 f9a7 	bl	80015a0 <__ledf2>
 8000252:	2800      	cmp	r0, #0
 8000254:	db01      	blt.n	800025a <__aeabi_dcmplt+0xe>
 8000256:	2000      	movs	r0, #0
 8000258:	bd10      	pop	{r4, pc}
 800025a:	2001      	movs	r0, #1
 800025c:	bd10      	pop	{r4, pc}
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_dcmple>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f001 f99d 	bl	80015a0 <__ledf2>
 8000266:	2800      	cmp	r0, #0
 8000268:	dd01      	ble.n	800026e <__aeabi_dcmple+0xe>
 800026a:	2000      	movs	r0, #0
 800026c:	bd10      	pop	{r4, pc}
 800026e:	2001      	movs	r0, #1
 8000270:	bd10      	pop	{r4, pc}
 8000272:	46c0      	nop			; (mov r8, r8)

08000274 <__aeabi_dcmpgt>:
 8000274:	b510      	push	{r4, lr}
 8000276:	f001 f92f 	bl	80014d8 <__gedf2>
 800027a:	2800      	cmp	r0, #0
 800027c:	dc01      	bgt.n	8000282 <__aeabi_dcmpgt+0xe>
 800027e:	2000      	movs	r0, #0
 8000280:	bd10      	pop	{r4, pc}
 8000282:	2001      	movs	r0, #1
 8000284:	bd10      	pop	{r4, pc}
 8000286:	46c0      	nop			; (mov r8, r8)

08000288 <__aeabi_dcmpge>:
 8000288:	b510      	push	{r4, lr}
 800028a:	f001 f925 	bl	80014d8 <__gedf2>
 800028e:	2800      	cmp	r0, #0
 8000290:	da01      	bge.n	8000296 <__aeabi_dcmpge+0xe>
 8000292:	2000      	movs	r0, #0
 8000294:	bd10      	pop	{r4, pc}
 8000296:	2001      	movs	r0, #1
 8000298:	bd10      	pop	{r4, pc}
 800029a:	46c0      	nop			; (mov r8, r8)

0800029c <__aeabi_cfrcmple>:
 800029c:	4684      	mov	ip, r0
 800029e:	1c08      	adds	r0, r1, #0
 80002a0:	4661      	mov	r1, ip
 80002a2:	e7ff      	b.n	80002a4 <__aeabi_cfcmpeq>

080002a4 <__aeabi_cfcmpeq>:
 80002a4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80002a6:	f000 f8a9 	bl	80003fc <__lesf2>
 80002aa:	2800      	cmp	r0, #0
 80002ac:	d401      	bmi.n	80002b2 <__aeabi_cfcmpeq+0xe>
 80002ae:	2100      	movs	r1, #0
 80002b0:	42c8      	cmn	r0, r1
 80002b2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080002b4 <__aeabi_fcmpeq>:
 80002b4:	b510      	push	{r4, lr}
 80002b6:	f000 f82b 	bl	8000310 <__eqsf2>
 80002ba:	4240      	negs	r0, r0
 80002bc:	3001      	adds	r0, #1
 80002be:	bd10      	pop	{r4, pc}

080002c0 <__aeabi_fcmplt>:
 80002c0:	b510      	push	{r4, lr}
 80002c2:	f000 f89b 	bl	80003fc <__lesf2>
 80002c6:	2800      	cmp	r0, #0
 80002c8:	db01      	blt.n	80002ce <__aeabi_fcmplt+0xe>
 80002ca:	2000      	movs	r0, #0
 80002cc:	bd10      	pop	{r4, pc}
 80002ce:	2001      	movs	r0, #1
 80002d0:	bd10      	pop	{r4, pc}
 80002d2:	46c0      	nop			; (mov r8, r8)

080002d4 <__aeabi_fcmple>:
 80002d4:	b510      	push	{r4, lr}
 80002d6:	f000 f891 	bl	80003fc <__lesf2>
 80002da:	2800      	cmp	r0, #0
 80002dc:	dd01      	ble.n	80002e2 <__aeabi_fcmple+0xe>
 80002de:	2000      	movs	r0, #0
 80002e0:	bd10      	pop	{r4, pc}
 80002e2:	2001      	movs	r0, #1
 80002e4:	bd10      	pop	{r4, pc}
 80002e6:	46c0      	nop			; (mov r8, r8)

080002e8 <__aeabi_fcmpgt>:
 80002e8:	b510      	push	{r4, lr}
 80002ea:	f000 f839 	bl	8000360 <__gesf2>
 80002ee:	2800      	cmp	r0, #0
 80002f0:	dc01      	bgt.n	80002f6 <__aeabi_fcmpgt+0xe>
 80002f2:	2000      	movs	r0, #0
 80002f4:	bd10      	pop	{r4, pc}
 80002f6:	2001      	movs	r0, #1
 80002f8:	bd10      	pop	{r4, pc}
 80002fa:	46c0      	nop			; (mov r8, r8)

080002fc <__aeabi_fcmpge>:
 80002fc:	b510      	push	{r4, lr}
 80002fe:	f000 f82f 	bl	8000360 <__gesf2>
 8000302:	2800      	cmp	r0, #0
 8000304:	da01      	bge.n	800030a <__aeabi_fcmpge+0xe>
 8000306:	2000      	movs	r0, #0
 8000308:	bd10      	pop	{r4, pc}
 800030a:	2001      	movs	r0, #1
 800030c:	bd10      	pop	{r4, pc}
 800030e:	46c0      	nop			; (mov r8, r8)

08000310 <__eqsf2>:
 8000310:	b570      	push	{r4, r5, r6, lr}
 8000312:	0042      	lsls	r2, r0, #1
 8000314:	024e      	lsls	r6, r1, #9
 8000316:	004c      	lsls	r4, r1, #1
 8000318:	0245      	lsls	r5, r0, #9
 800031a:	0a6d      	lsrs	r5, r5, #9
 800031c:	0e12      	lsrs	r2, r2, #24
 800031e:	0fc3      	lsrs	r3, r0, #31
 8000320:	0a76      	lsrs	r6, r6, #9
 8000322:	0e24      	lsrs	r4, r4, #24
 8000324:	0fc9      	lsrs	r1, r1, #31
 8000326:	2aff      	cmp	r2, #255	; 0xff
 8000328:	d00f      	beq.n	800034a <__eqsf2+0x3a>
 800032a:	2cff      	cmp	r4, #255	; 0xff
 800032c:	d011      	beq.n	8000352 <__eqsf2+0x42>
 800032e:	2001      	movs	r0, #1
 8000330:	42a2      	cmp	r2, r4
 8000332:	d000      	beq.n	8000336 <__eqsf2+0x26>
 8000334:	bd70      	pop	{r4, r5, r6, pc}
 8000336:	42b5      	cmp	r5, r6
 8000338:	d1fc      	bne.n	8000334 <__eqsf2+0x24>
 800033a:	428b      	cmp	r3, r1
 800033c:	d00d      	beq.n	800035a <__eqsf2+0x4a>
 800033e:	2a00      	cmp	r2, #0
 8000340:	d1f8      	bne.n	8000334 <__eqsf2+0x24>
 8000342:	0028      	movs	r0, r5
 8000344:	1e45      	subs	r5, r0, #1
 8000346:	41a8      	sbcs	r0, r5
 8000348:	e7f4      	b.n	8000334 <__eqsf2+0x24>
 800034a:	2001      	movs	r0, #1
 800034c:	2d00      	cmp	r5, #0
 800034e:	d1f1      	bne.n	8000334 <__eqsf2+0x24>
 8000350:	e7eb      	b.n	800032a <__eqsf2+0x1a>
 8000352:	2001      	movs	r0, #1
 8000354:	2e00      	cmp	r6, #0
 8000356:	d1ed      	bne.n	8000334 <__eqsf2+0x24>
 8000358:	e7e9      	b.n	800032e <__eqsf2+0x1e>
 800035a:	2000      	movs	r0, #0
 800035c:	e7ea      	b.n	8000334 <__eqsf2+0x24>
 800035e:	46c0      	nop			; (mov r8, r8)

08000360 <__gesf2>:
 8000360:	b570      	push	{r4, r5, r6, lr}
 8000362:	004a      	lsls	r2, r1, #1
 8000364:	024e      	lsls	r6, r1, #9
 8000366:	0245      	lsls	r5, r0, #9
 8000368:	0044      	lsls	r4, r0, #1
 800036a:	0a6d      	lsrs	r5, r5, #9
 800036c:	0e24      	lsrs	r4, r4, #24
 800036e:	0fc3      	lsrs	r3, r0, #31
 8000370:	0a76      	lsrs	r6, r6, #9
 8000372:	0e12      	lsrs	r2, r2, #24
 8000374:	0fc9      	lsrs	r1, r1, #31
 8000376:	2cff      	cmp	r4, #255	; 0xff
 8000378:	d015      	beq.n	80003a6 <__gesf2+0x46>
 800037a:	2aff      	cmp	r2, #255	; 0xff
 800037c:	d00e      	beq.n	800039c <__gesf2+0x3c>
 800037e:	2c00      	cmp	r4, #0
 8000380:	d115      	bne.n	80003ae <__gesf2+0x4e>
 8000382:	2a00      	cmp	r2, #0
 8000384:	d101      	bne.n	800038a <__gesf2+0x2a>
 8000386:	2e00      	cmp	r6, #0
 8000388:	d01c      	beq.n	80003c4 <__gesf2+0x64>
 800038a:	2d00      	cmp	r5, #0
 800038c:	d014      	beq.n	80003b8 <__gesf2+0x58>
 800038e:	428b      	cmp	r3, r1
 8000390:	d027      	beq.n	80003e2 <__gesf2+0x82>
 8000392:	2002      	movs	r0, #2
 8000394:	3b01      	subs	r3, #1
 8000396:	4018      	ands	r0, r3
 8000398:	3801      	subs	r0, #1
 800039a:	bd70      	pop	{r4, r5, r6, pc}
 800039c:	2e00      	cmp	r6, #0
 800039e:	d0ee      	beq.n	800037e <__gesf2+0x1e>
 80003a0:	2002      	movs	r0, #2
 80003a2:	4240      	negs	r0, r0
 80003a4:	e7f9      	b.n	800039a <__gesf2+0x3a>
 80003a6:	2d00      	cmp	r5, #0
 80003a8:	d1fa      	bne.n	80003a0 <__gesf2+0x40>
 80003aa:	2aff      	cmp	r2, #255	; 0xff
 80003ac:	d00e      	beq.n	80003cc <__gesf2+0x6c>
 80003ae:	2a00      	cmp	r2, #0
 80003b0:	d10e      	bne.n	80003d0 <__gesf2+0x70>
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	d0ed      	beq.n	8000392 <__gesf2+0x32>
 80003b6:	e00b      	b.n	80003d0 <__gesf2+0x70>
 80003b8:	2301      	movs	r3, #1
 80003ba:	3901      	subs	r1, #1
 80003bc:	4399      	bics	r1, r3
 80003be:	0008      	movs	r0, r1
 80003c0:	3001      	adds	r0, #1
 80003c2:	e7ea      	b.n	800039a <__gesf2+0x3a>
 80003c4:	2000      	movs	r0, #0
 80003c6:	2d00      	cmp	r5, #0
 80003c8:	d0e7      	beq.n	800039a <__gesf2+0x3a>
 80003ca:	e7e2      	b.n	8000392 <__gesf2+0x32>
 80003cc:	2e00      	cmp	r6, #0
 80003ce:	d1e7      	bne.n	80003a0 <__gesf2+0x40>
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d1de      	bne.n	8000392 <__gesf2+0x32>
 80003d4:	4294      	cmp	r4, r2
 80003d6:	dd05      	ble.n	80003e4 <__gesf2+0x84>
 80003d8:	2102      	movs	r1, #2
 80003da:	1e58      	subs	r0, r3, #1
 80003dc:	4008      	ands	r0, r1
 80003de:	3801      	subs	r0, #1
 80003e0:	e7db      	b.n	800039a <__gesf2+0x3a>
 80003e2:	2400      	movs	r4, #0
 80003e4:	42a2      	cmp	r2, r4
 80003e6:	dc04      	bgt.n	80003f2 <__gesf2+0x92>
 80003e8:	42b5      	cmp	r5, r6
 80003ea:	d8d2      	bhi.n	8000392 <__gesf2+0x32>
 80003ec:	2000      	movs	r0, #0
 80003ee:	42b5      	cmp	r5, r6
 80003f0:	d2d3      	bcs.n	800039a <__gesf2+0x3a>
 80003f2:	1e58      	subs	r0, r3, #1
 80003f4:	2301      	movs	r3, #1
 80003f6:	4398      	bics	r0, r3
 80003f8:	3001      	adds	r0, #1
 80003fa:	e7ce      	b.n	800039a <__gesf2+0x3a>

080003fc <__lesf2>:
 80003fc:	b530      	push	{r4, r5, lr}
 80003fe:	0042      	lsls	r2, r0, #1
 8000400:	0244      	lsls	r4, r0, #9
 8000402:	024d      	lsls	r5, r1, #9
 8000404:	0fc3      	lsrs	r3, r0, #31
 8000406:	0048      	lsls	r0, r1, #1
 8000408:	0a64      	lsrs	r4, r4, #9
 800040a:	0e12      	lsrs	r2, r2, #24
 800040c:	0a6d      	lsrs	r5, r5, #9
 800040e:	0e00      	lsrs	r0, r0, #24
 8000410:	0fc9      	lsrs	r1, r1, #31
 8000412:	2aff      	cmp	r2, #255	; 0xff
 8000414:	d012      	beq.n	800043c <__lesf2+0x40>
 8000416:	28ff      	cmp	r0, #255	; 0xff
 8000418:	d00c      	beq.n	8000434 <__lesf2+0x38>
 800041a:	2a00      	cmp	r2, #0
 800041c:	d112      	bne.n	8000444 <__lesf2+0x48>
 800041e:	2800      	cmp	r0, #0
 8000420:	d119      	bne.n	8000456 <__lesf2+0x5a>
 8000422:	2d00      	cmp	r5, #0
 8000424:	d117      	bne.n	8000456 <__lesf2+0x5a>
 8000426:	2c00      	cmp	r4, #0
 8000428:	d02b      	beq.n	8000482 <__lesf2+0x86>
 800042a:	2002      	movs	r0, #2
 800042c:	3b01      	subs	r3, #1
 800042e:	4018      	ands	r0, r3
 8000430:	3801      	subs	r0, #1
 8000432:	e026      	b.n	8000482 <__lesf2+0x86>
 8000434:	2d00      	cmp	r5, #0
 8000436:	d0f0      	beq.n	800041a <__lesf2+0x1e>
 8000438:	2002      	movs	r0, #2
 800043a:	e022      	b.n	8000482 <__lesf2+0x86>
 800043c:	2c00      	cmp	r4, #0
 800043e:	d1fb      	bne.n	8000438 <__lesf2+0x3c>
 8000440:	28ff      	cmp	r0, #255	; 0xff
 8000442:	d01f      	beq.n	8000484 <__lesf2+0x88>
 8000444:	2800      	cmp	r0, #0
 8000446:	d11f      	bne.n	8000488 <__lesf2+0x8c>
 8000448:	2d00      	cmp	r5, #0
 800044a:	d11d      	bne.n	8000488 <__lesf2+0x8c>
 800044c:	2002      	movs	r0, #2
 800044e:	3b01      	subs	r3, #1
 8000450:	4018      	ands	r0, r3
 8000452:	3801      	subs	r0, #1
 8000454:	e015      	b.n	8000482 <__lesf2+0x86>
 8000456:	2c00      	cmp	r4, #0
 8000458:	d00e      	beq.n	8000478 <__lesf2+0x7c>
 800045a:	428b      	cmp	r3, r1
 800045c:	d1e5      	bne.n	800042a <__lesf2+0x2e>
 800045e:	2200      	movs	r2, #0
 8000460:	4290      	cmp	r0, r2
 8000462:	dc04      	bgt.n	800046e <__lesf2+0x72>
 8000464:	42ac      	cmp	r4, r5
 8000466:	d8e0      	bhi.n	800042a <__lesf2+0x2e>
 8000468:	2000      	movs	r0, #0
 800046a:	42ac      	cmp	r4, r5
 800046c:	d209      	bcs.n	8000482 <__lesf2+0x86>
 800046e:	1e58      	subs	r0, r3, #1
 8000470:	2301      	movs	r3, #1
 8000472:	4398      	bics	r0, r3
 8000474:	3001      	adds	r0, #1
 8000476:	e004      	b.n	8000482 <__lesf2+0x86>
 8000478:	2301      	movs	r3, #1
 800047a:	3901      	subs	r1, #1
 800047c:	4399      	bics	r1, r3
 800047e:	0008      	movs	r0, r1
 8000480:	3001      	adds	r0, #1
 8000482:	bd30      	pop	{r4, r5, pc}
 8000484:	2d00      	cmp	r5, #0
 8000486:	d1d7      	bne.n	8000438 <__lesf2+0x3c>
 8000488:	428b      	cmp	r3, r1
 800048a:	d1ce      	bne.n	800042a <__lesf2+0x2e>
 800048c:	4282      	cmp	r2, r0
 800048e:	dde7      	ble.n	8000460 <__lesf2+0x64>
 8000490:	2102      	movs	r1, #2
 8000492:	1e58      	subs	r0, r3, #1
 8000494:	4008      	ands	r0, r1
 8000496:	3801      	subs	r0, #1
 8000498:	e7f3      	b.n	8000482 <__lesf2+0x86>
 800049a:	46c0      	nop			; (mov r8, r8)

0800049c <__aeabi_fsub>:
 800049c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800049e:	4647      	mov	r7, r8
 80004a0:	46ce      	mov	lr, r9
 80004a2:	0044      	lsls	r4, r0, #1
 80004a4:	0fc2      	lsrs	r2, r0, #31
 80004a6:	b580      	push	{r7, lr}
 80004a8:	0247      	lsls	r7, r0, #9
 80004aa:	0248      	lsls	r0, r1, #9
 80004ac:	0a40      	lsrs	r0, r0, #9
 80004ae:	4684      	mov	ip, r0
 80004b0:	4666      	mov	r6, ip
 80004b2:	0048      	lsls	r0, r1, #1
 80004b4:	0a7f      	lsrs	r7, r7, #9
 80004b6:	0e24      	lsrs	r4, r4, #24
 80004b8:	00f6      	lsls	r6, r6, #3
 80004ba:	0025      	movs	r5, r4
 80004bc:	4690      	mov	r8, r2
 80004be:	00fb      	lsls	r3, r7, #3
 80004c0:	0e00      	lsrs	r0, r0, #24
 80004c2:	0fc9      	lsrs	r1, r1, #31
 80004c4:	46b1      	mov	r9, r6
 80004c6:	28ff      	cmp	r0, #255	; 0xff
 80004c8:	d100      	bne.n	80004cc <__aeabi_fsub+0x30>
 80004ca:	e085      	b.n	80005d8 <__aeabi_fsub+0x13c>
 80004cc:	2601      	movs	r6, #1
 80004ce:	4071      	eors	r1, r6
 80004d0:	1a26      	subs	r6, r4, r0
 80004d2:	4291      	cmp	r1, r2
 80004d4:	d057      	beq.n	8000586 <__aeabi_fsub+0xea>
 80004d6:	2e00      	cmp	r6, #0
 80004d8:	dd43      	ble.n	8000562 <__aeabi_fsub+0xc6>
 80004da:	2800      	cmp	r0, #0
 80004dc:	d000      	beq.n	80004e0 <__aeabi_fsub+0x44>
 80004de:	e07f      	b.n	80005e0 <__aeabi_fsub+0x144>
 80004e0:	4649      	mov	r1, r9
 80004e2:	2900      	cmp	r1, #0
 80004e4:	d100      	bne.n	80004e8 <__aeabi_fsub+0x4c>
 80004e6:	e0aa      	b.n	800063e <__aeabi_fsub+0x1a2>
 80004e8:	3e01      	subs	r6, #1
 80004ea:	2e00      	cmp	r6, #0
 80004ec:	d000      	beq.n	80004f0 <__aeabi_fsub+0x54>
 80004ee:	e0f7      	b.n	80006e0 <__aeabi_fsub+0x244>
 80004f0:	1a5b      	subs	r3, r3, r1
 80004f2:	015a      	lsls	r2, r3, #5
 80004f4:	d400      	bmi.n	80004f8 <__aeabi_fsub+0x5c>
 80004f6:	e08b      	b.n	8000610 <__aeabi_fsub+0x174>
 80004f8:	019b      	lsls	r3, r3, #6
 80004fa:	099c      	lsrs	r4, r3, #6
 80004fc:	0020      	movs	r0, r4
 80004fe:	f001 ff9d 	bl	800243c <__clzsi2>
 8000502:	3805      	subs	r0, #5
 8000504:	4084      	lsls	r4, r0
 8000506:	4285      	cmp	r5, r0
 8000508:	dd00      	ble.n	800050c <__aeabi_fsub+0x70>
 800050a:	e0d3      	b.n	80006b4 <__aeabi_fsub+0x218>
 800050c:	1b45      	subs	r5, r0, r5
 800050e:	0023      	movs	r3, r4
 8000510:	2020      	movs	r0, #32
 8000512:	3501      	adds	r5, #1
 8000514:	40eb      	lsrs	r3, r5
 8000516:	1b45      	subs	r5, r0, r5
 8000518:	40ac      	lsls	r4, r5
 800051a:	1e62      	subs	r2, r4, #1
 800051c:	4194      	sbcs	r4, r2
 800051e:	4323      	orrs	r3, r4
 8000520:	2407      	movs	r4, #7
 8000522:	2500      	movs	r5, #0
 8000524:	401c      	ands	r4, r3
 8000526:	2201      	movs	r2, #1
 8000528:	4641      	mov	r1, r8
 800052a:	400a      	ands	r2, r1
 800052c:	2c00      	cmp	r4, #0
 800052e:	d004      	beq.n	800053a <__aeabi_fsub+0x9e>
 8000530:	210f      	movs	r1, #15
 8000532:	4019      	ands	r1, r3
 8000534:	2904      	cmp	r1, #4
 8000536:	d000      	beq.n	800053a <__aeabi_fsub+0x9e>
 8000538:	3304      	adds	r3, #4
 800053a:	0159      	lsls	r1, r3, #5
 800053c:	d400      	bmi.n	8000540 <__aeabi_fsub+0xa4>
 800053e:	e080      	b.n	8000642 <__aeabi_fsub+0x1a6>
 8000540:	3501      	adds	r5, #1
 8000542:	b2ec      	uxtb	r4, r5
 8000544:	2dff      	cmp	r5, #255	; 0xff
 8000546:	d000      	beq.n	800054a <__aeabi_fsub+0xae>
 8000548:	e0a3      	b.n	8000692 <__aeabi_fsub+0x1f6>
 800054a:	24ff      	movs	r4, #255	; 0xff
 800054c:	2300      	movs	r3, #0
 800054e:	025b      	lsls	r3, r3, #9
 8000550:	05e4      	lsls	r4, r4, #23
 8000552:	0a58      	lsrs	r0, r3, #9
 8000554:	07d2      	lsls	r2, r2, #31
 8000556:	4320      	orrs	r0, r4
 8000558:	4310      	orrs	r0, r2
 800055a:	bc0c      	pop	{r2, r3}
 800055c:	4690      	mov	r8, r2
 800055e:	4699      	mov	r9, r3
 8000560:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000562:	2e00      	cmp	r6, #0
 8000564:	d174      	bne.n	8000650 <__aeabi_fsub+0x1b4>
 8000566:	1c60      	adds	r0, r4, #1
 8000568:	b2c0      	uxtb	r0, r0
 800056a:	2801      	cmp	r0, #1
 800056c:	dc00      	bgt.n	8000570 <__aeabi_fsub+0xd4>
 800056e:	e0a7      	b.n	80006c0 <__aeabi_fsub+0x224>
 8000570:	464a      	mov	r2, r9
 8000572:	1a9c      	subs	r4, r3, r2
 8000574:	0162      	lsls	r2, r4, #5
 8000576:	d500      	bpl.n	800057a <__aeabi_fsub+0xde>
 8000578:	e0b6      	b.n	80006e8 <__aeabi_fsub+0x24c>
 800057a:	2c00      	cmp	r4, #0
 800057c:	d1be      	bne.n	80004fc <__aeabi_fsub+0x60>
 800057e:	2200      	movs	r2, #0
 8000580:	2400      	movs	r4, #0
 8000582:	2300      	movs	r3, #0
 8000584:	e7e3      	b.n	800054e <__aeabi_fsub+0xb2>
 8000586:	2e00      	cmp	r6, #0
 8000588:	dc00      	bgt.n	800058c <__aeabi_fsub+0xf0>
 800058a:	e085      	b.n	8000698 <__aeabi_fsub+0x1fc>
 800058c:	2800      	cmp	r0, #0
 800058e:	d046      	beq.n	800061e <__aeabi_fsub+0x182>
 8000590:	2cff      	cmp	r4, #255	; 0xff
 8000592:	d049      	beq.n	8000628 <__aeabi_fsub+0x18c>
 8000594:	2280      	movs	r2, #128	; 0x80
 8000596:	4648      	mov	r0, r9
 8000598:	04d2      	lsls	r2, r2, #19
 800059a:	4310      	orrs	r0, r2
 800059c:	4681      	mov	r9, r0
 800059e:	2201      	movs	r2, #1
 80005a0:	2e1b      	cmp	r6, #27
 80005a2:	dc09      	bgt.n	80005b8 <__aeabi_fsub+0x11c>
 80005a4:	2020      	movs	r0, #32
 80005a6:	464c      	mov	r4, r9
 80005a8:	1b80      	subs	r0, r0, r6
 80005aa:	4084      	lsls	r4, r0
 80005ac:	464a      	mov	r2, r9
 80005ae:	0020      	movs	r0, r4
 80005b0:	40f2      	lsrs	r2, r6
 80005b2:	1e44      	subs	r4, r0, #1
 80005b4:	41a0      	sbcs	r0, r4
 80005b6:	4302      	orrs	r2, r0
 80005b8:	189b      	adds	r3, r3, r2
 80005ba:	015a      	lsls	r2, r3, #5
 80005bc:	d528      	bpl.n	8000610 <__aeabi_fsub+0x174>
 80005be:	3501      	adds	r5, #1
 80005c0:	2dff      	cmp	r5, #255	; 0xff
 80005c2:	d100      	bne.n	80005c6 <__aeabi_fsub+0x12a>
 80005c4:	e0a8      	b.n	8000718 <__aeabi_fsub+0x27c>
 80005c6:	2201      	movs	r2, #1
 80005c8:	2407      	movs	r4, #7
 80005ca:	4994      	ldr	r1, [pc, #592]	; (800081c <__aeabi_fsub+0x380>)
 80005cc:	401a      	ands	r2, r3
 80005ce:	085b      	lsrs	r3, r3, #1
 80005d0:	400b      	ands	r3, r1
 80005d2:	4313      	orrs	r3, r2
 80005d4:	401c      	ands	r4, r3
 80005d6:	e7a6      	b.n	8000526 <__aeabi_fsub+0x8a>
 80005d8:	2e00      	cmp	r6, #0
 80005da:	d000      	beq.n	80005de <__aeabi_fsub+0x142>
 80005dc:	e778      	b.n	80004d0 <__aeabi_fsub+0x34>
 80005de:	e775      	b.n	80004cc <__aeabi_fsub+0x30>
 80005e0:	2cff      	cmp	r4, #255	; 0xff
 80005e2:	d054      	beq.n	800068e <__aeabi_fsub+0x1f2>
 80005e4:	2280      	movs	r2, #128	; 0x80
 80005e6:	4649      	mov	r1, r9
 80005e8:	04d2      	lsls	r2, r2, #19
 80005ea:	4311      	orrs	r1, r2
 80005ec:	4689      	mov	r9, r1
 80005ee:	2201      	movs	r2, #1
 80005f0:	2e1b      	cmp	r6, #27
 80005f2:	dc09      	bgt.n	8000608 <__aeabi_fsub+0x16c>
 80005f4:	2120      	movs	r1, #32
 80005f6:	4648      	mov	r0, r9
 80005f8:	1b89      	subs	r1, r1, r6
 80005fa:	4088      	lsls	r0, r1
 80005fc:	464a      	mov	r2, r9
 80005fe:	0001      	movs	r1, r0
 8000600:	40f2      	lsrs	r2, r6
 8000602:	1e48      	subs	r0, r1, #1
 8000604:	4181      	sbcs	r1, r0
 8000606:	430a      	orrs	r2, r1
 8000608:	1a9b      	subs	r3, r3, r2
 800060a:	015a      	lsls	r2, r3, #5
 800060c:	d500      	bpl.n	8000610 <__aeabi_fsub+0x174>
 800060e:	e773      	b.n	80004f8 <__aeabi_fsub+0x5c>
 8000610:	2201      	movs	r2, #1
 8000612:	4641      	mov	r1, r8
 8000614:	400a      	ands	r2, r1
 8000616:	0759      	lsls	r1, r3, #29
 8000618:	d000      	beq.n	800061c <__aeabi_fsub+0x180>
 800061a:	e789      	b.n	8000530 <__aeabi_fsub+0x94>
 800061c:	e011      	b.n	8000642 <__aeabi_fsub+0x1a6>
 800061e:	4648      	mov	r0, r9
 8000620:	2800      	cmp	r0, #0
 8000622:	d158      	bne.n	80006d6 <__aeabi_fsub+0x23a>
 8000624:	2cff      	cmp	r4, #255	; 0xff
 8000626:	d10c      	bne.n	8000642 <__aeabi_fsub+0x1a6>
 8000628:	08db      	lsrs	r3, r3, #3
 800062a:	2b00      	cmp	r3, #0
 800062c:	d100      	bne.n	8000630 <__aeabi_fsub+0x194>
 800062e:	e78c      	b.n	800054a <__aeabi_fsub+0xae>
 8000630:	2080      	movs	r0, #128	; 0x80
 8000632:	03c0      	lsls	r0, r0, #15
 8000634:	4303      	orrs	r3, r0
 8000636:	025b      	lsls	r3, r3, #9
 8000638:	0a5b      	lsrs	r3, r3, #9
 800063a:	24ff      	movs	r4, #255	; 0xff
 800063c:	e787      	b.n	800054e <__aeabi_fsub+0xb2>
 800063e:	2cff      	cmp	r4, #255	; 0xff
 8000640:	d025      	beq.n	800068e <__aeabi_fsub+0x1f2>
 8000642:	08db      	lsrs	r3, r3, #3
 8000644:	2dff      	cmp	r5, #255	; 0xff
 8000646:	d0f0      	beq.n	800062a <__aeabi_fsub+0x18e>
 8000648:	025b      	lsls	r3, r3, #9
 800064a:	0a5b      	lsrs	r3, r3, #9
 800064c:	b2ec      	uxtb	r4, r5
 800064e:	e77e      	b.n	800054e <__aeabi_fsub+0xb2>
 8000650:	2c00      	cmp	r4, #0
 8000652:	d04d      	beq.n	80006f0 <__aeabi_fsub+0x254>
 8000654:	28ff      	cmp	r0, #255	; 0xff
 8000656:	d018      	beq.n	800068a <__aeabi_fsub+0x1ee>
 8000658:	2480      	movs	r4, #128	; 0x80
 800065a:	04e4      	lsls	r4, r4, #19
 800065c:	4272      	negs	r2, r6
 800065e:	4323      	orrs	r3, r4
 8000660:	2a1b      	cmp	r2, #27
 8000662:	dd00      	ble.n	8000666 <__aeabi_fsub+0x1ca>
 8000664:	e0c4      	b.n	80007f0 <__aeabi_fsub+0x354>
 8000666:	001c      	movs	r4, r3
 8000668:	2520      	movs	r5, #32
 800066a:	40d4      	lsrs	r4, r2
 800066c:	1aaa      	subs	r2, r5, r2
 800066e:	4093      	lsls	r3, r2
 8000670:	1e5a      	subs	r2, r3, #1
 8000672:	4193      	sbcs	r3, r2
 8000674:	4323      	orrs	r3, r4
 8000676:	464a      	mov	r2, r9
 8000678:	0005      	movs	r5, r0
 800067a:	1ad3      	subs	r3, r2, r3
 800067c:	4688      	mov	r8, r1
 800067e:	e738      	b.n	80004f2 <__aeabi_fsub+0x56>
 8000680:	1c72      	adds	r2, r6, #1
 8000682:	d0f8      	beq.n	8000676 <__aeabi_fsub+0x1da>
 8000684:	43f2      	mvns	r2, r6
 8000686:	28ff      	cmp	r0, #255	; 0xff
 8000688:	d1ea      	bne.n	8000660 <__aeabi_fsub+0x1c4>
 800068a:	000a      	movs	r2, r1
 800068c:	464b      	mov	r3, r9
 800068e:	25ff      	movs	r5, #255	; 0xff
 8000690:	e7d7      	b.n	8000642 <__aeabi_fsub+0x1a6>
 8000692:	019b      	lsls	r3, r3, #6
 8000694:	0a5b      	lsrs	r3, r3, #9
 8000696:	e75a      	b.n	800054e <__aeabi_fsub+0xb2>
 8000698:	2e00      	cmp	r6, #0
 800069a:	d141      	bne.n	8000720 <__aeabi_fsub+0x284>
 800069c:	1c65      	adds	r5, r4, #1
 800069e:	b2e9      	uxtb	r1, r5
 80006a0:	2901      	cmp	r1, #1
 80006a2:	dd45      	ble.n	8000730 <__aeabi_fsub+0x294>
 80006a4:	2dff      	cmp	r5, #255	; 0xff
 80006a6:	d100      	bne.n	80006aa <__aeabi_fsub+0x20e>
 80006a8:	e74f      	b.n	800054a <__aeabi_fsub+0xae>
 80006aa:	2407      	movs	r4, #7
 80006ac:	444b      	add	r3, r9
 80006ae:	085b      	lsrs	r3, r3, #1
 80006b0:	401c      	ands	r4, r3
 80006b2:	e738      	b.n	8000526 <__aeabi_fsub+0x8a>
 80006b4:	2207      	movs	r2, #7
 80006b6:	4b5a      	ldr	r3, [pc, #360]	; (8000820 <__aeabi_fsub+0x384>)
 80006b8:	1a2d      	subs	r5, r5, r0
 80006ba:	4023      	ands	r3, r4
 80006bc:	4014      	ands	r4, r2
 80006be:	e732      	b.n	8000526 <__aeabi_fsub+0x8a>
 80006c0:	2c00      	cmp	r4, #0
 80006c2:	d11d      	bne.n	8000700 <__aeabi_fsub+0x264>
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	d17a      	bne.n	80007be <__aeabi_fsub+0x322>
 80006c8:	464b      	mov	r3, r9
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d100      	bne.n	80006d0 <__aeabi_fsub+0x234>
 80006ce:	e091      	b.n	80007f4 <__aeabi_fsub+0x358>
 80006d0:	000a      	movs	r2, r1
 80006d2:	2500      	movs	r5, #0
 80006d4:	e7b5      	b.n	8000642 <__aeabi_fsub+0x1a6>
 80006d6:	3e01      	subs	r6, #1
 80006d8:	2e00      	cmp	r6, #0
 80006da:	d119      	bne.n	8000710 <__aeabi_fsub+0x274>
 80006dc:	444b      	add	r3, r9
 80006de:	e76c      	b.n	80005ba <__aeabi_fsub+0x11e>
 80006e0:	2cff      	cmp	r4, #255	; 0xff
 80006e2:	d184      	bne.n	80005ee <__aeabi_fsub+0x152>
 80006e4:	25ff      	movs	r5, #255	; 0xff
 80006e6:	e7ac      	b.n	8000642 <__aeabi_fsub+0x1a6>
 80006e8:	464a      	mov	r2, r9
 80006ea:	4688      	mov	r8, r1
 80006ec:	1ad4      	subs	r4, r2, r3
 80006ee:	e705      	b.n	80004fc <__aeabi_fsub+0x60>
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d1c5      	bne.n	8000680 <__aeabi_fsub+0x1e4>
 80006f4:	000a      	movs	r2, r1
 80006f6:	28ff      	cmp	r0, #255	; 0xff
 80006f8:	d0c8      	beq.n	800068c <__aeabi_fsub+0x1f0>
 80006fa:	0005      	movs	r5, r0
 80006fc:	464b      	mov	r3, r9
 80006fe:	e7a0      	b.n	8000642 <__aeabi_fsub+0x1a6>
 8000700:	2b00      	cmp	r3, #0
 8000702:	d149      	bne.n	8000798 <__aeabi_fsub+0x2fc>
 8000704:	464b      	mov	r3, r9
 8000706:	2b00      	cmp	r3, #0
 8000708:	d077      	beq.n	80007fa <__aeabi_fsub+0x35e>
 800070a:	000a      	movs	r2, r1
 800070c:	25ff      	movs	r5, #255	; 0xff
 800070e:	e798      	b.n	8000642 <__aeabi_fsub+0x1a6>
 8000710:	2cff      	cmp	r4, #255	; 0xff
 8000712:	d000      	beq.n	8000716 <__aeabi_fsub+0x27a>
 8000714:	e743      	b.n	800059e <__aeabi_fsub+0x102>
 8000716:	e787      	b.n	8000628 <__aeabi_fsub+0x18c>
 8000718:	000a      	movs	r2, r1
 800071a:	24ff      	movs	r4, #255	; 0xff
 800071c:	2300      	movs	r3, #0
 800071e:	e716      	b.n	800054e <__aeabi_fsub+0xb2>
 8000720:	2c00      	cmp	r4, #0
 8000722:	d115      	bne.n	8000750 <__aeabi_fsub+0x2b4>
 8000724:	2b00      	cmp	r3, #0
 8000726:	d157      	bne.n	80007d8 <__aeabi_fsub+0x33c>
 8000728:	28ff      	cmp	r0, #255	; 0xff
 800072a:	d1e6      	bne.n	80006fa <__aeabi_fsub+0x25e>
 800072c:	464b      	mov	r3, r9
 800072e:	e77b      	b.n	8000628 <__aeabi_fsub+0x18c>
 8000730:	2c00      	cmp	r4, #0
 8000732:	d120      	bne.n	8000776 <__aeabi_fsub+0x2da>
 8000734:	2b00      	cmp	r3, #0
 8000736:	d057      	beq.n	80007e8 <__aeabi_fsub+0x34c>
 8000738:	4649      	mov	r1, r9
 800073a:	2900      	cmp	r1, #0
 800073c:	d053      	beq.n	80007e6 <__aeabi_fsub+0x34a>
 800073e:	444b      	add	r3, r9
 8000740:	015a      	lsls	r2, r3, #5
 8000742:	d568      	bpl.n	8000816 <__aeabi_fsub+0x37a>
 8000744:	2407      	movs	r4, #7
 8000746:	4a36      	ldr	r2, [pc, #216]	; (8000820 <__aeabi_fsub+0x384>)
 8000748:	401c      	ands	r4, r3
 800074a:	2501      	movs	r5, #1
 800074c:	4013      	ands	r3, r2
 800074e:	e6ea      	b.n	8000526 <__aeabi_fsub+0x8a>
 8000750:	28ff      	cmp	r0, #255	; 0xff
 8000752:	d0eb      	beq.n	800072c <__aeabi_fsub+0x290>
 8000754:	2280      	movs	r2, #128	; 0x80
 8000756:	04d2      	lsls	r2, r2, #19
 8000758:	4276      	negs	r6, r6
 800075a:	4313      	orrs	r3, r2
 800075c:	2e1b      	cmp	r6, #27
 800075e:	dc53      	bgt.n	8000808 <__aeabi_fsub+0x36c>
 8000760:	2520      	movs	r5, #32
 8000762:	1bad      	subs	r5, r5, r6
 8000764:	001a      	movs	r2, r3
 8000766:	40ab      	lsls	r3, r5
 8000768:	40f2      	lsrs	r2, r6
 800076a:	1e5c      	subs	r4, r3, #1
 800076c:	41a3      	sbcs	r3, r4
 800076e:	4313      	orrs	r3, r2
 8000770:	444b      	add	r3, r9
 8000772:	0005      	movs	r5, r0
 8000774:	e721      	b.n	80005ba <__aeabi_fsub+0x11e>
 8000776:	2b00      	cmp	r3, #0
 8000778:	d0d8      	beq.n	800072c <__aeabi_fsub+0x290>
 800077a:	4649      	mov	r1, r9
 800077c:	2900      	cmp	r1, #0
 800077e:	d100      	bne.n	8000782 <__aeabi_fsub+0x2e6>
 8000780:	e752      	b.n	8000628 <__aeabi_fsub+0x18c>
 8000782:	2180      	movs	r1, #128	; 0x80
 8000784:	03c9      	lsls	r1, r1, #15
 8000786:	420f      	tst	r7, r1
 8000788:	d100      	bne.n	800078c <__aeabi_fsub+0x2f0>
 800078a:	e74d      	b.n	8000628 <__aeabi_fsub+0x18c>
 800078c:	4660      	mov	r0, ip
 800078e:	4208      	tst	r0, r1
 8000790:	d000      	beq.n	8000794 <__aeabi_fsub+0x2f8>
 8000792:	e749      	b.n	8000628 <__aeabi_fsub+0x18c>
 8000794:	464b      	mov	r3, r9
 8000796:	e747      	b.n	8000628 <__aeabi_fsub+0x18c>
 8000798:	4648      	mov	r0, r9
 800079a:	25ff      	movs	r5, #255	; 0xff
 800079c:	2800      	cmp	r0, #0
 800079e:	d100      	bne.n	80007a2 <__aeabi_fsub+0x306>
 80007a0:	e74f      	b.n	8000642 <__aeabi_fsub+0x1a6>
 80007a2:	2280      	movs	r2, #128	; 0x80
 80007a4:	03d2      	lsls	r2, r2, #15
 80007a6:	4217      	tst	r7, r2
 80007a8:	d004      	beq.n	80007b4 <__aeabi_fsub+0x318>
 80007aa:	4660      	mov	r0, ip
 80007ac:	4210      	tst	r0, r2
 80007ae:	d101      	bne.n	80007b4 <__aeabi_fsub+0x318>
 80007b0:	464b      	mov	r3, r9
 80007b2:	4688      	mov	r8, r1
 80007b4:	2201      	movs	r2, #1
 80007b6:	4641      	mov	r1, r8
 80007b8:	25ff      	movs	r5, #255	; 0xff
 80007ba:	400a      	ands	r2, r1
 80007bc:	e741      	b.n	8000642 <__aeabi_fsub+0x1a6>
 80007be:	4648      	mov	r0, r9
 80007c0:	2800      	cmp	r0, #0
 80007c2:	d01f      	beq.n	8000804 <__aeabi_fsub+0x368>
 80007c4:	1a1a      	subs	r2, r3, r0
 80007c6:	0150      	lsls	r0, r2, #5
 80007c8:	d520      	bpl.n	800080c <__aeabi_fsub+0x370>
 80007ca:	464a      	mov	r2, r9
 80007cc:	2407      	movs	r4, #7
 80007ce:	1ad3      	subs	r3, r2, r3
 80007d0:	401c      	ands	r4, r3
 80007d2:	4688      	mov	r8, r1
 80007d4:	2500      	movs	r5, #0
 80007d6:	e6a6      	b.n	8000526 <__aeabi_fsub+0x8a>
 80007d8:	1c74      	adds	r4, r6, #1
 80007da:	d0c9      	beq.n	8000770 <__aeabi_fsub+0x2d4>
 80007dc:	43f6      	mvns	r6, r6
 80007de:	28ff      	cmp	r0, #255	; 0xff
 80007e0:	d1bc      	bne.n	800075c <__aeabi_fsub+0x2c0>
 80007e2:	464b      	mov	r3, r9
 80007e4:	e720      	b.n	8000628 <__aeabi_fsub+0x18c>
 80007e6:	4699      	mov	r9, r3
 80007e8:	464b      	mov	r3, r9
 80007ea:	2500      	movs	r5, #0
 80007ec:	08db      	lsrs	r3, r3, #3
 80007ee:	e72b      	b.n	8000648 <__aeabi_fsub+0x1ac>
 80007f0:	2301      	movs	r3, #1
 80007f2:	e740      	b.n	8000676 <__aeabi_fsub+0x1da>
 80007f4:	2200      	movs	r2, #0
 80007f6:	2300      	movs	r3, #0
 80007f8:	e6a9      	b.n	800054e <__aeabi_fsub+0xb2>
 80007fa:	2380      	movs	r3, #128	; 0x80
 80007fc:	2200      	movs	r2, #0
 80007fe:	03db      	lsls	r3, r3, #15
 8000800:	24ff      	movs	r4, #255	; 0xff
 8000802:	e6a4      	b.n	800054e <__aeabi_fsub+0xb2>
 8000804:	2500      	movs	r5, #0
 8000806:	e71c      	b.n	8000642 <__aeabi_fsub+0x1a6>
 8000808:	2301      	movs	r3, #1
 800080a:	e7b1      	b.n	8000770 <__aeabi_fsub+0x2d4>
 800080c:	2a00      	cmp	r2, #0
 800080e:	d0f1      	beq.n	80007f4 <__aeabi_fsub+0x358>
 8000810:	0013      	movs	r3, r2
 8000812:	2500      	movs	r5, #0
 8000814:	e6fc      	b.n	8000610 <__aeabi_fsub+0x174>
 8000816:	2500      	movs	r5, #0
 8000818:	e6fa      	b.n	8000610 <__aeabi_fsub+0x174>
 800081a:	46c0      	nop			; (mov r8, r8)
 800081c:	7dffffff 	.word	0x7dffffff
 8000820:	fbffffff 	.word	0xfbffffff

08000824 <__aeabi_dadd>:
 8000824:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000826:	464f      	mov	r7, r9
 8000828:	4646      	mov	r6, r8
 800082a:	46d6      	mov	lr, sl
 800082c:	000c      	movs	r4, r1
 800082e:	0309      	lsls	r1, r1, #12
 8000830:	b5c0      	push	{r6, r7, lr}
 8000832:	0a49      	lsrs	r1, r1, #9
 8000834:	0f47      	lsrs	r7, r0, #29
 8000836:	005e      	lsls	r6, r3, #1
 8000838:	4339      	orrs	r1, r7
 800083a:	031f      	lsls	r7, r3, #12
 800083c:	0fdb      	lsrs	r3, r3, #31
 800083e:	469c      	mov	ip, r3
 8000840:	0065      	lsls	r5, r4, #1
 8000842:	0a7b      	lsrs	r3, r7, #9
 8000844:	0f57      	lsrs	r7, r2, #29
 8000846:	431f      	orrs	r7, r3
 8000848:	0d6d      	lsrs	r5, r5, #21
 800084a:	0fe4      	lsrs	r4, r4, #31
 800084c:	0d76      	lsrs	r6, r6, #21
 800084e:	46a1      	mov	r9, r4
 8000850:	00c0      	lsls	r0, r0, #3
 8000852:	46b8      	mov	r8, r7
 8000854:	00d2      	lsls	r2, r2, #3
 8000856:	1bab      	subs	r3, r5, r6
 8000858:	4564      	cmp	r4, ip
 800085a:	d07b      	beq.n	8000954 <__aeabi_dadd+0x130>
 800085c:	2b00      	cmp	r3, #0
 800085e:	dd5f      	ble.n	8000920 <__aeabi_dadd+0xfc>
 8000860:	2e00      	cmp	r6, #0
 8000862:	d000      	beq.n	8000866 <__aeabi_dadd+0x42>
 8000864:	e0a4      	b.n	80009b0 <__aeabi_dadd+0x18c>
 8000866:	003e      	movs	r6, r7
 8000868:	4316      	orrs	r6, r2
 800086a:	d100      	bne.n	800086e <__aeabi_dadd+0x4a>
 800086c:	e112      	b.n	8000a94 <__aeabi_dadd+0x270>
 800086e:	1e5e      	subs	r6, r3, #1
 8000870:	2e00      	cmp	r6, #0
 8000872:	d000      	beq.n	8000876 <__aeabi_dadd+0x52>
 8000874:	e19e      	b.n	8000bb4 <__aeabi_dadd+0x390>
 8000876:	1a87      	subs	r7, r0, r2
 8000878:	4643      	mov	r3, r8
 800087a:	42b8      	cmp	r0, r7
 800087c:	4180      	sbcs	r0, r0
 800087e:	2501      	movs	r5, #1
 8000880:	1ac9      	subs	r1, r1, r3
 8000882:	4240      	negs	r0, r0
 8000884:	1a09      	subs	r1, r1, r0
 8000886:	020b      	lsls	r3, r1, #8
 8000888:	d400      	bmi.n	800088c <__aeabi_dadd+0x68>
 800088a:	e131      	b.n	8000af0 <__aeabi_dadd+0x2cc>
 800088c:	0249      	lsls	r1, r1, #9
 800088e:	0a4e      	lsrs	r6, r1, #9
 8000890:	2e00      	cmp	r6, #0
 8000892:	d100      	bne.n	8000896 <__aeabi_dadd+0x72>
 8000894:	e16e      	b.n	8000b74 <__aeabi_dadd+0x350>
 8000896:	0030      	movs	r0, r6
 8000898:	f001 fdd0 	bl	800243c <__clzsi2>
 800089c:	0003      	movs	r3, r0
 800089e:	3b08      	subs	r3, #8
 80008a0:	2b1f      	cmp	r3, #31
 80008a2:	dd00      	ble.n	80008a6 <__aeabi_dadd+0x82>
 80008a4:	e161      	b.n	8000b6a <__aeabi_dadd+0x346>
 80008a6:	2220      	movs	r2, #32
 80008a8:	0039      	movs	r1, r7
 80008aa:	1ad2      	subs	r2, r2, r3
 80008ac:	409e      	lsls	r6, r3
 80008ae:	40d1      	lsrs	r1, r2
 80008b0:	409f      	lsls	r7, r3
 80008b2:	430e      	orrs	r6, r1
 80008b4:	429d      	cmp	r5, r3
 80008b6:	dd00      	ble.n	80008ba <__aeabi_dadd+0x96>
 80008b8:	e151      	b.n	8000b5e <__aeabi_dadd+0x33a>
 80008ba:	1b5d      	subs	r5, r3, r5
 80008bc:	1c6b      	adds	r3, r5, #1
 80008be:	2b1f      	cmp	r3, #31
 80008c0:	dd00      	ble.n	80008c4 <__aeabi_dadd+0xa0>
 80008c2:	e17c      	b.n	8000bbe <__aeabi_dadd+0x39a>
 80008c4:	2120      	movs	r1, #32
 80008c6:	1ac9      	subs	r1, r1, r3
 80008c8:	003d      	movs	r5, r7
 80008ca:	0030      	movs	r0, r6
 80008cc:	408f      	lsls	r7, r1
 80008ce:	4088      	lsls	r0, r1
 80008d0:	40dd      	lsrs	r5, r3
 80008d2:	1e79      	subs	r1, r7, #1
 80008d4:	418f      	sbcs	r7, r1
 80008d6:	0031      	movs	r1, r6
 80008d8:	2207      	movs	r2, #7
 80008da:	4328      	orrs	r0, r5
 80008dc:	40d9      	lsrs	r1, r3
 80008de:	2500      	movs	r5, #0
 80008e0:	4307      	orrs	r7, r0
 80008e2:	403a      	ands	r2, r7
 80008e4:	2a00      	cmp	r2, #0
 80008e6:	d009      	beq.n	80008fc <__aeabi_dadd+0xd8>
 80008e8:	230f      	movs	r3, #15
 80008ea:	403b      	ands	r3, r7
 80008ec:	2b04      	cmp	r3, #4
 80008ee:	d005      	beq.n	80008fc <__aeabi_dadd+0xd8>
 80008f0:	1d3b      	adds	r3, r7, #4
 80008f2:	42bb      	cmp	r3, r7
 80008f4:	41bf      	sbcs	r7, r7
 80008f6:	427f      	negs	r7, r7
 80008f8:	19c9      	adds	r1, r1, r7
 80008fa:	001f      	movs	r7, r3
 80008fc:	020b      	lsls	r3, r1, #8
 80008fe:	d400      	bmi.n	8000902 <__aeabi_dadd+0xde>
 8000900:	e226      	b.n	8000d50 <__aeabi_dadd+0x52c>
 8000902:	1c6a      	adds	r2, r5, #1
 8000904:	4bc6      	ldr	r3, [pc, #792]	; (8000c20 <__aeabi_dadd+0x3fc>)
 8000906:	0555      	lsls	r5, r2, #21
 8000908:	0d6d      	lsrs	r5, r5, #21
 800090a:	429a      	cmp	r2, r3
 800090c:	d100      	bne.n	8000910 <__aeabi_dadd+0xec>
 800090e:	e106      	b.n	8000b1e <__aeabi_dadd+0x2fa>
 8000910:	4ac4      	ldr	r2, [pc, #784]	; (8000c24 <__aeabi_dadd+0x400>)
 8000912:	08ff      	lsrs	r7, r7, #3
 8000914:	400a      	ands	r2, r1
 8000916:	0753      	lsls	r3, r2, #29
 8000918:	0252      	lsls	r2, r2, #9
 800091a:	433b      	orrs	r3, r7
 800091c:	0b12      	lsrs	r2, r2, #12
 800091e:	e08e      	b.n	8000a3e <__aeabi_dadd+0x21a>
 8000920:	2b00      	cmp	r3, #0
 8000922:	d000      	beq.n	8000926 <__aeabi_dadd+0x102>
 8000924:	e0b8      	b.n	8000a98 <__aeabi_dadd+0x274>
 8000926:	1c6b      	adds	r3, r5, #1
 8000928:	055b      	lsls	r3, r3, #21
 800092a:	0d5b      	lsrs	r3, r3, #21
 800092c:	2b01      	cmp	r3, #1
 800092e:	dc00      	bgt.n	8000932 <__aeabi_dadd+0x10e>
 8000930:	e130      	b.n	8000b94 <__aeabi_dadd+0x370>
 8000932:	1a87      	subs	r7, r0, r2
 8000934:	4643      	mov	r3, r8
 8000936:	42b8      	cmp	r0, r7
 8000938:	41b6      	sbcs	r6, r6
 800093a:	1acb      	subs	r3, r1, r3
 800093c:	4276      	negs	r6, r6
 800093e:	1b9e      	subs	r6, r3, r6
 8000940:	0233      	lsls	r3, r6, #8
 8000942:	d500      	bpl.n	8000946 <__aeabi_dadd+0x122>
 8000944:	e14c      	b.n	8000be0 <__aeabi_dadd+0x3bc>
 8000946:	003b      	movs	r3, r7
 8000948:	4333      	orrs	r3, r6
 800094a:	d1a1      	bne.n	8000890 <__aeabi_dadd+0x6c>
 800094c:	2200      	movs	r2, #0
 800094e:	2400      	movs	r4, #0
 8000950:	2500      	movs	r5, #0
 8000952:	e070      	b.n	8000a36 <__aeabi_dadd+0x212>
 8000954:	2b00      	cmp	r3, #0
 8000956:	dc00      	bgt.n	800095a <__aeabi_dadd+0x136>
 8000958:	e0e5      	b.n	8000b26 <__aeabi_dadd+0x302>
 800095a:	2e00      	cmp	r6, #0
 800095c:	d100      	bne.n	8000960 <__aeabi_dadd+0x13c>
 800095e:	e083      	b.n	8000a68 <__aeabi_dadd+0x244>
 8000960:	4eaf      	ldr	r6, [pc, #700]	; (8000c20 <__aeabi_dadd+0x3fc>)
 8000962:	42b5      	cmp	r5, r6
 8000964:	d060      	beq.n	8000a28 <__aeabi_dadd+0x204>
 8000966:	2680      	movs	r6, #128	; 0x80
 8000968:	0436      	lsls	r6, r6, #16
 800096a:	4337      	orrs	r7, r6
 800096c:	46b8      	mov	r8, r7
 800096e:	2b38      	cmp	r3, #56	; 0x38
 8000970:	dc00      	bgt.n	8000974 <__aeabi_dadd+0x150>
 8000972:	e13e      	b.n	8000bf2 <__aeabi_dadd+0x3ce>
 8000974:	4643      	mov	r3, r8
 8000976:	4313      	orrs	r3, r2
 8000978:	001f      	movs	r7, r3
 800097a:	1e7a      	subs	r2, r7, #1
 800097c:	4197      	sbcs	r7, r2
 800097e:	183f      	adds	r7, r7, r0
 8000980:	4287      	cmp	r7, r0
 8000982:	4180      	sbcs	r0, r0
 8000984:	4240      	negs	r0, r0
 8000986:	1809      	adds	r1, r1, r0
 8000988:	020b      	lsls	r3, r1, #8
 800098a:	d400      	bmi.n	800098e <__aeabi_dadd+0x16a>
 800098c:	e0b0      	b.n	8000af0 <__aeabi_dadd+0x2cc>
 800098e:	4ba4      	ldr	r3, [pc, #656]	; (8000c20 <__aeabi_dadd+0x3fc>)
 8000990:	3501      	adds	r5, #1
 8000992:	429d      	cmp	r5, r3
 8000994:	d100      	bne.n	8000998 <__aeabi_dadd+0x174>
 8000996:	e0c3      	b.n	8000b20 <__aeabi_dadd+0x2fc>
 8000998:	4aa2      	ldr	r2, [pc, #648]	; (8000c24 <__aeabi_dadd+0x400>)
 800099a:	087b      	lsrs	r3, r7, #1
 800099c:	400a      	ands	r2, r1
 800099e:	2101      	movs	r1, #1
 80009a0:	400f      	ands	r7, r1
 80009a2:	431f      	orrs	r7, r3
 80009a4:	0851      	lsrs	r1, r2, #1
 80009a6:	07d3      	lsls	r3, r2, #31
 80009a8:	2207      	movs	r2, #7
 80009aa:	431f      	orrs	r7, r3
 80009ac:	403a      	ands	r2, r7
 80009ae:	e799      	b.n	80008e4 <__aeabi_dadd+0xc0>
 80009b0:	4e9b      	ldr	r6, [pc, #620]	; (8000c20 <__aeabi_dadd+0x3fc>)
 80009b2:	42b5      	cmp	r5, r6
 80009b4:	d038      	beq.n	8000a28 <__aeabi_dadd+0x204>
 80009b6:	2680      	movs	r6, #128	; 0x80
 80009b8:	0436      	lsls	r6, r6, #16
 80009ba:	4337      	orrs	r7, r6
 80009bc:	46b8      	mov	r8, r7
 80009be:	2b38      	cmp	r3, #56	; 0x38
 80009c0:	dd00      	ble.n	80009c4 <__aeabi_dadd+0x1a0>
 80009c2:	e0dc      	b.n	8000b7e <__aeabi_dadd+0x35a>
 80009c4:	2b1f      	cmp	r3, #31
 80009c6:	dc00      	bgt.n	80009ca <__aeabi_dadd+0x1a6>
 80009c8:	e130      	b.n	8000c2c <__aeabi_dadd+0x408>
 80009ca:	001e      	movs	r6, r3
 80009cc:	4647      	mov	r7, r8
 80009ce:	3e20      	subs	r6, #32
 80009d0:	40f7      	lsrs	r7, r6
 80009d2:	46bc      	mov	ip, r7
 80009d4:	2b20      	cmp	r3, #32
 80009d6:	d004      	beq.n	80009e2 <__aeabi_dadd+0x1be>
 80009d8:	2640      	movs	r6, #64	; 0x40
 80009da:	1af3      	subs	r3, r6, r3
 80009dc:	4646      	mov	r6, r8
 80009de:	409e      	lsls	r6, r3
 80009e0:	4332      	orrs	r2, r6
 80009e2:	0017      	movs	r7, r2
 80009e4:	4663      	mov	r3, ip
 80009e6:	1e7a      	subs	r2, r7, #1
 80009e8:	4197      	sbcs	r7, r2
 80009ea:	431f      	orrs	r7, r3
 80009ec:	e0cc      	b.n	8000b88 <__aeabi_dadd+0x364>
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d100      	bne.n	80009f4 <__aeabi_dadd+0x1d0>
 80009f2:	e204      	b.n	8000dfe <__aeabi_dadd+0x5da>
 80009f4:	4643      	mov	r3, r8
 80009f6:	4313      	orrs	r3, r2
 80009f8:	d100      	bne.n	80009fc <__aeabi_dadd+0x1d8>
 80009fa:	e159      	b.n	8000cb0 <__aeabi_dadd+0x48c>
 80009fc:	074b      	lsls	r3, r1, #29
 80009fe:	08c0      	lsrs	r0, r0, #3
 8000a00:	4318      	orrs	r0, r3
 8000a02:	2380      	movs	r3, #128	; 0x80
 8000a04:	08c9      	lsrs	r1, r1, #3
 8000a06:	031b      	lsls	r3, r3, #12
 8000a08:	4219      	tst	r1, r3
 8000a0a:	d008      	beq.n	8000a1e <__aeabi_dadd+0x1fa>
 8000a0c:	4645      	mov	r5, r8
 8000a0e:	08ed      	lsrs	r5, r5, #3
 8000a10:	421d      	tst	r5, r3
 8000a12:	d104      	bne.n	8000a1e <__aeabi_dadd+0x1fa>
 8000a14:	4643      	mov	r3, r8
 8000a16:	08d0      	lsrs	r0, r2, #3
 8000a18:	0759      	lsls	r1, r3, #29
 8000a1a:	4308      	orrs	r0, r1
 8000a1c:	0029      	movs	r1, r5
 8000a1e:	0f42      	lsrs	r2, r0, #29
 8000a20:	00c9      	lsls	r1, r1, #3
 8000a22:	4d7f      	ldr	r5, [pc, #508]	; (8000c20 <__aeabi_dadd+0x3fc>)
 8000a24:	4311      	orrs	r1, r2
 8000a26:	00c0      	lsls	r0, r0, #3
 8000a28:	074b      	lsls	r3, r1, #29
 8000a2a:	08ca      	lsrs	r2, r1, #3
 8000a2c:	497c      	ldr	r1, [pc, #496]	; (8000c20 <__aeabi_dadd+0x3fc>)
 8000a2e:	08c0      	lsrs	r0, r0, #3
 8000a30:	4303      	orrs	r3, r0
 8000a32:	428d      	cmp	r5, r1
 8000a34:	d068      	beq.n	8000b08 <__aeabi_dadd+0x2e4>
 8000a36:	0312      	lsls	r2, r2, #12
 8000a38:	056d      	lsls	r5, r5, #21
 8000a3a:	0b12      	lsrs	r2, r2, #12
 8000a3c:	0d6d      	lsrs	r5, r5, #21
 8000a3e:	2100      	movs	r1, #0
 8000a40:	0312      	lsls	r2, r2, #12
 8000a42:	0018      	movs	r0, r3
 8000a44:	0b13      	lsrs	r3, r2, #12
 8000a46:	0d0a      	lsrs	r2, r1, #20
 8000a48:	0512      	lsls	r2, r2, #20
 8000a4a:	431a      	orrs	r2, r3
 8000a4c:	4b76      	ldr	r3, [pc, #472]	; (8000c28 <__aeabi_dadd+0x404>)
 8000a4e:	052d      	lsls	r5, r5, #20
 8000a50:	4013      	ands	r3, r2
 8000a52:	432b      	orrs	r3, r5
 8000a54:	005b      	lsls	r3, r3, #1
 8000a56:	07e4      	lsls	r4, r4, #31
 8000a58:	085b      	lsrs	r3, r3, #1
 8000a5a:	4323      	orrs	r3, r4
 8000a5c:	0019      	movs	r1, r3
 8000a5e:	bc1c      	pop	{r2, r3, r4}
 8000a60:	4690      	mov	r8, r2
 8000a62:	4699      	mov	r9, r3
 8000a64:	46a2      	mov	sl, r4
 8000a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a68:	003e      	movs	r6, r7
 8000a6a:	4316      	orrs	r6, r2
 8000a6c:	d012      	beq.n	8000a94 <__aeabi_dadd+0x270>
 8000a6e:	1e5e      	subs	r6, r3, #1
 8000a70:	2e00      	cmp	r6, #0
 8000a72:	d000      	beq.n	8000a76 <__aeabi_dadd+0x252>
 8000a74:	e100      	b.n	8000c78 <__aeabi_dadd+0x454>
 8000a76:	1887      	adds	r7, r0, r2
 8000a78:	4287      	cmp	r7, r0
 8000a7a:	4180      	sbcs	r0, r0
 8000a7c:	4441      	add	r1, r8
 8000a7e:	4240      	negs	r0, r0
 8000a80:	1809      	adds	r1, r1, r0
 8000a82:	2501      	movs	r5, #1
 8000a84:	020b      	lsls	r3, r1, #8
 8000a86:	d533      	bpl.n	8000af0 <__aeabi_dadd+0x2cc>
 8000a88:	2502      	movs	r5, #2
 8000a8a:	e785      	b.n	8000998 <__aeabi_dadd+0x174>
 8000a8c:	4664      	mov	r4, ip
 8000a8e:	0033      	movs	r3, r6
 8000a90:	4641      	mov	r1, r8
 8000a92:	0010      	movs	r0, r2
 8000a94:	001d      	movs	r5, r3
 8000a96:	e7c7      	b.n	8000a28 <__aeabi_dadd+0x204>
 8000a98:	2d00      	cmp	r5, #0
 8000a9a:	d000      	beq.n	8000a9e <__aeabi_dadd+0x27a>
 8000a9c:	e0da      	b.n	8000c54 <__aeabi_dadd+0x430>
 8000a9e:	000c      	movs	r4, r1
 8000aa0:	4304      	orrs	r4, r0
 8000aa2:	d0f3      	beq.n	8000a8c <__aeabi_dadd+0x268>
 8000aa4:	1c5c      	adds	r4, r3, #1
 8000aa6:	d100      	bne.n	8000aaa <__aeabi_dadd+0x286>
 8000aa8:	e19f      	b.n	8000dea <__aeabi_dadd+0x5c6>
 8000aaa:	4c5d      	ldr	r4, [pc, #372]	; (8000c20 <__aeabi_dadd+0x3fc>)
 8000aac:	42a6      	cmp	r6, r4
 8000aae:	d100      	bne.n	8000ab2 <__aeabi_dadd+0x28e>
 8000ab0:	e12f      	b.n	8000d12 <__aeabi_dadd+0x4ee>
 8000ab2:	43db      	mvns	r3, r3
 8000ab4:	2b38      	cmp	r3, #56	; 0x38
 8000ab6:	dd00      	ble.n	8000aba <__aeabi_dadd+0x296>
 8000ab8:	e166      	b.n	8000d88 <__aeabi_dadd+0x564>
 8000aba:	2b1f      	cmp	r3, #31
 8000abc:	dd00      	ble.n	8000ac0 <__aeabi_dadd+0x29c>
 8000abe:	e183      	b.n	8000dc8 <__aeabi_dadd+0x5a4>
 8000ac0:	2420      	movs	r4, #32
 8000ac2:	0005      	movs	r5, r0
 8000ac4:	1ae4      	subs	r4, r4, r3
 8000ac6:	000f      	movs	r7, r1
 8000ac8:	40dd      	lsrs	r5, r3
 8000aca:	40d9      	lsrs	r1, r3
 8000acc:	40a0      	lsls	r0, r4
 8000ace:	4643      	mov	r3, r8
 8000ad0:	40a7      	lsls	r7, r4
 8000ad2:	1a5b      	subs	r3, r3, r1
 8000ad4:	1e44      	subs	r4, r0, #1
 8000ad6:	41a0      	sbcs	r0, r4
 8000ad8:	4698      	mov	r8, r3
 8000ada:	432f      	orrs	r7, r5
 8000adc:	4338      	orrs	r0, r7
 8000ade:	1a17      	subs	r7, r2, r0
 8000ae0:	42ba      	cmp	r2, r7
 8000ae2:	4192      	sbcs	r2, r2
 8000ae4:	4643      	mov	r3, r8
 8000ae6:	4252      	negs	r2, r2
 8000ae8:	1a99      	subs	r1, r3, r2
 8000aea:	4664      	mov	r4, ip
 8000aec:	0035      	movs	r5, r6
 8000aee:	e6ca      	b.n	8000886 <__aeabi_dadd+0x62>
 8000af0:	2207      	movs	r2, #7
 8000af2:	403a      	ands	r2, r7
 8000af4:	2a00      	cmp	r2, #0
 8000af6:	d000      	beq.n	8000afa <__aeabi_dadd+0x2d6>
 8000af8:	e6f6      	b.n	80008e8 <__aeabi_dadd+0xc4>
 8000afa:	074b      	lsls	r3, r1, #29
 8000afc:	08ca      	lsrs	r2, r1, #3
 8000afe:	4948      	ldr	r1, [pc, #288]	; (8000c20 <__aeabi_dadd+0x3fc>)
 8000b00:	08ff      	lsrs	r7, r7, #3
 8000b02:	433b      	orrs	r3, r7
 8000b04:	428d      	cmp	r5, r1
 8000b06:	d196      	bne.n	8000a36 <__aeabi_dadd+0x212>
 8000b08:	0019      	movs	r1, r3
 8000b0a:	4311      	orrs	r1, r2
 8000b0c:	d100      	bne.n	8000b10 <__aeabi_dadd+0x2ec>
 8000b0e:	e19e      	b.n	8000e4e <__aeabi_dadd+0x62a>
 8000b10:	2180      	movs	r1, #128	; 0x80
 8000b12:	0309      	lsls	r1, r1, #12
 8000b14:	430a      	orrs	r2, r1
 8000b16:	0312      	lsls	r2, r2, #12
 8000b18:	0b12      	lsrs	r2, r2, #12
 8000b1a:	4d41      	ldr	r5, [pc, #260]	; (8000c20 <__aeabi_dadd+0x3fc>)
 8000b1c:	e78f      	b.n	8000a3e <__aeabi_dadd+0x21a>
 8000b1e:	0015      	movs	r5, r2
 8000b20:	2200      	movs	r2, #0
 8000b22:	2300      	movs	r3, #0
 8000b24:	e78b      	b.n	8000a3e <__aeabi_dadd+0x21a>
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d000      	beq.n	8000b2c <__aeabi_dadd+0x308>
 8000b2a:	e0c7      	b.n	8000cbc <__aeabi_dadd+0x498>
 8000b2c:	1c6b      	adds	r3, r5, #1
 8000b2e:	055f      	lsls	r7, r3, #21
 8000b30:	0d7f      	lsrs	r7, r7, #21
 8000b32:	2f01      	cmp	r7, #1
 8000b34:	dc00      	bgt.n	8000b38 <__aeabi_dadd+0x314>
 8000b36:	e0f1      	b.n	8000d1c <__aeabi_dadd+0x4f8>
 8000b38:	4d39      	ldr	r5, [pc, #228]	; (8000c20 <__aeabi_dadd+0x3fc>)
 8000b3a:	42ab      	cmp	r3, r5
 8000b3c:	d100      	bne.n	8000b40 <__aeabi_dadd+0x31c>
 8000b3e:	e0b9      	b.n	8000cb4 <__aeabi_dadd+0x490>
 8000b40:	1885      	adds	r5, r0, r2
 8000b42:	000a      	movs	r2, r1
 8000b44:	4285      	cmp	r5, r0
 8000b46:	4189      	sbcs	r1, r1
 8000b48:	4442      	add	r2, r8
 8000b4a:	4249      	negs	r1, r1
 8000b4c:	1851      	adds	r1, r2, r1
 8000b4e:	2207      	movs	r2, #7
 8000b50:	07cf      	lsls	r7, r1, #31
 8000b52:	086d      	lsrs	r5, r5, #1
 8000b54:	432f      	orrs	r7, r5
 8000b56:	0849      	lsrs	r1, r1, #1
 8000b58:	403a      	ands	r2, r7
 8000b5a:	001d      	movs	r5, r3
 8000b5c:	e6c2      	b.n	80008e4 <__aeabi_dadd+0xc0>
 8000b5e:	2207      	movs	r2, #7
 8000b60:	4930      	ldr	r1, [pc, #192]	; (8000c24 <__aeabi_dadd+0x400>)
 8000b62:	1aed      	subs	r5, r5, r3
 8000b64:	4031      	ands	r1, r6
 8000b66:	403a      	ands	r2, r7
 8000b68:	e6bc      	b.n	80008e4 <__aeabi_dadd+0xc0>
 8000b6a:	003e      	movs	r6, r7
 8000b6c:	3828      	subs	r0, #40	; 0x28
 8000b6e:	4086      	lsls	r6, r0
 8000b70:	2700      	movs	r7, #0
 8000b72:	e69f      	b.n	80008b4 <__aeabi_dadd+0x90>
 8000b74:	0038      	movs	r0, r7
 8000b76:	f001 fc61 	bl	800243c <__clzsi2>
 8000b7a:	3020      	adds	r0, #32
 8000b7c:	e68e      	b.n	800089c <__aeabi_dadd+0x78>
 8000b7e:	4643      	mov	r3, r8
 8000b80:	4313      	orrs	r3, r2
 8000b82:	001f      	movs	r7, r3
 8000b84:	1e7a      	subs	r2, r7, #1
 8000b86:	4197      	sbcs	r7, r2
 8000b88:	1bc7      	subs	r7, r0, r7
 8000b8a:	42b8      	cmp	r0, r7
 8000b8c:	4180      	sbcs	r0, r0
 8000b8e:	4240      	negs	r0, r0
 8000b90:	1a09      	subs	r1, r1, r0
 8000b92:	e678      	b.n	8000886 <__aeabi_dadd+0x62>
 8000b94:	000e      	movs	r6, r1
 8000b96:	003b      	movs	r3, r7
 8000b98:	4306      	orrs	r6, r0
 8000b9a:	4313      	orrs	r3, r2
 8000b9c:	2d00      	cmp	r5, #0
 8000b9e:	d161      	bne.n	8000c64 <__aeabi_dadd+0x440>
 8000ba0:	2e00      	cmp	r6, #0
 8000ba2:	d000      	beq.n	8000ba6 <__aeabi_dadd+0x382>
 8000ba4:	e0f4      	b.n	8000d90 <__aeabi_dadd+0x56c>
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d100      	bne.n	8000bac <__aeabi_dadd+0x388>
 8000baa:	e11b      	b.n	8000de4 <__aeabi_dadd+0x5c0>
 8000bac:	4664      	mov	r4, ip
 8000bae:	0039      	movs	r1, r7
 8000bb0:	0010      	movs	r0, r2
 8000bb2:	e739      	b.n	8000a28 <__aeabi_dadd+0x204>
 8000bb4:	4f1a      	ldr	r7, [pc, #104]	; (8000c20 <__aeabi_dadd+0x3fc>)
 8000bb6:	42bb      	cmp	r3, r7
 8000bb8:	d07a      	beq.n	8000cb0 <__aeabi_dadd+0x48c>
 8000bba:	0033      	movs	r3, r6
 8000bbc:	e6ff      	b.n	80009be <__aeabi_dadd+0x19a>
 8000bbe:	0030      	movs	r0, r6
 8000bc0:	3d1f      	subs	r5, #31
 8000bc2:	40e8      	lsrs	r0, r5
 8000bc4:	2b20      	cmp	r3, #32
 8000bc6:	d003      	beq.n	8000bd0 <__aeabi_dadd+0x3ac>
 8000bc8:	2140      	movs	r1, #64	; 0x40
 8000bca:	1acb      	subs	r3, r1, r3
 8000bcc:	409e      	lsls	r6, r3
 8000bce:	4337      	orrs	r7, r6
 8000bd0:	1e7b      	subs	r3, r7, #1
 8000bd2:	419f      	sbcs	r7, r3
 8000bd4:	2207      	movs	r2, #7
 8000bd6:	4307      	orrs	r7, r0
 8000bd8:	403a      	ands	r2, r7
 8000bda:	2100      	movs	r1, #0
 8000bdc:	2500      	movs	r5, #0
 8000bde:	e789      	b.n	8000af4 <__aeabi_dadd+0x2d0>
 8000be0:	1a17      	subs	r7, r2, r0
 8000be2:	4643      	mov	r3, r8
 8000be4:	42ba      	cmp	r2, r7
 8000be6:	41b6      	sbcs	r6, r6
 8000be8:	1a59      	subs	r1, r3, r1
 8000bea:	4276      	negs	r6, r6
 8000bec:	1b8e      	subs	r6, r1, r6
 8000bee:	4664      	mov	r4, ip
 8000bf0:	e64e      	b.n	8000890 <__aeabi_dadd+0x6c>
 8000bf2:	2b1f      	cmp	r3, #31
 8000bf4:	dd00      	ble.n	8000bf8 <__aeabi_dadd+0x3d4>
 8000bf6:	e0ad      	b.n	8000d54 <__aeabi_dadd+0x530>
 8000bf8:	2620      	movs	r6, #32
 8000bfa:	4647      	mov	r7, r8
 8000bfc:	1af6      	subs	r6, r6, r3
 8000bfe:	40b7      	lsls	r7, r6
 8000c00:	46b9      	mov	r9, r7
 8000c02:	0017      	movs	r7, r2
 8000c04:	46b2      	mov	sl, r6
 8000c06:	40df      	lsrs	r7, r3
 8000c08:	464e      	mov	r6, r9
 8000c0a:	433e      	orrs	r6, r7
 8000c0c:	0037      	movs	r7, r6
 8000c0e:	4656      	mov	r6, sl
 8000c10:	40b2      	lsls	r2, r6
 8000c12:	1e56      	subs	r6, r2, #1
 8000c14:	41b2      	sbcs	r2, r6
 8000c16:	4317      	orrs	r7, r2
 8000c18:	4642      	mov	r2, r8
 8000c1a:	40da      	lsrs	r2, r3
 8000c1c:	1889      	adds	r1, r1, r2
 8000c1e:	e6ae      	b.n	800097e <__aeabi_dadd+0x15a>
 8000c20:	000007ff 	.word	0x000007ff
 8000c24:	ff7fffff 	.word	0xff7fffff
 8000c28:	800fffff 	.word	0x800fffff
 8000c2c:	2620      	movs	r6, #32
 8000c2e:	4647      	mov	r7, r8
 8000c30:	1af6      	subs	r6, r6, r3
 8000c32:	40b7      	lsls	r7, r6
 8000c34:	46b9      	mov	r9, r7
 8000c36:	0017      	movs	r7, r2
 8000c38:	46b2      	mov	sl, r6
 8000c3a:	40df      	lsrs	r7, r3
 8000c3c:	464e      	mov	r6, r9
 8000c3e:	433e      	orrs	r6, r7
 8000c40:	0037      	movs	r7, r6
 8000c42:	4656      	mov	r6, sl
 8000c44:	40b2      	lsls	r2, r6
 8000c46:	1e56      	subs	r6, r2, #1
 8000c48:	41b2      	sbcs	r2, r6
 8000c4a:	4317      	orrs	r7, r2
 8000c4c:	4642      	mov	r2, r8
 8000c4e:	40da      	lsrs	r2, r3
 8000c50:	1a89      	subs	r1, r1, r2
 8000c52:	e799      	b.n	8000b88 <__aeabi_dadd+0x364>
 8000c54:	4c7f      	ldr	r4, [pc, #508]	; (8000e54 <__aeabi_dadd+0x630>)
 8000c56:	42a6      	cmp	r6, r4
 8000c58:	d05b      	beq.n	8000d12 <__aeabi_dadd+0x4ee>
 8000c5a:	2480      	movs	r4, #128	; 0x80
 8000c5c:	0424      	lsls	r4, r4, #16
 8000c5e:	425b      	negs	r3, r3
 8000c60:	4321      	orrs	r1, r4
 8000c62:	e727      	b.n	8000ab4 <__aeabi_dadd+0x290>
 8000c64:	2e00      	cmp	r6, #0
 8000c66:	d10c      	bne.n	8000c82 <__aeabi_dadd+0x45e>
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d100      	bne.n	8000c6e <__aeabi_dadd+0x44a>
 8000c6c:	e0cb      	b.n	8000e06 <__aeabi_dadd+0x5e2>
 8000c6e:	4664      	mov	r4, ip
 8000c70:	0039      	movs	r1, r7
 8000c72:	0010      	movs	r0, r2
 8000c74:	4d77      	ldr	r5, [pc, #476]	; (8000e54 <__aeabi_dadd+0x630>)
 8000c76:	e6d7      	b.n	8000a28 <__aeabi_dadd+0x204>
 8000c78:	4f76      	ldr	r7, [pc, #472]	; (8000e54 <__aeabi_dadd+0x630>)
 8000c7a:	42bb      	cmp	r3, r7
 8000c7c:	d018      	beq.n	8000cb0 <__aeabi_dadd+0x48c>
 8000c7e:	0033      	movs	r3, r6
 8000c80:	e675      	b.n	800096e <__aeabi_dadd+0x14a>
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d014      	beq.n	8000cb0 <__aeabi_dadd+0x48c>
 8000c86:	074b      	lsls	r3, r1, #29
 8000c88:	08c0      	lsrs	r0, r0, #3
 8000c8a:	4318      	orrs	r0, r3
 8000c8c:	2380      	movs	r3, #128	; 0x80
 8000c8e:	08c9      	lsrs	r1, r1, #3
 8000c90:	031b      	lsls	r3, r3, #12
 8000c92:	4219      	tst	r1, r3
 8000c94:	d007      	beq.n	8000ca6 <__aeabi_dadd+0x482>
 8000c96:	08fc      	lsrs	r4, r7, #3
 8000c98:	421c      	tst	r4, r3
 8000c9a:	d104      	bne.n	8000ca6 <__aeabi_dadd+0x482>
 8000c9c:	0779      	lsls	r1, r7, #29
 8000c9e:	08d0      	lsrs	r0, r2, #3
 8000ca0:	4308      	orrs	r0, r1
 8000ca2:	46e1      	mov	r9, ip
 8000ca4:	0021      	movs	r1, r4
 8000ca6:	464c      	mov	r4, r9
 8000ca8:	0f42      	lsrs	r2, r0, #29
 8000caa:	00c9      	lsls	r1, r1, #3
 8000cac:	4311      	orrs	r1, r2
 8000cae:	00c0      	lsls	r0, r0, #3
 8000cb0:	4d68      	ldr	r5, [pc, #416]	; (8000e54 <__aeabi_dadd+0x630>)
 8000cb2:	e6b9      	b.n	8000a28 <__aeabi_dadd+0x204>
 8000cb4:	001d      	movs	r5, r3
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	2300      	movs	r3, #0
 8000cba:	e6c0      	b.n	8000a3e <__aeabi_dadd+0x21a>
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d15b      	bne.n	8000d78 <__aeabi_dadd+0x554>
 8000cc0:	000d      	movs	r5, r1
 8000cc2:	4305      	orrs	r5, r0
 8000cc4:	d100      	bne.n	8000cc8 <__aeabi_dadd+0x4a4>
 8000cc6:	e6e2      	b.n	8000a8e <__aeabi_dadd+0x26a>
 8000cc8:	1c5d      	adds	r5, r3, #1
 8000cca:	d100      	bne.n	8000cce <__aeabi_dadd+0x4aa>
 8000ccc:	e0b0      	b.n	8000e30 <__aeabi_dadd+0x60c>
 8000cce:	4d61      	ldr	r5, [pc, #388]	; (8000e54 <__aeabi_dadd+0x630>)
 8000cd0:	42ae      	cmp	r6, r5
 8000cd2:	d01f      	beq.n	8000d14 <__aeabi_dadd+0x4f0>
 8000cd4:	43db      	mvns	r3, r3
 8000cd6:	2b38      	cmp	r3, #56	; 0x38
 8000cd8:	dc71      	bgt.n	8000dbe <__aeabi_dadd+0x59a>
 8000cda:	2b1f      	cmp	r3, #31
 8000cdc:	dd00      	ble.n	8000ce0 <__aeabi_dadd+0x4bc>
 8000cde:	e096      	b.n	8000e0e <__aeabi_dadd+0x5ea>
 8000ce0:	2520      	movs	r5, #32
 8000ce2:	000f      	movs	r7, r1
 8000ce4:	1aed      	subs	r5, r5, r3
 8000ce6:	40af      	lsls	r7, r5
 8000ce8:	46b9      	mov	r9, r7
 8000cea:	0007      	movs	r7, r0
 8000cec:	46aa      	mov	sl, r5
 8000cee:	40df      	lsrs	r7, r3
 8000cf0:	464d      	mov	r5, r9
 8000cf2:	433d      	orrs	r5, r7
 8000cf4:	002f      	movs	r7, r5
 8000cf6:	4655      	mov	r5, sl
 8000cf8:	40a8      	lsls	r0, r5
 8000cfa:	40d9      	lsrs	r1, r3
 8000cfc:	1e45      	subs	r5, r0, #1
 8000cfe:	41a8      	sbcs	r0, r5
 8000d00:	4488      	add	r8, r1
 8000d02:	4307      	orrs	r7, r0
 8000d04:	18bf      	adds	r7, r7, r2
 8000d06:	4297      	cmp	r7, r2
 8000d08:	4192      	sbcs	r2, r2
 8000d0a:	4251      	negs	r1, r2
 8000d0c:	4441      	add	r1, r8
 8000d0e:	0035      	movs	r5, r6
 8000d10:	e63a      	b.n	8000988 <__aeabi_dadd+0x164>
 8000d12:	4664      	mov	r4, ip
 8000d14:	0035      	movs	r5, r6
 8000d16:	4641      	mov	r1, r8
 8000d18:	0010      	movs	r0, r2
 8000d1a:	e685      	b.n	8000a28 <__aeabi_dadd+0x204>
 8000d1c:	000b      	movs	r3, r1
 8000d1e:	4303      	orrs	r3, r0
 8000d20:	2d00      	cmp	r5, #0
 8000d22:	d000      	beq.n	8000d26 <__aeabi_dadd+0x502>
 8000d24:	e663      	b.n	80009ee <__aeabi_dadd+0x1ca>
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d0f5      	beq.n	8000d16 <__aeabi_dadd+0x4f2>
 8000d2a:	4643      	mov	r3, r8
 8000d2c:	4313      	orrs	r3, r2
 8000d2e:	d100      	bne.n	8000d32 <__aeabi_dadd+0x50e>
 8000d30:	e67a      	b.n	8000a28 <__aeabi_dadd+0x204>
 8000d32:	1887      	adds	r7, r0, r2
 8000d34:	4287      	cmp	r7, r0
 8000d36:	4180      	sbcs	r0, r0
 8000d38:	2207      	movs	r2, #7
 8000d3a:	4441      	add	r1, r8
 8000d3c:	4240      	negs	r0, r0
 8000d3e:	1809      	adds	r1, r1, r0
 8000d40:	403a      	ands	r2, r7
 8000d42:	020b      	lsls	r3, r1, #8
 8000d44:	d400      	bmi.n	8000d48 <__aeabi_dadd+0x524>
 8000d46:	e6d5      	b.n	8000af4 <__aeabi_dadd+0x2d0>
 8000d48:	4b43      	ldr	r3, [pc, #268]	; (8000e58 <__aeabi_dadd+0x634>)
 8000d4a:	3501      	adds	r5, #1
 8000d4c:	4019      	ands	r1, r3
 8000d4e:	e5c9      	b.n	80008e4 <__aeabi_dadd+0xc0>
 8000d50:	0038      	movs	r0, r7
 8000d52:	e669      	b.n	8000a28 <__aeabi_dadd+0x204>
 8000d54:	001e      	movs	r6, r3
 8000d56:	4647      	mov	r7, r8
 8000d58:	3e20      	subs	r6, #32
 8000d5a:	40f7      	lsrs	r7, r6
 8000d5c:	46bc      	mov	ip, r7
 8000d5e:	2b20      	cmp	r3, #32
 8000d60:	d004      	beq.n	8000d6c <__aeabi_dadd+0x548>
 8000d62:	2640      	movs	r6, #64	; 0x40
 8000d64:	1af3      	subs	r3, r6, r3
 8000d66:	4646      	mov	r6, r8
 8000d68:	409e      	lsls	r6, r3
 8000d6a:	4332      	orrs	r2, r6
 8000d6c:	0017      	movs	r7, r2
 8000d6e:	4663      	mov	r3, ip
 8000d70:	1e7a      	subs	r2, r7, #1
 8000d72:	4197      	sbcs	r7, r2
 8000d74:	431f      	orrs	r7, r3
 8000d76:	e602      	b.n	800097e <__aeabi_dadd+0x15a>
 8000d78:	4d36      	ldr	r5, [pc, #216]	; (8000e54 <__aeabi_dadd+0x630>)
 8000d7a:	42ae      	cmp	r6, r5
 8000d7c:	d0ca      	beq.n	8000d14 <__aeabi_dadd+0x4f0>
 8000d7e:	2580      	movs	r5, #128	; 0x80
 8000d80:	042d      	lsls	r5, r5, #16
 8000d82:	425b      	negs	r3, r3
 8000d84:	4329      	orrs	r1, r5
 8000d86:	e7a6      	b.n	8000cd6 <__aeabi_dadd+0x4b2>
 8000d88:	4308      	orrs	r0, r1
 8000d8a:	1e41      	subs	r1, r0, #1
 8000d8c:	4188      	sbcs	r0, r1
 8000d8e:	e6a6      	b.n	8000ade <__aeabi_dadd+0x2ba>
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d100      	bne.n	8000d96 <__aeabi_dadd+0x572>
 8000d94:	e648      	b.n	8000a28 <__aeabi_dadd+0x204>
 8000d96:	1a87      	subs	r7, r0, r2
 8000d98:	4643      	mov	r3, r8
 8000d9a:	42b8      	cmp	r0, r7
 8000d9c:	41b6      	sbcs	r6, r6
 8000d9e:	1acb      	subs	r3, r1, r3
 8000da0:	4276      	negs	r6, r6
 8000da2:	1b9e      	subs	r6, r3, r6
 8000da4:	0233      	lsls	r3, r6, #8
 8000da6:	d54b      	bpl.n	8000e40 <__aeabi_dadd+0x61c>
 8000da8:	1a17      	subs	r7, r2, r0
 8000daa:	4643      	mov	r3, r8
 8000dac:	42ba      	cmp	r2, r7
 8000dae:	4192      	sbcs	r2, r2
 8000db0:	1a59      	subs	r1, r3, r1
 8000db2:	4252      	negs	r2, r2
 8000db4:	1a89      	subs	r1, r1, r2
 8000db6:	2207      	movs	r2, #7
 8000db8:	4664      	mov	r4, ip
 8000dba:	403a      	ands	r2, r7
 8000dbc:	e592      	b.n	80008e4 <__aeabi_dadd+0xc0>
 8000dbe:	4301      	orrs	r1, r0
 8000dc0:	000f      	movs	r7, r1
 8000dc2:	1e79      	subs	r1, r7, #1
 8000dc4:	418f      	sbcs	r7, r1
 8000dc6:	e79d      	b.n	8000d04 <__aeabi_dadd+0x4e0>
 8000dc8:	001c      	movs	r4, r3
 8000dca:	000f      	movs	r7, r1
 8000dcc:	3c20      	subs	r4, #32
 8000dce:	40e7      	lsrs	r7, r4
 8000dd0:	2b20      	cmp	r3, #32
 8000dd2:	d003      	beq.n	8000ddc <__aeabi_dadd+0x5b8>
 8000dd4:	2440      	movs	r4, #64	; 0x40
 8000dd6:	1ae3      	subs	r3, r4, r3
 8000dd8:	4099      	lsls	r1, r3
 8000dda:	4308      	orrs	r0, r1
 8000ddc:	1e41      	subs	r1, r0, #1
 8000dde:	4188      	sbcs	r0, r1
 8000de0:	4338      	orrs	r0, r7
 8000de2:	e67c      	b.n	8000ade <__aeabi_dadd+0x2ba>
 8000de4:	2200      	movs	r2, #0
 8000de6:	2400      	movs	r4, #0
 8000de8:	e625      	b.n	8000a36 <__aeabi_dadd+0x212>
 8000dea:	1a17      	subs	r7, r2, r0
 8000dec:	4643      	mov	r3, r8
 8000dee:	42ba      	cmp	r2, r7
 8000df0:	4192      	sbcs	r2, r2
 8000df2:	1a59      	subs	r1, r3, r1
 8000df4:	4252      	negs	r2, r2
 8000df6:	1a89      	subs	r1, r1, r2
 8000df8:	4664      	mov	r4, ip
 8000dfa:	0035      	movs	r5, r6
 8000dfc:	e543      	b.n	8000886 <__aeabi_dadd+0x62>
 8000dfe:	4641      	mov	r1, r8
 8000e00:	0010      	movs	r0, r2
 8000e02:	4d14      	ldr	r5, [pc, #80]	; (8000e54 <__aeabi_dadd+0x630>)
 8000e04:	e610      	b.n	8000a28 <__aeabi_dadd+0x204>
 8000e06:	2280      	movs	r2, #128	; 0x80
 8000e08:	2400      	movs	r4, #0
 8000e0a:	0312      	lsls	r2, r2, #12
 8000e0c:	e680      	b.n	8000b10 <__aeabi_dadd+0x2ec>
 8000e0e:	001d      	movs	r5, r3
 8000e10:	000f      	movs	r7, r1
 8000e12:	3d20      	subs	r5, #32
 8000e14:	40ef      	lsrs	r7, r5
 8000e16:	46bc      	mov	ip, r7
 8000e18:	2b20      	cmp	r3, #32
 8000e1a:	d003      	beq.n	8000e24 <__aeabi_dadd+0x600>
 8000e1c:	2540      	movs	r5, #64	; 0x40
 8000e1e:	1aeb      	subs	r3, r5, r3
 8000e20:	4099      	lsls	r1, r3
 8000e22:	4308      	orrs	r0, r1
 8000e24:	0007      	movs	r7, r0
 8000e26:	4663      	mov	r3, ip
 8000e28:	1e78      	subs	r0, r7, #1
 8000e2a:	4187      	sbcs	r7, r0
 8000e2c:	431f      	orrs	r7, r3
 8000e2e:	e769      	b.n	8000d04 <__aeabi_dadd+0x4e0>
 8000e30:	1887      	adds	r7, r0, r2
 8000e32:	4297      	cmp	r7, r2
 8000e34:	419b      	sbcs	r3, r3
 8000e36:	4441      	add	r1, r8
 8000e38:	425b      	negs	r3, r3
 8000e3a:	18c9      	adds	r1, r1, r3
 8000e3c:	0035      	movs	r5, r6
 8000e3e:	e5a3      	b.n	8000988 <__aeabi_dadd+0x164>
 8000e40:	003b      	movs	r3, r7
 8000e42:	4333      	orrs	r3, r6
 8000e44:	d0ce      	beq.n	8000de4 <__aeabi_dadd+0x5c0>
 8000e46:	2207      	movs	r2, #7
 8000e48:	0031      	movs	r1, r6
 8000e4a:	403a      	ands	r2, r7
 8000e4c:	e652      	b.n	8000af4 <__aeabi_dadd+0x2d0>
 8000e4e:	2300      	movs	r3, #0
 8000e50:	001a      	movs	r2, r3
 8000e52:	e5f4      	b.n	8000a3e <__aeabi_dadd+0x21a>
 8000e54:	000007ff 	.word	0x000007ff
 8000e58:	ff7fffff 	.word	0xff7fffff

08000e5c <__aeabi_ddiv>:
 8000e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e5e:	4657      	mov	r7, sl
 8000e60:	46de      	mov	lr, fp
 8000e62:	464e      	mov	r6, r9
 8000e64:	4645      	mov	r5, r8
 8000e66:	b5e0      	push	{r5, r6, r7, lr}
 8000e68:	4683      	mov	fp, r0
 8000e6a:	0007      	movs	r7, r0
 8000e6c:	030e      	lsls	r6, r1, #12
 8000e6e:	0048      	lsls	r0, r1, #1
 8000e70:	b085      	sub	sp, #20
 8000e72:	4692      	mov	sl, r2
 8000e74:	001c      	movs	r4, r3
 8000e76:	0b36      	lsrs	r6, r6, #12
 8000e78:	0d40      	lsrs	r0, r0, #21
 8000e7a:	0fcd      	lsrs	r5, r1, #31
 8000e7c:	2800      	cmp	r0, #0
 8000e7e:	d100      	bne.n	8000e82 <__aeabi_ddiv+0x26>
 8000e80:	e09d      	b.n	8000fbe <__aeabi_ddiv+0x162>
 8000e82:	4b95      	ldr	r3, [pc, #596]	; (80010d8 <__aeabi_ddiv+0x27c>)
 8000e84:	4298      	cmp	r0, r3
 8000e86:	d039      	beq.n	8000efc <__aeabi_ddiv+0xa0>
 8000e88:	2380      	movs	r3, #128	; 0x80
 8000e8a:	00f6      	lsls	r6, r6, #3
 8000e8c:	041b      	lsls	r3, r3, #16
 8000e8e:	431e      	orrs	r6, r3
 8000e90:	4a92      	ldr	r2, [pc, #584]	; (80010dc <__aeabi_ddiv+0x280>)
 8000e92:	0f7b      	lsrs	r3, r7, #29
 8000e94:	4333      	orrs	r3, r6
 8000e96:	4699      	mov	r9, r3
 8000e98:	4694      	mov	ip, r2
 8000e9a:	0003      	movs	r3, r0
 8000e9c:	4463      	add	r3, ip
 8000e9e:	9300      	str	r3, [sp, #0]
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	2600      	movs	r6, #0
 8000ea4:	00ff      	lsls	r7, r7, #3
 8000ea6:	9302      	str	r3, [sp, #8]
 8000ea8:	0323      	lsls	r3, r4, #12
 8000eaa:	0b1b      	lsrs	r3, r3, #12
 8000eac:	4698      	mov	r8, r3
 8000eae:	0063      	lsls	r3, r4, #1
 8000eb0:	0fe4      	lsrs	r4, r4, #31
 8000eb2:	4652      	mov	r2, sl
 8000eb4:	0d5b      	lsrs	r3, r3, #21
 8000eb6:	9401      	str	r4, [sp, #4]
 8000eb8:	d100      	bne.n	8000ebc <__aeabi_ddiv+0x60>
 8000eba:	e0b3      	b.n	8001024 <__aeabi_ddiv+0x1c8>
 8000ebc:	4986      	ldr	r1, [pc, #536]	; (80010d8 <__aeabi_ddiv+0x27c>)
 8000ebe:	428b      	cmp	r3, r1
 8000ec0:	d100      	bne.n	8000ec4 <__aeabi_ddiv+0x68>
 8000ec2:	e09e      	b.n	8001002 <__aeabi_ddiv+0x1a6>
 8000ec4:	4642      	mov	r2, r8
 8000ec6:	00d1      	lsls	r1, r2, #3
 8000ec8:	2280      	movs	r2, #128	; 0x80
 8000eca:	0412      	lsls	r2, r2, #16
 8000ecc:	430a      	orrs	r2, r1
 8000ece:	4651      	mov	r1, sl
 8000ed0:	0f49      	lsrs	r1, r1, #29
 8000ed2:	4311      	orrs	r1, r2
 8000ed4:	468b      	mov	fp, r1
 8000ed6:	4981      	ldr	r1, [pc, #516]	; (80010dc <__aeabi_ddiv+0x280>)
 8000ed8:	4652      	mov	r2, sl
 8000eda:	468c      	mov	ip, r1
 8000edc:	9900      	ldr	r1, [sp, #0]
 8000ede:	4463      	add	r3, ip
 8000ee0:	1acb      	subs	r3, r1, r3
 8000ee2:	2100      	movs	r1, #0
 8000ee4:	00d2      	lsls	r2, r2, #3
 8000ee6:	9300      	str	r3, [sp, #0]
 8000ee8:	002b      	movs	r3, r5
 8000eea:	4063      	eors	r3, r4
 8000eec:	469a      	mov	sl, r3
 8000eee:	2e0f      	cmp	r6, #15
 8000ef0:	d900      	bls.n	8000ef4 <__aeabi_ddiv+0x98>
 8000ef2:	e105      	b.n	8001100 <__aeabi_ddiv+0x2a4>
 8000ef4:	4b7a      	ldr	r3, [pc, #488]	; (80010e0 <__aeabi_ddiv+0x284>)
 8000ef6:	00b6      	lsls	r6, r6, #2
 8000ef8:	599b      	ldr	r3, [r3, r6]
 8000efa:	469f      	mov	pc, r3
 8000efc:	465b      	mov	r3, fp
 8000efe:	4333      	orrs	r3, r6
 8000f00:	4699      	mov	r9, r3
 8000f02:	d000      	beq.n	8000f06 <__aeabi_ddiv+0xaa>
 8000f04:	e0b8      	b.n	8001078 <__aeabi_ddiv+0x21c>
 8000f06:	2302      	movs	r3, #2
 8000f08:	2608      	movs	r6, #8
 8000f0a:	2700      	movs	r7, #0
 8000f0c:	9000      	str	r0, [sp, #0]
 8000f0e:	9302      	str	r3, [sp, #8]
 8000f10:	e7ca      	b.n	8000ea8 <__aeabi_ddiv+0x4c>
 8000f12:	46cb      	mov	fp, r9
 8000f14:	003a      	movs	r2, r7
 8000f16:	9902      	ldr	r1, [sp, #8]
 8000f18:	9501      	str	r5, [sp, #4]
 8000f1a:	9b01      	ldr	r3, [sp, #4]
 8000f1c:	469a      	mov	sl, r3
 8000f1e:	2902      	cmp	r1, #2
 8000f20:	d027      	beq.n	8000f72 <__aeabi_ddiv+0x116>
 8000f22:	2903      	cmp	r1, #3
 8000f24:	d100      	bne.n	8000f28 <__aeabi_ddiv+0xcc>
 8000f26:	e280      	b.n	800142a <__aeabi_ddiv+0x5ce>
 8000f28:	2901      	cmp	r1, #1
 8000f2a:	d044      	beq.n	8000fb6 <__aeabi_ddiv+0x15a>
 8000f2c:	496d      	ldr	r1, [pc, #436]	; (80010e4 <__aeabi_ddiv+0x288>)
 8000f2e:	9b00      	ldr	r3, [sp, #0]
 8000f30:	468c      	mov	ip, r1
 8000f32:	4463      	add	r3, ip
 8000f34:	001c      	movs	r4, r3
 8000f36:	2c00      	cmp	r4, #0
 8000f38:	dd38      	ble.n	8000fac <__aeabi_ddiv+0x150>
 8000f3a:	0753      	lsls	r3, r2, #29
 8000f3c:	d000      	beq.n	8000f40 <__aeabi_ddiv+0xe4>
 8000f3e:	e213      	b.n	8001368 <__aeabi_ddiv+0x50c>
 8000f40:	08d2      	lsrs	r2, r2, #3
 8000f42:	465b      	mov	r3, fp
 8000f44:	01db      	lsls	r3, r3, #7
 8000f46:	d509      	bpl.n	8000f5c <__aeabi_ddiv+0x100>
 8000f48:	4659      	mov	r1, fp
 8000f4a:	4b67      	ldr	r3, [pc, #412]	; (80010e8 <__aeabi_ddiv+0x28c>)
 8000f4c:	4019      	ands	r1, r3
 8000f4e:	468b      	mov	fp, r1
 8000f50:	2180      	movs	r1, #128	; 0x80
 8000f52:	00c9      	lsls	r1, r1, #3
 8000f54:	468c      	mov	ip, r1
 8000f56:	9b00      	ldr	r3, [sp, #0]
 8000f58:	4463      	add	r3, ip
 8000f5a:	001c      	movs	r4, r3
 8000f5c:	4b63      	ldr	r3, [pc, #396]	; (80010ec <__aeabi_ddiv+0x290>)
 8000f5e:	429c      	cmp	r4, r3
 8000f60:	dc07      	bgt.n	8000f72 <__aeabi_ddiv+0x116>
 8000f62:	465b      	mov	r3, fp
 8000f64:	0564      	lsls	r4, r4, #21
 8000f66:	075f      	lsls	r7, r3, #29
 8000f68:	025b      	lsls	r3, r3, #9
 8000f6a:	4317      	orrs	r7, r2
 8000f6c:	0b1b      	lsrs	r3, r3, #12
 8000f6e:	0d62      	lsrs	r2, r4, #21
 8000f70:	e002      	b.n	8000f78 <__aeabi_ddiv+0x11c>
 8000f72:	2300      	movs	r3, #0
 8000f74:	2700      	movs	r7, #0
 8000f76:	4a58      	ldr	r2, [pc, #352]	; (80010d8 <__aeabi_ddiv+0x27c>)
 8000f78:	2100      	movs	r1, #0
 8000f7a:	031b      	lsls	r3, r3, #12
 8000f7c:	0b1c      	lsrs	r4, r3, #12
 8000f7e:	0d0b      	lsrs	r3, r1, #20
 8000f80:	051b      	lsls	r3, r3, #20
 8000f82:	4323      	orrs	r3, r4
 8000f84:	0514      	lsls	r4, r2, #20
 8000f86:	4a5a      	ldr	r2, [pc, #360]	; (80010f0 <__aeabi_ddiv+0x294>)
 8000f88:	0038      	movs	r0, r7
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	431c      	orrs	r4, r3
 8000f8e:	4653      	mov	r3, sl
 8000f90:	0064      	lsls	r4, r4, #1
 8000f92:	07db      	lsls	r3, r3, #31
 8000f94:	0864      	lsrs	r4, r4, #1
 8000f96:	431c      	orrs	r4, r3
 8000f98:	0021      	movs	r1, r4
 8000f9a:	b005      	add	sp, #20
 8000f9c:	bc3c      	pop	{r2, r3, r4, r5}
 8000f9e:	4690      	mov	r8, r2
 8000fa0:	4699      	mov	r9, r3
 8000fa2:	46a2      	mov	sl, r4
 8000fa4:	46ab      	mov	fp, r5
 8000fa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fa8:	2201      	movs	r2, #1
 8000faa:	4252      	negs	r2, r2
 8000fac:	2301      	movs	r3, #1
 8000fae:	1b1b      	subs	r3, r3, r4
 8000fb0:	2b38      	cmp	r3, #56	; 0x38
 8000fb2:	dc00      	bgt.n	8000fb6 <__aeabi_ddiv+0x15a>
 8000fb4:	e1ad      	b.n	8001312 <__aeabi_ddiv+0x4b6>
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	2300      	movs	r3, #0
 8000fba:	2700      	movs	r7, #0
 8000fbc:	e7dc      	b.n	8000f78 <__aeabi_ddiv+0x11c>
 8000fbe:	465b      	mov	r3, fp
 8000fc0:	4333      	orrs	r3, r6
 8000fc2:	4699      	mov	r9, r3
 8000fc4:	d05e      	beq.n	8001084 <__aeabi_ddiv+0x228>
 8000fc6:	2e00      	cmp	r6, #0
 8000fc8:	d100      	bne.n	8000fcc <__aeabi_ddiv+0x170>
 8000fca:	e18a      	b.n	80012e2 <__aeabi_ddiv+0x486>
 8000fcc:	0030      	movs	r0, r6
 8000fce:	f001 fa35 	bl	800243c <__clzsi2>
 8000fd2:	0003      	movs	r3, r0
 8000fd4:	3b0b      	subs	r3, #11
 8000fd6:	2b1c      	cmp	r3, #28
 8000fd8:	dd00      	ble.n	8000fdc <__aeabi_ddiv+0x180>
 8000fda:	e17b      	b.n	80012d4 <__aeabi_ddiv+0x478>
 8000fdc:	221d      	movs	r2, #29
 8000fde:	1ad3      	subs	r3, r2, r3
 8000fe0:	465a      	mov	r2, fp
 8000fe2:	0001      	movs	r1, r0
 8000fe4:	40da      	lsrs	r2, r3
 8000fe6:	3908      	subs	r1, #8
 8000fe8:	408e      	lsls	r6, r1
 8000fea:	0013      	movs	r3, r2
 8000fec:	465f      	mov	r7, fp
 8000fee:	4333      	orrs	r3, r6
 8000ff0:	4699      	mov	r9, r3
 8000ff2:	408f      	lsls	r7, r1
 8000ff4:	4b3f      	ldr	r3, [pc, #252]	; (80010f4 <__aeabi_ddiv+0x298>)
 8000ff6:	2600      	movs	r6, #0
 8000ff8:	1a1b      	subs	r3, r3, r0
 8000ffa:	9300      	str	r3, [sp, #0]
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	9302      	str	r3, [sp, #8]
 8001000:	e752      	b.n	8000ea8 <__aeabi_ddiv+0x4c>
 8001002:	4641      	mov	r1, r8
 8001004:	4653      	mov	r3, sl
 8001006:	430b      	orrs	r3, r1
 8001008:	493b      	ldr	r1, [pc, #236]	; (80010f8 <__aeabi_ddiv+0x29c>)
 800100a:	469b      	mov	fp, r3
 800100c:	468c      	mov	ip, r1
 800100e:	9b00      	ldr	r3, [sp, #0]
 8001010:	4463      	add	r3, ip
 8001012:	9300      	str	r3, [sp, #0]
 8001014:	465b      	mov	r3, fp
 8001016:	2b00      	cmp	r3, #0
 8001018:	d13b      	bne.n	8001092 <__aeabi_ddiv+0x236>
 800101a:	2302      	movs	r3, #2
 800101c:	2200      	movs	r2, #0
 800101e:	431e      	orrs	r6, r3
 8001020:	2102      	movs	r1, #2
 8001022:	e761      	b.n	8000ee8 <__aeabi_ddiv+0x8c>
 8001024:	4643      	mov	r3, r8
 8001026:	4313      	orrs	r3, r2
 8001028:	469b      	mov	fp, r3
 800102a:	d037      	beq.n	800109c <__aeabi_ddiv+0x240>
 800102c:	4643      	mov	r3, r8
 800102e:	2b00      	cmp	r3, #0
 8001030:	d100      	bne.n	8001034 <__aeabi_ddiv+0x1d8>
 8001032:	e162      	b.n	80012fa <__aeabi_ddiv+0x49e>
 8001034:	4640      	mov	r0, r8
 8001036:	f001 fa01 	bl	800243c <__clzsi2>
 800103a:	0003      	movs	r3, r0
 800103c:	3b0b      	subs	r3, #11
 800103e:	2b1c      	cmp	r3, #28
 8001040:	dd00      	ble.n	8001044 <__aeabi_ddiv+0x1e8>
 8001042:	e153      	b.n	80012ec <__aeabi_ddiv+0x490>
 8001044:	0002      	movs	r2, r0
 8001046:	4641      	mov	r1, r8
 8001048:	3a08      	subs	r2, #8
 800104a:	4091      	lsls	r1, r2
 800104c:	4688      	mov	r8, r1
 800104e:	211d      	movs	r1, #29
 8001050:	1acb      	subs	r3, r1, r3
 8001052:	4651      	mov	r1, sl
 8001054:	40d9      	lsrs	r1, r3
 8001056:	000b      	movs	r3, r1
 8001058:	4641      	mov	r1, r8
 800105a:	430b      	orrs	r3, r1
 800105c:	469b      	mov	fp, r3
 800105e:	4653      	mov	r3, sl
 8001060:	4093      	lsls	r3, r2
 8001062:	001a      	movs	r2, r3
 8001064:	9b00      	ldr	r3, [sp, #0]
 8001066:	4925      	ldr	r1, [pc, #148]	; (80010fc <__aeabi_ddiv+0x2a0>)
 8001068:	469c      	mov	ip, r3
 800106a:	4460      	add	r0, ip
 800106c:	0003      	movs	r3, r0
 800106e:	468c      	mov	ip, r1
 8001070:	4463      	add	r3, ip
 8001072:	9300      	str	r3, [sp, #0]
 8001074:	2100      	movs	r1, #0
 8001076:	e737      	b.n	8000ee8 <__aeabi_ddiv+0x8c>
 8001078:	2303      	movs	r3, #3
 800107a:	46b1      	mov	r9, r6
 800107c:	9000      	str	r0, [sp, #0]
 800107e:	260c      	movs	r6, #12
 8001080:	9302      	str	r3, [sp, #8]
 8001082:	e711      	b.n	8000ea8 <__aeabi_ddiv+0x4c>
 8001084:	2300      	movs	r3, #0
 8001086:	9300      	str	r3, [sp, #0]
 8001088:	3301      	adds	r3, #1
 800108a:	2604      	movs	r6, #4
 800108c:	2700      	movs	r7, #0
 800108e:	9302      	str	r3, [sp, #8]
 8001090:	e70a      	b.n	8000ea8 <__aeabi_ddiv+0x4c>
 8001092:	2303      	movs	r3, #3
 8001094:	46c3      	mov	fp, r8
 8001096:	431e      	orrs	r6, r3
 8001098:	2103      	movs	r1, #3
 800109a:	e725      	b.n	8000ee8 <__aeabi_ddiv+0x8c>
 800109c:	3301      	adds	r3, #1
 800109e:	431e      	orrs	r6, r3
 80010a0:	2200      	movs	r2, #0
 80010a2:	2101      	movs	r1, #1
 80010a4:	e720      	b.n	8000ee8 <__aeabi_ddiv+0x8c>
 80010a6:	2300      	movs	r3, #0
 80010a8:	469a      	mov	sl, r3
 80010aa:	2380      	movs	r3, #128	; 0x80
 80010ac:	2700      	movs	r7, #0
 80010ae:	031b      	lsls	r3, r3, #12
 80010b0:	4a09      	ldr	r2, [pc, #36]	; (80010d8 <__aeabi_ddiv+0x27c>)
 80010b2:	e761      	b.n	8000f78 <__aeabi_ddiv+0x11c>
 80010b4:	2380      	movs	r3, #128	; 0x80
 80010b6:	4649      	mov	r1, r9
 80010b8:	031b      	lsls	r3, r3, #12
 80010ba:	4219      	tst	r1, r3
 80010bc:	d100      	bne.n	80010c0 <__aeabi_ddiv+0x264>
 80010be:	e0e2      	b.n	8001286 <__aeabi_ddiv+0x42a>
 80010c0:	4659      	mov	r1, fp
 80010c2:	4219      	tst	r1, r3
 80010c4:	d000      	beq.n	80010c8 <__aeabi_ddiv+0x26c>
 80010c6:	e0de      	b.n	8001286 <__aeabi_ddiv+0x42a>
 80010c8:	430b      	orrs	r3, r1
 80010ca:	031b      	lsls	r3, r3, #12
 80010cc:	0017      	movs	r7, r2
 80010ce:	0b1b      	lsrs	r3, r3, #12
 80010d0:	46a2      	mov	sl, r4
 80010d2:	4a01      	ldr	r2, [pc, #4]	; (80010d8 <__aeabi_ddiv+0x27c>)
 80010d4:	e750      	b.n	8000f78 <__aeabi_ddiv+0x11c>
 80010d6:	46c0      	nop			; (mov r8, r8)
 80010d8:	000007ff 	.word	0x000007ff
 80010dc:	fffffc01 	.word	0xfffffc01
 80010e0:	08006348 	.word	0x08006348
 80010e4:	000003ff 	.word	0x000003ff
 80010e8:	feffffff 	.word	0xfeffffff
 80010ec:	000007fe 	.word	0x000007fe
 80010f0:	800fffff 	.word	0x800fffff
 80010f4:	fffffc0d 	.word	0xfffffc0d
 80010f8:	fffff801 	.word	0xfffff801
 80010fc:	000003f3 	.word	0x000003f3
 8001100:	45d9      	cmp	r9, fp
 8001102:	d900      	bls.n	8001106 <__aeabi_ddiv+0x2aa>
 8001104:	e0cb      	b.n	800129e <__aeabi_ddiv+0x442>
 8001106:	d100      	bne.n	800110a <__aeabi_ddiv+0x2ae>
 8001108:	e0c6      	b.n	8001298 <__aeabi_ddiv+0x43c>
 800110a:	003c      	movs	r4, r7
 800110c:	4648      	mov	r0, r9
 800110e:	2700      	movs	r7, #0
 8001110:	9b00      	ldr	r3, [sp, #0]
 8001112:	3b01      	subs	r3, #1
 8001114:	9300      	str	r3, [sp, #0]
 8001116:	465b      	mov	r3, fp
 8001118:	0e16      	lsrs	r6, r2, #24
 800111a:	021b      	lsls	r3, r3, #8
 800111c:	431e      	orrs	r6, r3
 800111e:	0213      	lsls	r3, r2, #8
 8001120:	4698      	mov	r8, r3
 8001122:	0433      	lsls	r3, r6, #16
 8001124:	0c1b      	lsrs	r3, r3, #16
 8001126:	4699      	mov	r9, r3
 8001128:	0c31      	lsrs	r1, r6, #16
 800112a:	9101      	str	r1, [sp, #4]
 800112c:	f7ff f872 	bl	8000214 <__aeabi_uidivmod>
 8001130:	464a      	mov	r2, r9
 8001132:	4342      	muls	r2, r0
 8001134:	040b      	lsls	r3, r1, #16
 8001136:	0c21      	lsrs	r1, r4, #16
 8001138:	0005      	movs	r5, r0
 800113a:	4319      	orrs	r1, r3
 800113c:	428a      	cmp	r2, r1
 800113e:	d907      	bls.n	8001150 <__aeabi_ddiv+0x2f4>
 8001140:	1989      	adds	r1, r1, r6
 8001142:	3d01      	subs	r5, #1
 8001144:	428e      	cmp	r6, r1
 8001146:	d803      	bhi.n	8001150 <__aeabi_ddiv+0x2f4>
 8001148:	428a      	cmp	r2, r1
 800114a:	d901      	bls.n	8001150 <__aeabi_ddiv+0x2f4>
 800114c:	1e85      	subs	r5, r0, #2
 800114e:	1989      	adds	r1, r1, r6
 8001150:	1a88      	subs	r0, r1, r2
 8001152:	9901      	ldr	r1, [sp, #4]
 8001154:	f7ff f85e 	bl	8000214 <__aeabi_uidivmod>
 8001158:	0409      	lsls	r1, r1, #16
 800115a:	468c      	mov	ip, r1
 800115c:	464a      	mov	r2, r9
 800115e:	0421      	lsls	r1, r4, #16
 8001160:	4664      	mov	r4, ip
 8001162:	4342      	muls	r2, r0
 8001164:	0c09      	lsrs	r1, r1, #16
 8001166:	0003      	movs	r3, r0
 8001168:	4321      	orrs	r1, r4
 800116a:	428a      	cmp	r2, r1
 800116c:	d904      	bls.n	8001178 <__aeabi_ddiv+0x31c>
 800116e:	1989      	adds	r1, r1, r6
 8001170:	3b01      	subs	r3, #1
 8001172:	428e      	cmp	r6, r1
 8001174:	d800      	bhi.n	8001178 <__aeabi_ddiv+0x31c>
 8001176:	e0f1      	b.n	800135c <__aeabi_ddiv+0x500>
 8001178:	042d      	lsls	r5, r5, #16
 800117a:	431d      	orrs	r5, r3
 800117c:	46ab      	mov	fp, r5
 800117e:	4643      	mov	r3, r8
 8001180:	1a89      	subs	r1, r1, r2
 8001182:	4642      	mov	r2, r8
 8001184:	0c28      	lsrs	r0, r5, #16
 8001186:	0412      	lsls	r2, r2, #16
 8001188:	0c1d      	lsrs	r5, r3, #16
 800118a:	465b      	mov	r3, fp
 800118c:	0c14      	lsrs	r4, r2, #16
 800118e:	0022      	movs	r2, r4
 8001190:	041b      	lsls	r3, r3, #16
 8001192:	0c1b      	lsrs	r3, r3, #16
 8001194:	435a      	muls	r2, r3
 8001196:	9403      	str	r4, [sp, #12]
 8001198:	436b      	muls	r3, r5
 800119a:	4344      	muls	r4, r0
 800119c:	9502      	str	r5, [sp, #8]
 800119e:	4368      	muls	r0, r5
 80011a0:	191b      	adds	r3, r3, r4
 80011a2:	0c15      	lsrs	r5, r2, #16
 80011a4:	18eb      	adds	r3, r5, r3
 80011a6:	429c      	cmp	r4, r3
 80011a8:	d903      	bls.n	80011b2 <__aeabi_ddiv+0x356>
 80011aa:	2480      	movs	r4, #128	; 0x80
 80011ac:	0264      	lsls	r4, r4, #9
 80011ae:	46a4      	mov	ip, r4
 80011b0:	4460      	add	r0, ip
 80011b2:	0c1c      	lsrs	r4, r3, #16
 80011b4:	0415      	lsls	r5, r2, #16
 80011b6:	041b      	lsls	r3, r3, #16
 80011b8:	0c2d      	lsrs	r5, r5, #16
 80011ba:	1820      	adds	r0, r4, r0
 80011bc:	195d      	adds	r5, r3, r5
 80011be:	4281      	cmp	r1, r0
 80011c0:	d377      	bcc.n	80012b2 <__aeabi_ddiv+0x456>
 80011c2:	d073      	beq.n	80012ac <__aeabi_ddiv+0x450>
 80011c4:	1a0c      	subs	r4, r1, r0
 80011c6:	4aa2      	ldr	r2, [pc, #648]	; (8001450 <__aeabi_ddiv+0x5f4>)
 80011c8:	1b7d      	subs	r5, r7, r5
 80011ca:	42af      	cmp	r7, r5
 80011cc:	41bf      	sbcs	r7, r7
 80011ce:	4694      	mov	ip, r2
 80011d0:	9b00      	ldr	r3, [sp, #0]
 80011d2:	427f      	negs	r7, r7
 80011d4:	4463      	add	r3, ip
 80011d6:	1be0      	subs	r0, r4, r7
 80011d8:	001c      	movs	r4, r3
 80011da:	4286      	cmp	r6, r0
 80011dc:	d100      	bne.n	80011e0 <__aeabi_ddiv+0x384>
 80011de:	e0db      	b.n	8001398 <__aeabi_ddiv+0x53c>
 80011e0:	9901      	ldr	r1, [sp, #4]
 80011e2:	f7ff f817 	bl	8000214 <__aeabi_uidivmod>
 80011e6:	464a      	mov	r2, r9
 80011e8:	4342      	muls	r2, r0
 80011ea:	040b      	lsls	r3, r1, #16
 80011ec:	0c29      	lsrs	r1, r5, #16
 80011ee:	0007      	movs	r7, r0
 80011f0:	4319      	orrs	r1, r3
 80011f2:	428a      	cmp	r2, r1
 80011f4:	d907      	bls.n	8001206 <__aeabi_ddiv+0x3aa>
 80011f6:	1989      	adds	r1, r1, r6
 80011f8:	3f01      	subs	r7, #1
 80011fa:	428e      	cmp	r6, r1
 80011fc:	d803      	bhi.n	8001206 <__aeabi_ddiv+0x3aa>
 80011fe:	428a      	cmp	r2, r1
 8001200:	d901      	bls.n	8001206 <__aeabi_ddiv+0x3aa>
 8001202:	1e87      	subs	r7, r0, #2
 8001204:	1989      	adds	r1, r1, r6
 8001206:	1a88      	subs	r0, r1, r2
 8001208:	9901      	ldr	r1, [sp, #4]
 800120a:	f7ff f803 	bl	8000214 <__aeabi_uidivmod>
 800120e:	0409      	lsls	r1, r1, #16
 8001210:	464a      	mov	r2, r9
 8001212:	4689      	mov	r9, r1
 8001214:	0429      	lsls	r1, r5, #16
 8001216:	464d      	mov	r5, r9
 8001218:	4342      	muls	r2, r0
 800121a:	0c09      	lsrs	r1, r1, #16
 800121c:	0003      	movs	r3, r0
 800121e:	4329      	orrs	r1, r5
 8001220:	428a      	cmp	r2, r1
 8001222:	d907      	bls.n	8001234 <__aeabi_ddiv+0x3d8>
 8001224:	1989      	adds	r1, r1, r6
 8001226:	3b01      	subs	r3, #1
 8001228:	428e      	cmp	r6, r1
 800122a:	d803      	bhi.n	8001234 <__aeabi_ddiv+0x3d8>
 800122c:	428a      	cmp	r2, r1
 800122e:	d901      	bls.n	8001234 <__aeabi_ddiv+0x3d8>
 8001230:	1e83      	subs	r3, r0, #2
 8001232:	1989      	adds	r1, r1, r6
 8001234:	043f      	lsls	r7, r7, #16
 8001236:	1a89      	subs	r1, r1, r2
 8001238:	003a      	movs	r2, r7
 800123a:	9f03      	ldr	r7, [sp, #12]
 800123c:	431a      	orrs	r2, r3
 800123e:	0038      	movs	r0, r7
 8001240:	0413      	lsls	r3, r2, #16
 8001242:	0c1b      	lsrs	r3, r3, #16
 8001244:	4358      	muls	r0, r3
 8001246:	4681      	mov	r9, r0
 8001248:	9802      	ldr	r0, [sp, #8]
 800124a:	0c15      	lsrs	r5, r2, #16
 800124c:	436f      	muls	r7, r5
 800124e:	4343      	muls	r3, r0
 8001250:	4345      	muls	r5, r0
 8001252:	4648      	mov	r0, r9
 8001254:	0c00      	lsrs	r0, r0, #16
 8001256:	4684      	mov	ip, r0
 8001258:	19db      	adds	r3, r3, r7
 800125a:	4463      	add	r3, ip
 800125c:	429f      	cmp	r7, r3
 800125e:	d903      	bls.n	8001268 <__aeabi_ddiv+0x40c>
 8001260:	2080      	movs	r0, #128	; 0x80
 8001262:	0240      	lsls	r0, r0, #9
 8001264:	4684      	mov	ip, r0
 8001266:	4465      	add	r5, ip
 8001268:	4648      	mov	r0, r9
 800126a:	0c1f      	lsrs	r7, r3, #16
 800126c:	0400      	lsls	r0, r0, #16
 800126e:	041b      	lsls	r3, r3, #16
 8001270:	0c00      	lsrs	r0, r0, #16
 8001272:	197d      	adds	r5, r7, r5
 8001274:	1818      	adds	r0, r3, r0
 8001276:	42a9      	cmp	r1, r5
 8001278:	d200      	bcs.n	800127c <__aeabi_ddiv+0x420>
 800127a:	e084      	b.n	8001386 <__aeabi_ddiv+0x52a>
 800127c:	d100      	bne.n	8001280 <__aeabi_ddiv+0x424>
 800127e:	e07f      	b.n	8001380 <__aeabi_ddiv+0x524>
 8001280:	2301      	movs	r3, #1
 8001282:	431a      	orrs	r2, r3
 8001284:	e657      	b.n	8000f36 <__aeabi_ddiv+0xda>
 8001286:	2380      	movs	r3, #128	; 0x80
 8001288:	464a      	mov	r2, r9
 800128a:	031b      	lsls	r3, r3, #12
 800128c:	4313      	orrs	r3, r2
 800128e:	031b      	lsls	r3, r3, #12
 8001290:	0b1b      	lsrs	r3, r3, #12
 8001292:	46aa      	mov	sl, r5
 8001294:	4a6f      	ldr	r2, [pc, #444]	; (8001454 <__aeabi_ddiv+0x5f8>)
 8001296:	e66f      	b.n	8000f78 <__aeabi_ddiv+0x11c>
 8001298:	42ba      	cmp	r2, r7
 800129a:	d900      	bls.n	800129e <__aeabi_ddiv+0x442>
 800129c:	e735      	b.n	800110a <__aeabi_ddiv+0x2ae>
 800129e:	464b      	mov	r3, r9
 80012a0:	07dc      	lsls	r4, r3, #31
 80012a2:	0858      	lsrs	r0, r3, #1
 80012a4:	087b      	lsrs	r3, r7, #1
 80012a6:	431c      	orrs	r4, r3
 80012a8:	07ff      	lsls	r7, r7, #31
 80012aa:	e734      	b.n	8001116 <__aeabi_ddiv+0x2ba>
 80012ac:	2400      	movs	r4, #0
 80012ae:	42af      	cmp	r7, r5
 80012b0:	d289      	bcs.n	80011c6 <__aeabi_ddiv+0x36a>
 80012b2:	4447      	add	r7, r8
 80012b4:	4547      	cmp	r7, r8
 80012b6:	41a4      	sbcs	r4, r4
 80012b8:	465b      	mov	r3, fp
 80012ba:	4264      	negs	r4, r4
 80012bc:	19a4      	adds	r4, r4, r6
 80012be:	1864      	adds	r4, r4, r1
 80012c0:	3b01      	subs	r3, #1
 80012c2:	42a6      	cmp	r6, r4
 80012c4:	d21e      	bcs.n	8001304 <__aeabi_ddiv+0x4a8>
 80012c6:	42a0      	cmp	r0, r4
 80012c8:	d86d      	bhi.n	80013a6 <__aeabi_ddiv+0x54a>
 80012ca:	d100      	bne.n	80012ce <__aeabi_ddiv+0x472>
 80012cc:	e0b6      	b.n	800143c <__aeabi_ddiv+0x5e0>
 80012ce:	1a24      	subs	r4, r4, r0
 80012d0:	469b      	mov	fp, r3
 80012d2:	e778      	b.n	80011c6 <__aeabi_ddiv+0x36a>
 80012d4:	0003      	movs	r3, r0
 80012d6:	465a      	mov	r2, fp
 80012d8:	3b28      	subs	r3, #40	; 0x28
 80012da:	409a      	lsls	r2, r3
 80012dc:	2700      	movs	r7, #0
 80012de:	4691      	mov	r9, r2
 80012e0:	e688      	b.n	8000ff4 <__aeabi_ddiv+0x198>
 80012e2:	4658      	mov	r0, fp
 80012e4:	f001 f8aa 	bl	800243c <__clzsi2>
 80012e8:	3020      	adds	r0, #32
 80012ea:	e672      	b.n	8000fd2 <__aeabi_ddiv+0x176>
 80012ec:	0003      	movs	r3, r0
 80012ee:	4652      	mov	r2, sl
 80012f0:	3b28      	subs	r3, #40	; 0x28
 80012f2:	409a      	lsls	r2, r3
 80012f4:	4693      	mov	fp, r2
 80012f6:	2200      	movs	r2, #0
 80012f8:	e6b4      	b.n	8001064 <__aeabi_ddiv+0x208>
 80012fa:	4650      	mov	r0, sl
 80012fc:	f001 f89e 	bl	800243c <__clzsi2>
 8001300:	3020      	adds	r0, #32
 8001302:	e69a      	b.n	800103a <__aeabi_ddiv+0x1de>
 8001304:	42a6      	cmp	r6, r4
 8001306:	d1e2      	bne.n	80012ce <__aeabi_ddiv+0x472>
 8001308:	45b8      	cmp	r8, r7
 800130a:	d9dc      	bls.n	80012c6 <__aeabi_ddiv+0x46a>
 800130c:	1a34      	subs	r4, r6, r0
 800130e:	469b      	mov	fp, r3
 8001310:	e759      	b.n	80011c6 <__aeabi_ddiv+0x36a>
 8001312:	2b1f      	cmp	r3, #31
 8001314:	dc65      	bgt.n	80013e2 <__aeabi_ddiv+0x586>
 8001316:	4c50      	ldr	r4, [pc, #320]	; (8001458 <__aeabi_ddiv+0x5fc>)
 8001318:	9900      	ldr	r1, [sp, #0]
 800131a:	46a4      	mov	ip, r4
 800131c:	465c      	mov	r4, fp
 800131e:	4461      	add	r1, ip
 8001320:	0008      	movs	r0, r1
 8001322:	408c      	lsls	r4, r1
 8001324:	0011      	movs	r1, r2
 8001326:	4082      	lsls	r2, r0
 8001328:	40d9      	lsrs	r1, r3
 800132a:	1e50      	subs	r0, r2, #1
 800132c:	4182      	sbcs	r2, r0
 800132e:	430c      	orrs	r4, r1
 8001330:	4314      	orrs	r4, r2
 8001332:	465a      	mov	r2, fp
 8001334:	40da      	lsrs	r2, r3
 8001336:	0013      	movs	r3, r2
 8001338:	0762      	lsls	r2, r4, #29
 800133a:	d009      	beq.n	8001350 <__aeabi_ddiv+0x4f4>
 800133c:	220f      	movs	r2, #15
 800133e:	4022      	ands	r2, r4
 8001340:	2a04      	cmp	r2, #4
 8001342:	d005      	beq.n	8001350 <__aeabi_ddiv+0x4f4>
 8001344:	0022      	movs	r2, r4
 8001346:	1d14      	adds	r4, r2, #4
 8001348:	4294      	cmp	r4, r2
 800134a:	4189      	sbcs	r1, r1
 800134c:	4249      	negs	r1, r1
 800134e:	185b      	adds	r3, r3, r1
 8001350:	021a      	lsls	r2, r3, #8
 8001352:	d562      	bpl.n	800141a <__aeabi_ddiv+0x5be>
 8001354:	2201      	movs	r2, #1
 8001356:	2300      	movs	r3, #0
 8001358:	2700      	movs	r7, #0
 800135a:	e60d      	b.n	8000f78 <__aeabi_ddiv+0x11c>
 800135c:	428a      	cmp	r2, r1
 800135e:	d800      	bhi.n	8001362 <__aeabi_ddiv+0x506>
 8001360:	e70a      	b.n	8001178 <__aeabi_ddiv+0x31c>
 8001362:	1e83      	subs	r3, r0, #2
 8001364:	1989      	adds	r1, r1, r6
 8001366:	e707      	b.n	8001178 <__aeabi_ddiv+0x31c>
 8001368:	230f      	movs	r3, #15
 800136a:	4013      	ands	r3, r2
 800136c:	2b04      	cmp	r3, #4
 800136e:	d100      	bne.n	8001372 <__aeabi_ddiv+0x516>
 8001370:	e5e6      	b.n	8000f40 <__aeabi_ddiv+0xe4>
 8001372:	1d17      	adds	r7, r2, #4
 8001374:	4297      	cmp	r7, r2
 8001376:	4192      	sbcs	r2, r2
 8001378:	4253      	negs	r3, r2
 800137a:	449b      	add	fp, r3
 800137c:	08fa      	lsrs	r2, r7, #3
 800137e:	e5e0      	b.n	8000f42 <__aeabi_ddiv+0xe6>
 8001380:	2800      	cmp	r0, #0
 8001382:	d100      	bne.n	8001386 <__aeabi_ddiv+0x52a>
 8001384:	e5d7      	b.n	8000f36 <__aeabi_ddiv+0xda>
 8001386:	1871      	adds	r1, r6, r1
 8001388:	1e53      	subs	r3, r2, #1
 800138a:	42b1      	cmp	r1, r6
 800138c:	d327      	bcc.n	80013de <__aeabi_ddiv+0x582>
 800138e:	42a9      	cmp	r1, r5
 8001390:	d315      	bcc.n	80013be <__aeabi_ddiv+0x562>
 8001392:	d058      	beq.n	8001446 <__aeabi_ddiv+0x5ea>
 8001394:	001a      	movs	r2, r3
 8001396:	e773      	b.n	8001280 <__aeabi_ddiv+0x424>
 8001398:	2b00      	cmp	r3, #0
 800139a:	dc00      	bgt.n	800139e <__aeabi_ddiv+0x542>
 800139c:	e604      	b.n	8000fa8 <__aeabi_ddiv+0x14c>
 800139e:	2301      	movs	r3, #1
 80013a0:	2200      	movs	r2, #0
 80013a2:	449b      	add	fp, r3
 80013a4:	e5cd      	b.n	8000f42 <__aeabi_ddiv+0xe6>
 80013a6:	2302      	movs	r3, #2
 80013a8:	4447      	add	r7, r8
 80013aa:	4547      	cmp	r7, r8
 80013ac:	4189      	sbcs	r1, r1
 80013ae:	425b      	negs	r3, r3
 80013b0:	469c      	mov	ip, r3
 80013b2:	4249      	negs	r1, r1
 80013b4:	1989      	adds	r1, r1, r6
 80013b6:	190c      	adds	r4, r1, r4
 80013b8:	44e3      	add	fp, ip
 80013ba:	1a24      	subs	r4, r4, r0
 80013bc:	e703      	b.n	80011c6 <__aeabi_ddiv+0x36a>
 80013be:	4643      	mov	r3, r8
 80013c0:	005f      	lsls	r7, r3, #1
 80013c2:	4547      	cmp	r7, r8
 80013c4:	419b      	sbcs	r3, r3
 80013c6:	46b8      	mov	r8, r7
 80013c8:	425b      	negs	r3, r3
 80013ca:	199e      	adds	r6, r3, r6
 80013cc:	3a02      	subs	r2, #2
 80013ce:	1989      	adds	r1, r1, r6
 80013d0:	42a9      	cmp	r1, r5
 80013d2:	d000      	beq.n	80013d6 <__aeabi_ddiv+0x57a>
 80013d4:	e754      	b.n	8001280 <__aeabi_ddiv+0x424>
 80013d6:	4540      	cmp	r0, r8
 80013d8:	d000      	beq.n	80013dc <__aeabi_ddiv+0x580>
 80013da:	e751      	b.n	8001280 <__aeabi_ddiv+0x424>
 80013dc:	e5ab      	b.n	8000f36 <__aeabi_ddiv+0xda>
 80013de:	001a      	movs	r2, r3
 80013e0:	e7f6      	b.n	80013d0 <__aeabi_ddiv+0x574>
 80013e2:	211f      	movs	r1, #31
 80013e4:	465f      	mov	r7, fp
 80013e6:	4249      	negs	r1, r1
 80013e8:	1b0c      	subs	r4, r1, r4
 80013ea:	40e7      	lsrs	r7, r4
 80013ec:	2b20      	cmp	r3, #32
 80013ee:	d007      	beq.n	8001400 <__aeabi_ddiv+0x5a4>
 80013f0:	491a      	ldr	r1, [pc, #104]	; (800145c <__aeabi_ddiv+0x600>)
 80013f2:	9b00      	ldr	r3, [sp, #0]
 80013f4:	468c      	mov	ip, r1
 80013f6:	4463      	add	r3, ip
 80013f8:	0018      	movs	r0, r3
 80013fa:	465b      	mov	r3, fp
 80013fc:	4083      	lsls	r3, r0
 80013fe:	431a      	orrs	r2, r3
 8001400:	1e50      	subs	r0, r2, #1
 8001402:	4182      	sbcs	r2, r0
 8001404:	433a      	orrs	r2, r7
 8001406:	2707      	movs	r7, #7
 8001408:	2300      	movs	r3, #0
 800140a:	4017      	ands	r7, r2
 800140c:	d009      	beq.n	8001422 <__aeabi_ddiv+0x5c6>
 800140e:	210f      	movs	r1, #15
 8001410:	2300      	movs	r3, #0
 8001412:	4011      	ands	r1, r2
 8001414:	0014      	movs	r4, r2
 8001416:	2904      	cmp	r1, #4
 8001418:	d195      	bne.n	8001346 <__aeabi_ddiv+0x4ea>
 800141a:	0022      	movs	r2, r4
 800141c:	075f      	lsls	r7, r3, #29
 800141e:	025b      	lsls	r3, r3, #9
 8001420:	0b1b      	lsrs	r3, r3, #12
 8001422:	08d2      	lsrs	r2, r2, #3
 8001424:	4317      	orrs	r7, r2
 8001426:	2200      	movs	r2, #0
 8001428:	e5a6      	b.n	8000f78 <__aeabi_ddiv+0x11c>
 800142a:	2380      	movs	r3, #128	; 0x80
 800142c:	4659      	mov	r1, fp
 800142e:	031b      	lsls	r3, r3, #12
 8001430:	430b      	orrs	r3, r1
 8001432:	031b      	lsls	r3, r3, #12
 8001434:	0017      	movs	r7, r2
 8001436:	0b1b      	lsrs	r3, r3, #12
 8001438:	4a06      	ldr	r2, [pc, #24]	; (8001454 <__aeabi_ddiv+0x5f8>)
 800143a:	e59d      	b.n	8000f78 <__aeabi_ddiv+0x11c>
 800143c:	42bd      	cmp	r5, r7
 800143e:	d8b2      	bhi.n	80013a6 <__aeabi_ddiv+0x54a>
 8001440:	469b      	mov	fp, r3
 8001442:	2400      	movs	r4, #0
 8001444:	e6bf      	b.n	80011c6 <__aeabi_ddiv+0x36a>
 8001446:	4580      	cmp	r8, r0
 8001448:	d3b9      	bcc.n	80013be <__aeabi_ddiv+0x562>
 800144a:	001a      	movs	r2, r3
 800144c:	e7c3      	b.n	80013d6 <__aeabi_ddiv+0x57a>
 800144e:	46c0      	nop			; (mov r8, r8)
 8001450:	000003ff 	.word	0x000003ff
 8001454:	000007ff 	.word	0x000007ff
 8001458:	0000041e 	.word	0x0000041e
 800145c:	0000043e 	.word	0x0000043e

08001460 <__eqdf2>:
 8001460:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001462:	464f      	mov	r7, r9
 8001464:	4646      	mov	r6, r8
 8001466:	46d6      	mov	lr, sl
 8001468:	4684      	mov	ip, r0
 800146a:	b5c0      	push	{r6, r7, lr}
 800146c:	4680      	mov	r8, r0
 800146e:	4e19      	ldr	r6, [pc, #100]	; (80014d4 <__eqdf2+0x74>)
 8001470:	0318      	lsls	r0, r3, #12
 8001472:	030f      	lsls	r7, r1, #12
 8001474:	004d      	lsls	r5, r1, #1
 8001476:	0b00      	lsrs	r0, r0, #12
 8001478:	005c      	lsls	r4, r3, #1
 800147a:	4682      	mov	sl, r0
 800147c:	0b3f      	lsrs	r7, r7, #12
 800147e:	0d6d      	lsrs	r5, r5, #21
 8001480:	0fc9      	lsrs	r1, r1, #31
 8001482:	4691      	mov	r9, r2
 8001484:	0d64      	lsrs	r4, r4, #21
 8001486:	0fdb      	lsrs	r3, r3, #31
 8001488:	2001      	movs	r0, #1
 800148a:	42b5      	cmp	r5, r6
 800148c:	d00a      	beq.n	80014a4 <__eqdf2+0x44>
 800148e:	42b4      	cmp	r4, r6
 8001490:	d003      	beq.n	800149a <__eqdf2+0x3a>
 8001492:	42a5      	cmp	r5, r4
 8001494:	d101      	bne.n	800149a <__eqdf2+0x3a>
 8001496:	4557      	cmp	r7, sl
 8001498:	d00c      	beq.n	80014b4 <__eqdf2+0x54>
 800149a:	bc1c      	pop	{r2, r3, r4}
 800149c:	4690      	mov	r8, r2
 800149e:	4699      	mov	r9, r3
 80014a0:	46a2      	mov	sl, r4
 80014a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014a4:	4666      	mov	r6, ip
 80014a6:	433e      	orrs	r6, r7
 80014a8:	d1f7      	bne.n	800149a <__eqdf2+0x3a>
 80014aa:	42ac      	cmp	r4, r5
 80014ac:	d1f5      	bne.n	800149a <__eqdf2+0x3a>
 80014ae:	4654      	mov	r4, sl
 80014b0:	4314      	orrs	r4, r2
 80014b2:	d1f2      	bne.n	800149a <__eqdf2+0x3a>
 80014b4:	2001      	movs	r0, #1
 80014b6:	45c8      	cmp	r8, r9
 80014b8:	d1ef      	bne.n	800149a <__eqdf2+0x3a>
 80014ba:	4299      	cmp	r1, r3
 80014bc:	d007      	beq.n	80014ce <__eqdf2+0x6e>
 80014be:	2d00      	cmp	r5, #0
 80014c0:	d1eb      	bne.n	800149a <__eqdf2+0x3a>
 80014c2:	4663      	mov	r3, ip
 80014c4:	431f      	orrs	r7, r3
 80014c6:	0038      	movs	r0, r7
 80014c8:	1e47      	subs	r7, r0, #1
 80014ca:	41b8      	sbcs	r0, r7
 80014cc:	e7e5      	b.n	800149a <__eqdf2+0x3a>
 80014ce:	2000      	movs	r0, #0
 80014d0:	e7e3      	b.n	800149a <__eqdf2+0x3a>
 80014d2:	46c0      	nop			; (mov r8, r8)
 80014d4:	000007ff 	.word	0x000007ff

080014d8 <__gedf2>:
 80014d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014da:	464f      	mov	r7, r9
 80014dc:	4646      	mov	r6, r8
 80014de:	46d6      	mov	lr, sl
 80014e0:	004d      	lsls	r5, r1, #1
 80014e2:	b5c0      	push	{r6, r7, lr}
 80014e4:	030e      	lsls	r6, r1, #12
 80014e6:	0fc9      	lsrs	r1, r1, #31
 80014e8:	468a      	mov	sl, r1
 80014ea:	492c      	ldr	r1, [pc, #176]	; (800159c <__gedf2+0xc4>)
 80014ec:	031f      	lsls	r7, r3, #12
 80014ee:	005c      	lsls	r4, r3, #1
 80014f0:	4680      	mov	r8, r0
 80014f2:	0b36      	lsrs	r6, r6, #12
 80014f4:	0d6d      	lsrs	r5, r5, #21
 80014f6:	4691      	mov	r9, r2
 80014f8:	0b3f      	lsrs	r7, r7, #12
 80014fa:	0d64      	lsrs	r4, r4, #21
 80014fc:	0fdb      	lsrs	r3, r3, #31
 80014fe:	428d      	cmp	r5, r1
 8001500:	d01e      	beq.n	8001540 <__gedf2+0x68>
 8001502:	428c      	cmp	r4, r1
 8001504:	d016      	beq.n	8001534 <__gedf2+0x5c>
 8001506:	2d00      	cmp	r5, #0
 8001508:	d11e      	bne.n	8001548 <__gedf2+0x70>
 800150a:	4330      	orrs	r0, r6
 800150c:	4684      	mov	ip, r0
 800150e:	2c00      	cmp	r4, #0
 8001510:	d101      	bne.n	8001516 <__gedf2+0x3e>
 8001512:	433a      	orrs	r2, r7
 8001514:	d023      	beq.n	800155e <__gedf2+0x86>
 8001516:	4662      	mov	r2, ip
 8001518:	2a00      	cmp	r2, #0
 800151a:	d01a      	beq.n	8001552 <__gedf2+0x7a>
 800151c:	459a      	cmp	sl, r3
 800151e:	d029      	beq.n	8001574 <__gedf2+0x9c>
 8001520:	4651      	mov	r1, sl
 8001522:	2002      	movs	r0, #2
 8001524:	3901      	subs	r1, #1
 8001526:	4008      	ands	r0, r1
 8001528:	3801      	subs	r0, #1
 800152a:	bc1c      	pop	{r2, r3, r4}
 800152c:	4690      	mov	r8, r2
 800152e:	4699      	mov	r9, r3
 8001530:	46a2      	mov	sl, r4
 8001532:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001534:	0039      	movs	r1, r7
 8001536:	4311      	orrs	r1, r2
 8001538:	d0e5      	beq.n	8001506 <__gedf2+0x2e>
 800153a:	2002      	movs	r0, #2
 800153c:	4240      	negs	r0, r0
 800153e:	e7f4      	b.n	800152a <__gedf2+0x52>
 8001540:	4330      	orrs	r0, r6
 8001542:	d1fa      	bne.n	800153a <__gedf2+0x62>
 8001544:	42ac      	cmp	r4, r5
 8001546:	d00f      	beq.n	8001568 <__gedf2+0x90>
 8001548:	2c00      	cmp	r4, #0
 800154a:	d10f      	bne.n	800156c <__gedf2+0x94>
 800154c:	433a      	orrs	r2, r7
 800154e:	d0e7      	beq.n	8001520 <__gedf2+0x48>
 8001550:	e00c      	b.n	800156c <__gedf2+0x94>
 8001552:	2201      	movs	r2, #1
 8001554:	3b01      	subs	r3, #1
 8001556:	4393      	bics	r3, r2
 8001558:	0018      	movs	r0, r3
 800155a:	3001      	adds	r0, #1
 800155c:	e7e5      	b.n	800152a <__gedf2+0x52>
 800155e:	4663      	mov	r3, ip
 8001560:	2000      	movs	r0, #0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d0e1      	beq.n	800152a <__gedf2+0x52>
 8001566:	e7db      	b.n	8001520 <__gedf2+0x48>
 8001568:	433a      	orrs	r2, r7
 800156a:	d1e6      	bne.n	800153a <__gedf2+0x62>
 800156c:	459a      	cmp	sl, r3
 800156e:	d1d7      	bne.n	8001520 <__gedf2+0x48>
 8001570:	42a5      	cmp	r5, r4
 8001572:	dcd5      	bgt.n	8001520 <__gedf2+0x48>
 8001574:	42a5      	cmp	r5, r4
 8001576:	db05      	blt.n	8001584 <__gedf2+0xac>
 8001578:	42be      	cmp	r6, r7
 800157a:	d8d1      	bhi.n	8001520 <__gedf2+0x48>
 800157c:	d008      	beq.n	8001590 <__gedf2+0xb8>
 800157e:	2000      	movs	r0, #0
 8001580:	42be      	cmp	r6, r7
 8001582:	d2d2      	bcs.n	800152a <__gedf2+0x52>
 8001584:	4650      	mov	r0, sl
 8001586:	2301      	movs	r3, #1
 8001588:	3801      	subs	r0, #1
 800158a:	4398      	bics	r0, r3
 800158c:	3001      	adds	r0, #1
 800158e:	e7cc      	b.n	800152a <__gedf2+0x52>
 8001590:	45c8      	cmp	r8, r9
 8001592:	d8c5      	bhi.n	8001520 <__gedf2+0x48>
 8001594:	2000      	movs	r0, #0
 8001596:	45c8      	cmp	r8, r9
 8001598:	d3f4      	bcc.n	8001584 <__gedf2+0xac>
 800159a:	e7c6      	b.n	800152a <__gedf2+0x52>
 800159c:	000007ff 	.word	0x000007ff

080015a0 <__ledf2>:
 80015a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015a2:	464f      	mov	r7, r9
 80015a4:	4646      	mov	r6, r8
 80015a6:	46d6      	mov	lr, sl
 80015a8:	004d      	lsls	r5, r1, #1
 80015aa:	b5c0      	push	{r6, r7, lr}
 80015ac:	030e      	lsls	r6, r1, #12
 80015ae:	0fc9      	lsrs	r1, r1, #31
 80015b0:	468a      	mov	sl, r1
 80015b2:	492e      	ldr	r1, [pc, #184]	; (800166c <__ledf2+0xcc>)
 80015b4:	031f      	lsls	r7, r3, #12
 80015b6:	005c      	lsls	r4, r3, #1
 80015b8:	4680      	mov	r8, r0
 80015ba:	0b36      	lsrs	r6, r6, #12
 80015bc:	0d6d      	lsrs	r5, r5, #21
 80015be:	4691      	mov	r9, r2
 80015c0:	0b3f      	lsrs	r7, r7, #12
 80015c2:	0d64      	lsrs	r4, r4, #21
 80015c4:	0fdb      	lsrs	r3, r3, #31
 80015c6:	428d      	cmp	r5, r1
 80015c8:	d018      	beq.n	80015fc <__ledf2+0x5c>
 80015ca:	428c      	cmp	r4, r1
 80015cc:	d011      	beq.n	80015f2 <__ledf2+0x52>
 80015ce:	2d00      	cmp	r5, #0
 80015d0:	d118      	bne.n	8001604 <__ledf2+0x64>
 80015d2:	4330      	orrs	r0, r6
 80015d4:	4684      	mov	ip, r0
 80015d6:	2c00      	cmp	r4, #0
 80015d8:	d11e      	bne.n	8001618 <__ledf2+0x78>
 80015da:	433a      	orrs	r2, r7
 80015dc:	d11c      	bne.n	8001618 <__ledf2+0x78>
 80015de:	4663      	mov	r3, ip
 80015e0:	2000      	movs	r0, #0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d030      	beq.n	8001648 <__ledf2+0xa8>
 80015e6:	4651      	mov	r1, sl
 80015e8:	2002      	movs	r0, #2
 80015ea:	3901      	subs	r1, #1
 80015ec:	4008      	ands	r0, r1
 80015ee:	3801      	subs	r0, #1
 80015f0:	e02a      	b.n	8001648 <__ledf2+0xa8>
 80015f2:	0039      	movs	r1, r7
 80015f4:	4311      	orrs	r1, r2
 80015f6:	d0ea      	beq.n	80015ce <__ledf2+0x2e>
 80015f8:	2002      	movs	r0, #2
 80015fa:	e025      	b.n	8001648 <__ledf2+0xa8>
 80015fc:	4330      	orrs	r0, r6
 80015fe:	d1fb      	bne.n	80015f8 <__ledf2+0x58>
 8001600:	42ac      	cmp	r4, r5
 8001602:	d026      	beq.n	8001652 <__ledf2+0xb2>
 8001604:	2c00      	cmp	r4, #0
 8001606:	d126      	bne.n	8001656 <__ledf2+0xb6>
 8001608:	433a      	orrs	r2, r7
 800160a:	d124      	bne.n	8001656 <__ledf2+0xb6>
 800160c:	4651      	mov	r1, sl
 800160e:	2002      	movs	r0, #2
 8001610:	3901      	subs	r1, #1
 8001612:	4008      	ands	r0, r1
 8001614:	3801      	subs	r0, #1
 8001616:	e017      	b.n	8001648 <__ledf2+0xa8>
 8001618:	4662      	mov	r2, ip
 800161a:	2a00      	cmp	r2, #0
 800161c:	d00f      	beq.n	800163e <__ledf2+0x9e>
 800161e:	459a      	cmp	sl, r3
 8001620:	d1e1      	bne.n	80015e6 <__ledf2+0x46>
 8001622:	42a5      	cmp	r5, r4
 8001624:	db05      	blt.n	8001632 <__ledf2+0x92>
 8001626:	42be      	cmp	r6, r7
 8001628:	d8dd      	bhi.n	80015e6 <__ledf2+0x46>
 800162a:	d019      	beq.n	8001660 <__ledf2+0xc0>
 800162c:	2000      	movs	r0, #0
 800162e:	42be      	cmp	r6, r7
 8001630:	d20a      	bcs.n	8001648 <__ledf2+0xa8>
 8001632:	4650      	mov	r0, sl
 8001634:	2301      	movs	r3, #1
 8001636:	3801      	subs	r0, #1
 8001638:	4398      	bics	r0, r3
 800163a:	3001      	adds	r0, #1
 800163c:	e004      	b.n	8001648 <__ledf2+0xa8>
 800163e:	2201      	movs	r2, #1
 8001640:	3b01      	subs	r3, #1
 8001642:	4393      	bics	r3, r2
 8001644:	0018      	movs	r0, r3
 8001646:	3001      	adds	r0, #1
 8001648:	bc1c      	pop	{r2, r3, r4}
 800164a:	4690      	mov	r8, r2
 800164c:	4699      	mov	r9, r3
 800164e:	46a2      	mov	sl, r4
 8001650:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001652:	433a      	orrs	r2, r7
 8001654:	d1d0      	bne.n	80015f8 <__ledf2+0x58>
 8001656:	459a      	cmp	sl, r3
 8001658:	d1c5      	bne.n	80015e6 <__ledf2+0x46>
 800165a:	42a5      	cmp	r5, r4
 800165c:	dcc3      	bgt.n	80015e6 <__ledf2+0x46>
 800165e:	e7e0      	b.n	8001622 <__ledf2+0x82>
 8001660:	45c8      	cmp	r8, r9
 8001662:	d8c0      	bhi.n	80015e6 <__ledf2+0x46>
 8001664:	2000      	movs	r0, #0
 8001666:	45c8      	cmp	r8, r9
 8001668:	d3e3      	bcc.n	8001632 <__ledf2+0x92>
 800166a:	e7ed      	b.n	8001648 <__ledf2+0xa8>
 800166c:	000007ff 	.word	0x000007ff

08001670 <__aeabi_dmul>:
 8001670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001672:	4657      	mov	r7, sl
 8001674:	46de      	mov	lr, fp
 8001676:	464e      	mov	r6, r9
 8001678:	4645      	mov	r5, r8
 800167a:	b5e0      	push	{r5, r6, r7, lr}
 800167c:	4683      	mov	fp, r0
 800167e:	0006      	movs	r6, r0
 8001680:	030f      	lsls	r7, r1, #12
 8001682:	0048      	lsls	r0, r1, #1
 8001684:	b087      	sub	sp, #28
 8001686:	4692      	mov	sl, r2
 8001688:	001d      	movs	r5, r3
 800168a:	0b3f      	lsrs	r7, r7, #12
 800168c:	0d40      	lsrs	r0, r0, #21
 800168e:	0fcc      	lsrs	r4, r1, #31
 8001690:	2800      	cmp	r0, #0
 8001692:	d100      	bne.n	8001696 <__aeabi_dmul+0x26>
 8001694:	e06f      	b.n	8001776 <__aeabi_dmul+0x106>
 8001696:	4bde      	ldr	r3, [pc, #888]	; (8001a10 <__aeabi_dmul+0x3a0>)
 8001698:	4298      	cmp	r0, r3
 800169a:	d038      	beq.n	800170e <__aeabi_dmul+0x9e>
 800169c:	2380      	movs	r3, #128	; 0x80
 800169e:	00ff      	lsls	r7, r7, #3
 80016a0:	041b      	lsls	r3, r3, #16
 80016a2:	431f      	orrs	r7, r3
 80016a4:	0f73      	lsrs	r3, r6, #29
 80016a6:	433b      	orrs	r3, r7
 80016a8:	9301      	str	r3, [sp, #4]
 80016aa:	4bda      	ldr	r3, [pc, #872]	; (8001a14 <__aeabi_dmul+0x3a4>)
 80016ac:	2700      	movs	r7, #0
 80016ae:	4699      	mov	r9, r3
 80016b0:	2300      	movs	r3, #0
 80016b2:	469b      	mov	fp, r3
 80016b4:	00f6      	lsls	r6, r6, #3
 80016b6:	4481      	add	r9, r0
 80016b8:	032b      	lsls	r3, r5, #12
 80016ba:	0069      	lsls	r1, r5, #1
 80016bc:	0b1b      	lsrs	r3, r3, #12
 80016be:	4652      	mov	r2, sl
 80016c0:	4698      	mov	r8, r3
 80016c2:	0d49      	lsrs	r1, r1, #21
 80016c4:	0fed      	lsrs	r5, r5, #31
 80016c6:	2900      	cmp	r1, #0
 80016c8:	d100      	bne.n	80016cc <__aeabi_dmul+0x5c>
 80016ca:	e085      	b.n	80017d8 <__aeabi_dmul+0x168>
 80016cc:	4bd0      	ldr	r3, [pc, #832]	; (8001a10 <__aeabi_dmul+0x3a0>)
 80016ce:	4299      	cmp	r1, r3
 80016d0:	d100      	bne.n	80016d4 <__aeabi_dmul+0x64>
 80016d2:	e073      	b.n	80017bc <__aeabi_dmul+0x14c>
 80016d4:	4643      	mov	r3, r8
 80016d6:	00da      	lsls	r2, r3, #3
 80016d8:	2380      	movs	r3, #128	; 0x80
 80016da:	041b      	lsls	r3, r3, #16
 80016dc:	4313      	orrs	r3, r2
 80016de:	4652      	mov	r2, sl
 80016e0:	48cc      	ldr	r0, [pc, #816]	; (8001a14 <__aeabi_dmul+0x3a4>)
 80016e2:	0f52      	lsrs	r2, r2, #29
 80016e4:	4684      	mov	ip, r0
 80016e6:	4313      	orrs	r3, r2
 80016e8:	4652      	mov	r2, sl
 80016ea:	2000      	movs	r0, #0
 80016ec:	4461      	add	r1, ip
 80016ee:	00d2      	lsls	r2, r2, #3
 80016f0:	4489      	add	r9, r1
 80016f2:	0021      	movs	r1, r4
 80016f4:	4069      	eors	r1, r5
 80016f6:	9100      	str	r1, [sp, #0]
 80016f8:	468c      	mov	ip, r1
 80016fa:	2101      	movs	r1, #1
 80016fc:	4449      	add	r1, r9
 80016fe:	468a      	mov	sl, r1
 8001700:	2f0f      	cmp	r7, #15
 8001702:	d900      	bls.n	8001706 <__aeabi_dmul+0x96>
 8001704:	e090      	b.n	8001828 <__aeabi_dmul+0x1b8>
 8001706:	49c4      	ldr	r1, [pc, #784]	; (8001a18 <__aeabi_dmul+0x3a8>)
 8001708:	00bf      	lsls	r7, r7, #2
 800170a:	59cf      	ldr	r7, [r1, r7]
 800170c:	46bf      	mov	pc, r7
 800170e:	465b      	mov	r3, fp
 8001710:	433b      	orrs	r3, r7
 8001712:	9301      	str	r3, [sp, #4]
 8001714:	d000      	beq.n	8001718 <__aeabi_dmul+0xa8>
 8001716:	e16a      	b.n	80019ee <__aeabi_dmul+0x37e>
 8001718:	2302      	movs	r3, #2
 800171a:	2708      	movs	r7, #8
 800171c:	2600      	movs	r6, #0
 800171e:	4681      	mov	r9, r0
 8001720:	469b      	mov	fp, r3
 8001722:	e7c9      	b.n	80016b8 <__aeabi_dmul+0x48>
 8001724:	0032      	movs	r2, r6
 8001726:	4658      	mov	r0, fp
 8001728:	9b01      	ldr	r3, [sp, #4]
 800172a:	4661      	mov	r1, ip
 800172c:	9100      	str	r1, [sp, #0]
 800172e:	2802      	cmp	r0, #2
 8001730:	d100      	bne.n	8001734 <__aeabi_dmul+0xc4>
 8001732:	e075      	b.n	8001820 <__aeabi_dmul+0x1b0>
 8001734:	2803      	cmp	r0, #3
 8001736:	d100      	bne.n	800173a <__aeabi_dmul+0xca>
 8001738:	e1fe      	b.n	8001b38 <__aeabi_dmul+0x4c8>
 800173a:	2801      	cmp	r0, #1
 800173c:	d000      	beq.n	8001740 <__aeabi_dmul+0xd0>
 800173e:	e12c      	b.n	800199a <__aeabi_dmul+0x32a>
 8001740:	2300      	movs	r3, #0
 8001742:	2700      	movs	r7, #0
 8001744:	2600      	movs	r6, #0
 8001746:	2500      	movs	r5, #0
 8001748:	033f      	lsls	r7, r7, #12
 800174a:	0d2a      	lsrs	r2, r5, #20
 800174c:	0b3f      	lsrs	r7, r7, #12
 800174e:	48b3      	ldr	r0, [pc, #716]	; (8001a1c <__aeabi_dmul+0x3ac>)
 8001750:	0512      	lsls	r2, r2, #20
 8001752:	433a      	orrs	r2, r7
 8001754:	4002      	ands	r2, r0
 8001756:	051b      	lsls	r3, r3, #20
 8001758:	4313      	orrs	r3, r2
 800175a:	9a00      	ldr	r2, [sp, #0]
 800175c:	005b      	lsls	r3, r3, #1
 800175e:	07d1      	lsls	r1, r2, #31
 8001760:	085b      	lsrs	r3, r3, #1
 8001762:	430b      	orrs	r3, r1
 8001764:	0030      	movs	r0, r6
 8001766:	0019      	movs	r1, r3
 8001768:	b007      	add	sp, #28
 800176a:	bc3c      	pop	{r2, r3, r4, r5}
 800176c:	4690      	mov	r8, r2
 800176e:	4699      	mov	r9, r3
 8001770:	46a2      	mov	sl, r4
 8001772:	46ab      	mov	fp, r5
 8001774:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001776:	465b      	mov	r3, fp
 8001778:	433b      	orrs	r3, r7
 800177a:	9301      	str	r3, [sp, #4]
 800177c:	d100      	bne.n	8001780 <__aeabi_dmul+0x110>
 800177e:	e12f      	b.n	80019e0 <__aeabi_dmul+0x370>
 8001780:	2f00      	cmp	r7, #0
 8001782:	d100      	bne.n	8001786 <__aeabi_dmul+0x116>
 8001784:	e1a5      	b.n	8001ad2 <__aeabi_dmul+0x462>
 8001786:	0038      	movs	r0, r7
 8001788:	f000 fe58 	bl	800243c <__clzsi2>
 800178c:	0003      	movs	r3, r0
 800178e:	3b0b      	subs	r3, #11
 8001790:	2b1c      	cmp	r3, #28
 8001792:	dd00      	ble.n	8001796 <__aeabi_dmul+0x126>
 8001794:	e196      	b.n	8001ac4 <__aeabi_dmul+0x454>
 8001796:	221d      	movs	r2, #29
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	465a      	mov	r2, fp
 800179c:	0001      	movs	r1, r0
 800179e:	40da      	lsrs	r2, r3
 80017a0:	465e      	mov	r6, fp
 80017a2:	3908      	subs	r1, #8
 80017a4:	408f      	lsls	r7, r1
 80017a6:	0013      	movs	r3, r2
 80017a8:	408e      	lsls	r6, r1
 80017aa:	433b      	orrs	r3, r7
 80017ac:	9301      	str	r3, [sp, #4]
 80017ae:	4b9c      	ldr	r3, [pc, #624]	; (8001a20 <__aeabi_dmul+0x3b0>)
 80017b0:	2700      	movs	r7, #0
 80017b2:	1a1b      	subs	r3, r3, r0
 80017b4:	4699      	mov	r9, r3
 80017b6:	2300      	movs	r3, #0
 80017b8:	469b      	mov	fp, r3
 80017ba:	e77d      	b.n	80016b8 <__aeabi_dmul+0x48>
 80017bc:	4641      	mov	r1, r8
 80017be:	4653      	mov	r3, sl
 80017c0:	430b      	orrs	r3, r1
 80017c2:	4993      	ldr	r1, [pc, #588]	; (8001a10 <__aeabi_dmul+0x3a0>)
 80017c4:	468c      	mov	ip, r1
 80017c6:	44e1      	add	r9, ip
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d000      	beq.n	80017ce <__aeabi_dmul+0x15e>
 80017cc:	e11a      	b.n	8001a04 <__aeabi_dmul+0x394>
 80017ce:	2202      	movs	r2, #2
 80017d0:	2002      	movs	r0, #2
 80017d2:	4317      	orrs	r7, r2
 80017d4:	2200      	movs	r2, #0
 80017d6:	e78c      	b.n	80016f2 <__aeabi_dmul+0x82>
 80017d8:	4313      	orrs	r3, r2
 80017da:	d100      	bne.n	80017de <__aeabi_dmul+0x16e>
 80017dc:	e10d      	b.n	80019fa <__aeabi_dmul+0x38a>
 80017de:	4643      	mov	r3, r8
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d100      	bne.n	80017e6 <__aeabi_dmul+0x176>
 80017e4:	e181      	b.n	8001aea <__aeabi_dmul+0x47a>
 80017e6:	4640      	mov	r0, r8
 80017e8:	f000 fe28 	bl	800243c <__clzsi2>
 80017ec:	0002      	movs	r2, r0
 80017ee:	3a0b      	subs	r2, #11
 80017f0:	2a1c      	cmp	r2, #28
 80017f2:	dd00      	ble.n	80017f6 <__aeabi_dmul+0x186>
 80017f4:	e172      	b.n	8001adc <__aeabi_dmul+0x46c>
 80017f6:	0001      	movs	r1, r0
 80017f8:	4643      	mov	r3, r8
 80017fa:	3908      	subs	r1, #8
 80017fc:	408b      	lsls	r3, r1
 80017fe:	4698      	mov	r8, r3
 8001800:	231d      	movs	r3, #29
 8001802:	1a9a      	subs	r2, r3, r2
 8001804:	4653      	mov	r3, sl
 8001806:	40d3      	lsrs	r3, r2
 8001808:	001a      	movs	r2, r3
 800180a:	4643      	mov	r3, r8
 800180c:	4313      	orrs	r3, r2
 800180e:	4652      	mov	r2, sl
 8001810:	408a      	lsls	r2, r1
 8001812:	4649      	mov	r1, r9
 8001814:	1a08      	subs	r0, r1, r0
 8001816:	4982      	ldr	r1, [pc, #520]	; (8001a20 <__aeabi_dmul+0x3b0>)
 8001818:	4689      	mov	r9, r1
 800181a:	4481      	add	r9, r0
 800181c:	2000      	movs	r0, #0
 800181e:	e768      	b.n	80016f2 <__aeabi_dmul+0x82>
 8001820:	4b7b      	ldr	r3, [pc, #492]	; (8001a10 <__aeabi_dmul+0x3a0>)
 8001822:	2700      	movs	r7, #0
 8001824:	2600      	movs	r6, #0
 8001826:	e78e      	b.n	8001746 <__aeabi_dmul+0xd6>
 8001828:	0c14      	lsrs	r4, r2, #16
 800182a:	0412      	lsls	r2, r2, #16
 800182c:	0c12      	lsrs	r2, r2, #16
 800182e:	0011      	movs	r1, r2
 8001830:	0c37      	lsrs	r7, r6, #16
 8001832:	0436      	lsls	r6, r6, #16
 8001834:	0c35      	lsrs	r5, r6, #16
 8001836:	4379      	muls	r1, r7
 8001838:	0028      	movs	r0, r5
 800183a:	468c      	mov	ip, r1
 800183c:	002e      	movs	r6, r5
 800183e:	4360      	muls	r0, r4
 8001840:	4460      	add	r0, ip
 8001842:	4683      	mov	fp, r0
 8001844:	4356      	muls	r6, r2
 8001846:	0021      	movs	r1, r4
 8001848:	0c30      	lsrs	r0, r6, #16
 800184a:	4680      	mov	r8, r0
 800184c:	4658      	mov	r0, fp
 800184e:	4379      	muls	r1, r7
 8001850:	4440      	add	r0, r8
 8001852:	9102      	str	r1, [sp, #8]
 8001854:	4584      	cmp	ip, r0
 8001856:	d906      	bls.n	8001866 <__aeabi_dmul+0x1f6>
 8001858:	4688      	mov	r8, r1
 800185a:	2180      	movs	r1, #128	; 0x80
 800185c:	0249      	lsls	r1, r1, #9
 800185e:	468c      	mov	ip, r1
 8001860:	44e0      	add	r8, ip
 8001862:	4641      	mov	r1, r8
 8001864:	9102      	str	r1, [sp, #8]
 8001866:	0436      	lsls	r6, r6, #16
 8001868:	0c01      	lsrs	r1, r0, #16
 800186a:	0c36      	lsrs	r6, r6, #16
 800186c:	0400      	lsls	r0, r0, #16
 800186e:	468b      	mov	fp, r1
 8001870:	1981      	adds	r1, r0, r6
 8001872:	0c1e      	lsrs	r6, r3, #16
 8001874:	041b      	lsls	r3, r3, #16
 8001876:	0c1b      	lsrs	r3, r3, #16
 8001878:	9103      	str	r1, [sp, #12]
 800187a:	0019      	movs	r1, r3
 800187c:	4379      	muls	r1, r7
 800187e:	468c      	mov	ip, r1
 8001880:	0028      	movs	r0, r5
 8001882:	4375      	muls	r5, r6
 8001884:	4465      	add	r5, ip
 8001886:	46a8      	mov	r8, r5
 8001888:	4358      	muls	r0, r3
 800188a:	0c05      	lsrs	r5, r0, #16
 800188c:	4445      	add	r5, r8
 800188e:	4377      	muls	r7, r6
 8001890:	42a9      	cmp	r1, r5
 8001892:	d903      	bls.n	800189c <__aeabi_dmul+0x22c>
 8001894:	2180      	movs	r1, #128	; 0x80
 8001896:	0249      	lsls	r1, r1, #9
 8001898:	468c      	mov	ip, r1
 800189a:	4467      	add	r7, ip
 800189c:	0c29      	lsrs	r1, r5, #16
 800189e:	468c      	mov	ip, r1
 80018a0:	0039      	movs	r1, r7
 80018a2:	0400      	lsls	r0, r0, #16
 80018a4:	0c00      	lsrs	r0, r0, #16
 80018a6:	042d      	lsls	r5, r5, #16
 80018a8:	182d      	adds	r5, r5, r0
 80018aa:	4461      	add	r1, ip
 80018ac:	44ab      	add	fp, r5
 80018ae:	9105      	str	r1, [sp, #20]
 80018b0:	4659      	mov	r1, fp
 80018b2:	9104      	str	r1, [sp, #16]
 80018b4:	9901      	ldr	r1, [sp, #4]
 80018b6:	040f      	lsls	r7, r1, #16
 80018b8:	0c3f      	lsrs	r7, r7, #16
 80018ba:	0c08      	lsrs	r0, r1, #16
 80018bc:	0039      	movs	r1, r7
 80018be:	4351      	muls	r1, r2
 80018c0:	4342      	muls	r2, r0
 80018c2:	4690      	mov	r8, r2
 80018c4:	0002      	movs	r2, r0
 80018c6:	468c      	mov	ip, r1
 80018c8:	0c09      	lsrs	r1, r1, #16
 80018ca:	468b      	mov	fp, r1
 80018cc:	4362      	muls	r2, r4
 80018ce:	437c      	muls	r4, r7
 80018d0:	4444      	add	r4, r8
 80018d2:	445c      	add	r4, fp
 80018d4:	45a0      	cmp	r8, r4
 80018d6:	d903      	bls.n	80018e0 <__aeabi_dmul+0x270>
 80018d8:	2180      	movs	r1, #128	; 0x80
 80018da:	0249      	lsls	r1, r1, #9
 80018dc:	4688      	mov	r8, r1
 80018de:	4442      	add	r2, r8
 80018e0:	0c21      	lsrs	r1, r4, #16
 80018e2:	4688      	mov	r8, r1
 80018e4:	4661      	mov	r1, ip
 80018e6:	0409      	lsls	r1, r1, #16
 80018e8:	0c09      	lsrs	r1, r1, #16
 80018ea:	468c      	mov	ip, r1
 80018ec:	0039      	movs	r1, r7
 80018ee:	4359      	muls	r1, r3
 80018f0:	4343      	muls	r3, r0
 80018f2:	4370      	muls	r0, r6
 80018f4:	437e      	muls	r6, r7
 80018f6:	0c0f      	lsrs	r7, r1, #16
 80018f8:	18f6      	adds	r6, r6, r3
 80018fa:	0424      	lsls	r4, r4, #16
 80018fc:	19be      	adds	r6, r7, r6
 80018fe:	4464      	add	r4, ip
 8001900:	4442      	add	r2, r8
 8001902:	468c      	mov	ip, r1
 8001904:	42b3      	cmp	r3, r6
 8001906:	d903      	bls.n	8001910 <__aeabi_dmul+0x2a0>
 8001908:	2380      	movs	r3, #128	; 0x80
 800190a:	025b      	lsls	r3, r3, #9
 800190c:	4698      	mov	r8, r3
 800190e:	4440      	add	r0, r8
 8001910:	9b02      	ldr	r3, [sp, #8]
 8001912:	4661      	mov	r1, ip
 8001914:	4698      	mov	r8, r3
 8001916:	9b04      	ldr	r3, [sp, #16]
 8001918:	0437      	lsls	r7, r6, #16
 800191a:	4443      	add	r3, r8
 800191c:	469b      	mov	fp, r3
 800191e:	45ab      	cmp	fp, r5
 8001920:	41ad      	sbcs	r5, r5
 8001922:	426b      	negs	r3, r5
 8001924:	040d      	lsls	r5, r1, #16
 8001926:	9905      	ldr	r1, [sp, #20]
 8001928:	0c2d      	lsrs	r5, r5, #16
 800192a:	468c      	mov	ip, r1
 800192c:	197f      	adds	r7, r7, r5
 800192e:	4467      	add	r7, ip
 8001930:	18fd      	adds	r5, r7, r3
 8001932:	46a8      	mov	r8, r5
 8001934:	465d      	mov	r5, fp
 8001936:	192d      	adds	r5, r5, r4
 8001938:	42a5      	cmp	r5, r4
 800193a:	41a4      	sbcs	r4, r4
 800193c:	4693      	mov	fp, r2
 800193e:	4264      	negs	r4, r4
 8001940:	46a4      	mov	ip, r4
 8001942:	44c3      	add	fp, r8
 8001944:	44dc      	add	ip, fp
 8001946:	428f      	cmp	r7, r1
 8001948:	41bf      	sbcs	r7, r7
 800194a:	4598      	cmp	r8, r3
 800194c:	419b      	sbcs	r3, r3
 800194e:	4593      	cmp	fp, r2
 8001950:	4192      	sbcs	r2, r2
 8001952:	45a4      	cmp	ip, r4
 8001954:	41a4      	sbcs	r4, r4
 8001956:	425b      	negs	r3, r3
 8001958:	427f      	negs	r7, r7
 800195a:	431f      	orrs	r7, r3
 800195c:	0c36      	lsrs	r6, r6, #16
 800195e:	4252      	negs	r2, r2
 8001960:	4264      	negs	r4, r4
 8001962:	19bf      	adds	r7, r7, r6
 8001964:	4322      	orrs	r2, r4
 8001966:	18bf      	adds	r7, r7, r2
 8001968:	4662      	mov	r2, ip
 800196a:	1838      	adds	r0, r7, r0
 800196c:	0243      	lsls	r3, r0, #9
 800196e:	0dd2      	lsrs	r2, r2, #23
 8001970:	9903      	ldr	r1, [sp, #12]
 8001972:	4313      	orrs	r3, r2
 8001974:	026a      	lsls	r2, r5, #9
 8001976:	430a      	orrs	r2, r1
 8001978:	1e50      	subs	r0, r2, #1
 800197a:	4182      	sbcs	r2, r0
 800197c:	4661      	mov	r1, ip
 800197e:	0ded      	lsrs	r5, r5, #23
 8001980:	432a      	orrs	r2, r5
 8001982:	024e      	lsls	r6, r1, #9
 8001984:	4332      	orrs	r2, r6
 8001986:	01d9      	lsls	r1, r3, #7
 8001988:	d400      	bmi.n	800198c <__aeabi_dmul+0x31c>
 800198a:	e0b3      	b.n	8001af4 <__aeabi_dmul+0x484>
 800198c:	2601      	movs	r6, #1
 800198e:	0850      	lsrs	r0, r2, #1
 8001990:	4032      	ands	r2, r6
 8001992:	4302      	orrs	r2, r0
 8001994:	07de      	lsls	r6, r3, #31
 8001996:	4332      	orrs	r2, r6
 8001998:	085b      	lsrs	r3, r3, #1
 800199a:	4c22      	ldr	r4, [pc, #136]	; (8001a24 <__aeabi_dmul+0x3b4>)
 800199c:	4454      	add	r4, sl
 800199e:	2c00      	cmp	r4, #0
 80019a0:	dd62      	ble.n	8001a68 <__aeabi_dmul+0x3f8>
 80019a2:	0751      	lsls	r1, r2, #29
 80019a4:	d009      	beq.n	80019ba <__aeabi_dmul+0x34a>
 80019a6:	200f      	movs	r0, #15
 80019a8:	4010      	ands	r0, r2
 80019aa:	2804      	cmp	r0, #4
 80019ac:	d005      	beq.n	80019ba <__aeabi_dmul+0x34a>
 80019ae:	1d10      	adds	r0, r2, #4
 80019b0:	4290      	cmp	r0, r2
 80019b2:	4192      	sbcs	r2, r2
 80019b4:	4252      	negs	r2, r2
 80019b6:	189b      	adds	r3, r3, r2
 80019b8:	0002      	movs	r2, r0
 80019ba:	01d9      	lsls	r1, r3, #7
 80019bc:	d504      	bpl.n	80019c8 <__aeabi_dmul+0x358>
 80019be:	2480      	movs	r4, #128	; 0x80
 80019c0:	4819      	ldr	r0, [pc, #100]	; (8001a28 <__aeabi_dmul+0x3b8>)
 80019c2:	00e4      	lsls	r4, r4, #3
 80019c4:	4003      	ands	r3, r0
 80019c6:	4454      	add	r4, sl
 80019c8:	4818      	ldr	r0, [pc, #96]	; (8001a2c <__aeabi_dmul+0x3bc>)
 80019ca:	4284      	cmp	r4, r0
 80019cc:	dd00      	ble.n	80019d0 <__aeabi_dmul+0x360>
 80019ce:	e727      	b.n	8001820 <__aeabi_dmul+0x1b0>
 80019d0:	075e      	lsls	r6, r3, #29
 80019d2:	025b      	lsls	r3, r3, #9
 80019d4:	08d2      	lsrs	r2, r2, #3
 80019d6:	0b1f      	lsrs	r7, r3, #12
 80019d8:	0563      	lsls	r3, r4, #21
 80019da:	4316      	orrs	r6, r2
 80019dc:	0d5b      	lsrs	r3, r3, #21
 80019de:	e6b2      	b.n	8001746 <__aeabi_dmul+0xd6>
 80019e0:	2300      	movs	r3, #0
 80019e2:	4699      	mov	r9, r3
 80019e4:	3301      	adds	r3, #1
 80019e6:	2704      	movs	r7, #4
 80019e8:	2600      	movs	r6, #0
 80019ea:	469b      	mov	fp, r3
 80019ec:	e664      	b.n	80016b8 <__aeabi_dmul+0x48>
 80019ee:	2303      	movs	r3, #3
 80019f0:	9701      	str	r7, [sp, #4]
 80019f2:	4681      	mov	r9, r0
 80019f4:	270c      	movs	r7, #12
 80019f6:	469b      	mov	fp, r3
 80019f8:	e65e      	b.n	80016b8 <__aeabi_dmul+0x48>
 80019fa:	2201      	movs	r2, #1
 80019fc:	2001      	movs	r0, #1
 80019fe:	4317      	orrs	r7, r2
 8001a00:	2200      	movs	r2, #0
 8001a02:	e676      	b.n	80016f2 <__aeabi_dmul+0x82>
 8001a04:	2303      	movs	r3, #3
 8001a06:	2003      	movs	r0, #3
 8001a08:	431f      	orrs	r7, r3
 8001a0a:	4643      	mov	r3, r8
 8001a0c:	e671      	b.n	80016f2 <__aeabi_dmul+0x82>
 8001a0e:	46c0      	nop			; (mov r8, r8)
 8001a10:	000007ff 	.word	0x000007ff
 8001a14:	fffffc01 	.word	0xfffffc01
 8001a18:	08006388 	.word	0x08006388
 8001a1c:	800fffff 	.word	0x800fffff
 8001a20:	fffffc0d 	.word	0xfffffc0d
 8001a24:	000003ff 	.word	0x000003ff
 8001a28:	feffffff 	.word	0xfeffffff
 8001a2c:	000007fe 	.word	0x000007fe
 8001a30:	2300      	movs	r3, #0
 8001a32:	2780      	movs	r7, #128	; 0x80
 8001a34:	9300      	str	r3, [sp, #0]
 8001a36:	033f      	lsls	r7, r7, #12
 8001a38:	2600      	movs	r6, #0
 8001a3a:	4b43      	ldr	r3, [pc, #268]	; (8001b48 <__aeabi_dmul+0x4d8>)
 8001a3c:	e683      	b.n	8001746 <__aeabi_dmul+0xd6>
 8001a3e:	9b01      	ldr	r3, [sp, #4]
 8001a40:	0032      	movs	r2, r6
 8001a42:	46a4      	mov	ip, r4
 8001a44:	4658      	mov	r0, fp
 8001a46:	e670      	b.n	800172a <__aeabi_dmul+0xba>
 8001a48:	46ac      	mov	ip, r5
 8001a4a:	e66e      	b.n	800172a <__aeabi_dmul+0xba>
 8001a4c:	2780      	movs	r7, #128	; 0x80
 8001a4e:	9901      	ldr	r1, [sp, #4]
 8001a50:	033f      	lsls	r7, r7, #12
 8001a52:	4239      	tst	r1, r7
 8001a54:	d02d      	beq.n	8001ab2 <__aeabi_dmul+0x442>
 8001a56:	423b      	tst	r3, r7
 8001a58:	d12b      	bne.n	8001ab2 <__aeabi_dmul+0x442>
 8001a5a:	431f      	orrs	r7, r3
 8001a5c:	033f      	lsls	r7, r7, #12
 8001a5e:	0b3f      	lsrs	r7, r7, #12
 8001a60:	9500      	str	r5, [sp, #0]
 8001a62:	0016      	movs	r6, r2
 8001a64:	4b38      	ldr	r3, [pc, #224]	; (8001b48 <__aeabi_dmul+0x4d8>)
 8001a66:	e66e      	b.n	8001746 <__aeabi_dmul+0xd6>
 8001a68:	2501      	movs	r5, #1
 8001a6a:	1b2d      	subs	r5, r5, r4
 8001a6c:	2d38      	cmp	r5, #56	; 0x38
 8001a6e:	dd00      	ble.n	8001a72 <__aeabi_dmul+0x402>
 8001a70:	e666      	b.n	8001740 <__aeabi_dmul+0xd0>
 8001a72:	2d1f      	cmp	r5, #31
 8001a74:	dc40      	bgt.n	8001af8 <__aeabi_dmul+0x488>
 8001a76:	4835      	ldr	r0, [pc, #212]	; (8001b4c <__aeabi_dmul+0x4dc>)
 8001a78:	001c      	movs	r4, r3
 8001a7a:	4450      	add	r0, sl
 8001a7c:	0016      	movs	r6, r2
 8001a7e:	4082      	lsls	r2, r0
 8001a80:	4084      	lsls	r4, r0
 8001a82:	40ee      	lsrs	r6, r5
 8001a84:	1e50      	subs	r0, r2, #1
 8001a86:	4182      	sbcs	r2, r0
 8001a88:	4334      	orrs	r4, r6
 8001a8a:	4314      	orrs	r4, r2
 8001a8c:	40eb      	lsrs	r3, r5
 8001a8e:	0762      	lsls	r2, r4, #29
 8001a90:	d009      	beq.n	8001aa6 <__aeabi_dmul+0x436>
 8001a92:	220f      	movs	r2, #15
 8001a94:	4022      	ands	r2, r4
 8001a96:	2a04      	cmp	r2, #4
 8001a98:	d005      	beq.n	8001aa6 <__aeabi_dmul+0x436>
 8001a9a:	0022      	movs	r2, r4
 8001a9c:	1d14      	adds	r4, r2, #4
 8001a9e:	4294      	cmp	r4, r2
 8001aa0:	4180      	sbcs	r0, r0
 8001aa2:	4240      	negs	r0, r0
 8001aa4:	181b      	adds	r3, r3, r0
 8001aa6:	021a      	lsls	r2, r3, #8
 8001aa8:	d53e      	bpl.n	8001b28 <__aeabi_dmul+0x4b8>
 8001aaa:	2301      	movs	r3, #1
 8001aac:	2700      	movs	r7, #0
 8001aae:	2600      	movs	r6, #0
 8001ab0:	e649      	b.n	8001746 <__aeabi_dmul+0xd6>
 8001ab2:	2780      	movs	r7, #128	; 0x80
 8001ab4:	9b01      	ldr	r3, [sp, #4]
 8001ab6:	033f      	lsls	r7, r7, #12
 8001ab8:	431f      	orrs	r7, r3
 8001aba:	033f      	lsls	r7, r7, #12
 8001abc:	0b3f      	lsrs	r7, r7, #12
 8001abe:	9400      	str	r4, [sp, #0]
 8001ac0:	4b21      	ldr	r3, [pc, #132]	; (8001b48 <__aeabi_dmul+0x4d8>)
 8001ac2:	e640      	b.n	8001746 <__aeabi_dmul+0xd6>
 8001ac4:	0003      	movs	r3, r0
 8001ac6:	465a      	mov	r2, fp
 8001ac8:	3b28      	subs	r3, #40	; 0x28
 8001aca:	409a      	lsls	r2, r3
 8001acc:	2600      	movs	r6, #0
 8001ace:	9201      	str	r2, [sp, #4]
 8001ad0:	e66d      	b.n	80017ae <__aeabi_dmul+0x13e>
 8001ad2:	4658      	mov	r0, fp
 8001ad4:	f000 fcb2 	bl	800243c <__clzsi2>
 8001ad8:	3020      	adds	r0, #32
 8001ada:	e657      	b.n	800178c <__aeabi_dmul+0x11c>
 8001adc:	0003      	movs	r3, r0
 8001ade:	4652      	mov	r2, sl
 8001ae0:	3b28      	subs	r3, #40	; 0x28
 8001ae2:	409a      	lsls	r2, r3
 8001ae4:	0013      	movs	r3, r2
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	e693      	b.n	8001812 <__aeabi_dmul+0x1a2>
 8001aea:	4650      	mov	r0, sl
 8001aec:	f000 fca6 	bl	800243c <__clzsi2>
 8001af0:	3020      	adds	r0, #32
 8001af2:	e67b      	b.n	80017ec <__aeabi_dmul+0x17c>
 8001af4:	46ca      	mov	sl, r9
 8001af6:	e750      	b.n	800199a <__aeabi_dmul+0x32a>
 8001af8:	201f      	movs	r0, #31
 8001afa:	001e      	movs	r6, r3
 8001afc:	4240      	negs	r0, r0
 8001afe:	1b04      	subs	r4, r0, r4
 8001b00:	40e6      	lsrs	r6, r4
 8001b02:	2d20      	cmp	r5, #32
 8001b04:	d003      	beq.n	8001b0e <__aeabi_dmul+0x49e>
 8001b06:	4c12      	ldr	r4, [pc, #72]	; (8001b50 <__aeabi_dmul+0x4e0>)
 8001b08:	4454      	add	r4, sl
 8001b0a:	40a3      	lsls	r3, r4
 8001b0c:	431a      	orrs	r2, r3
 8001b0e:	1e50      	subs	r0, r2, #1
 8001b10:	4182      	sbcs	r2, r0
 8001b12:	4332      	orrs	r2, r6
 8001b14:	2607      	movs	r6, #7
 8001b16:	2700      	movs	r7, #0
 8001b18:	4016      	ands	r6, r2
 8001b1a:	d009      	beq.n	8001b30 <__aeabi_dmul+0x4c0>
 8001b1c:	200f      	movs	r0, #15
 8001b1e:	2300      	movs	r3, #0
 8001b20:	4010      	ands	r0, r2
 8001b22:	0014      	movs	r4, r2
 8001b24:	2804      	cmp	r0, #4
 8001b26:	d1b9      	bne.n	8001a9c <__aeabi_dmul+0x42c>
 8001b28:	0022      	movs	r2, r4
 8001b2a:	075e      	lsls	r6, r3, #29
 8001b2c:	025b      	lsls	r3, r3, #9
 8001b2e:	0b1f      	lsrs	r7, r3, #12
 8001b30:	08d2      	lsrs	r2, r2, #3
 8001b32:	4316      	orrs	r6, r2
 8001b34:	2300      	movs	r3, #0
 8001b36:	e606      	b.n	8001746 <__aeabi_dmul+0xd6>
 8001b38:	2780      	movs	r7, #128	; 0x80
 8001b3a:	033f      	lsls	r7, r7, #12
 8001b3c:	431f      	orrs	r7, r3
 8001b3e:	033f      	lsls	r7, r7, #12
 8001b40:	0b3f      	lsrs	r7, r7, #12
 8001b42:	0016      	movs	r6, r2
 8001b44:	4b00      	ldr	r3, [pc, #0]	; (8001b48 <__aeabi_dmul+0x4d8>)
 8001b46:	e5fe      	b.n	8001746 <__aeabi_dmul+0xd6>
 8001b48:	000007ff 	.word	0x000007ff
 8001b4c:	0000041e 	.word	0x0000041e
 8001b50:	0000043e 	.word	0x0000043e

08001b54 <__aeabi_dsub>:
 8001b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b56:	4657      	mov	r7, sl
 8001b58:	464e      	mov	r6, r9
 8001b5a:	4645      	mov	r5, r8
 8001b5c:	46de      	mov	lr, fp
 8001b5e:	000c      	movs	r4, r1
 8001b60:	0309      	lsls	r1, r1, #12
 8001b62:	b5e0      	push	{r5, r6, r7, lr}
 8001b64:	0a49      	lsrs	r1, r1, #9
 8001b66:	0f46      	lsrs	r6, r0, #29
 8001b68:	005f      	lsls	r7, r3, #1
 8001b6a:	4331      	orrs	r1, r6
 8001b6c:	031e      	lsls	r6, r3, #12
 8001b6e:	0fdb      	lsrs	r3, r3, #31
 8001b70:	0a76      	lsrs	r6, r6, #9
 8001b72:	469b      	mov	fp, r3
 8001b74:	0f53      	lsrs	r3, r2, #29
 8001b76:	4333      	orrs	r3, r6
 8001b78:	4ec8      	ldr	r6, [pc, #800]	; (8001e9c <__aeabi_dsub+0x348>)
 8001b7a:	0065      	lsls	r5, r4, #1
 8001b7c:	00c0      	lsls	r0, r0, #3
 8001b7e:	0fe4      	lsrs	r4, r4, #31
 8001b80:	00d2      	lsls	r2, r2, #3
 8001b82:	0d6d      	lsrs	r5, r5, #21
 8001b84:	46a2      	mov	sl, r4
 8001b86:	4681      	mov	r9, r0
 8001b88:	0d7f      	lsrs	r7, r7, #21
 8001b8a:	469c      	mov	ip, r3
 8001b8c:	4690      	mov	r8, r2
 8001b8e:	42b7      	cmp	r7, r6
 8001b90:	d100      	bne.n	8001b94 <__aeabi_dsub+0x40>
 8001b92:	e0b9      	b.n	8001d08 <__aeabi_dsub+0x1b4>
 8001b94:	465b      	mov	r3, fp
 8001b96:	2601      	movs	r6, #1
 8001b98:	4073      	eors	r3, r6
 8001b9a:	469b      	mov	fp, r3
 8001b9c:	1bee      	subs	r6, r5, r7
 8001b9e:	45a3      	cmp	fp, r4
 8001ba0:	d100      	bne.n	8001ba4 <__aeabi_dsub+0x50>
 8001ba2:	e083      	b.n	8001cac <__aeabi_dsub+0x158>
 8001ba4:	2e00      	cmp	r6, #0
 8001ba6:	dd63      	ble.n	8001c70 <__aeabi_dsub+0x11c>
 8001ba8:	2f00      	cmp	r7, #0
 8001baa:	d000      	beq.n	8001bae <__aeabi_dsub+0x5a>
 8001bac:	e0b1      	b.n	8001d12 <__aeabi_dsub+0x1be>
 8001bae:	4663      	mov	r3, ip
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	d100      	bne.n	8001bb6 <__aeabi_dsub+0x62>
 8001bb4:	e123      	b.n	8001dfe <__aeabi_dsub+0x2aa>
 8001bb6:	1e73      	subs	r3, r6, #1
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d000      	beq.n	8001bbe <__aeabi_dsub+0x6a>
 8001bbc:	e1ba      	b.n	8001f34 <__aeabi_dsub+0x3e0>
 8001bbe:	1a86      	subs	r6, r0, r2
 8001bc0:	4663      	mov	r3, ip
 8001bc2:	42b0      	cmp	r0, r6
 8001bc4:	4180      	sbcs	r0, r0
 8001bc6:	2501      	movs	r5, #1
 8001bc8:	1ac9      	subs	r1, r1, r3
 8001bca:	4240      	negs	r0, r0
 8001bcc:	1a09      	subs	r1, r1, r0
 8001bce:	020b      	lsls	r3, r1, #8
 8001bd0:	d400      	bmi.n	8001bd4 <__aeabi_dsub+0x80>
 8001bd2:	e147      	b.n	8001e64 <__aeabi_dsub+0x310>
 8001bd4:	0249      	lsls	r1, r1, #9
 8001bd6:	0a4b      	lsrs	r3, r1, #9
 8001bd8:	4698      	mov	r8, r3
 8001bda:	4643      	mov	r3, r8
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d100      	bne.n	8001be2 <__aeabi_dsub+0x8e>
 8001be0:	e189      	b.n	8001ef6 <__aeabi_dsub+0x3a2>
 8001be2:	4640      	mov	r0, r8
 8001be4:	f000 fc2a 	bl	800243c <__clzsi2>
 8001be8:	0003      	movs	r3, r0
 8001bea:	3b08      	subs	r3, #8
 8001bec:	2b1f      	cmp	r3, #31
 8001bee:	dd00      	ble.n	8001bf2 <__aeabi_dsub+0x9e>
 8001bf0:	e17c      	b.n	8001eec <__aeabi_dsub+0x398>
 8001bf2:	2220      	movs	r2, #32
 8001bf4:	0030      	movs	r0, r6
 8001bf6:	1ad2      	subs	r2, r2, r3
 8001bf8:	4641      	mov	r1, r8
 8001bfa:	40d0      	lsrs	r0, r2
 8001bfc:	4099      	lsls	r1, r3
 8001bfe:	0002      	movs	r2, r0
 8001c00:	409e      	lsls	r6, r3
 8001c02:	430a      	orrs	r2, r1
 8001c04:	429d      	cmp	r5, r3
 8001c06:	dd00      	ble.n	8001c0a <__aeabi_dsub+0xb6>
 8001c08:	e16a      	b.n	8001ee0 <__aeabi_dsub+0x38c>
 8001c0a:	1b5d      	subs	r5, r3, r5
 8001c0c:	1c6b      	adds	r3, r5, #1
 8001c0e:	2b1f      	cmp	r3, #31
 8001c10:	dd00      	ble.n	8001c14 <__aeabi_dsub+0xc0>
 8001c12:	e194      	b.n	8001f3e <__aeabi_dsub+0x3ea>
 8001c14:	2120      	movs	r1, #32
 8001c16:	0010      	movs	r0, r2
 8001c18:	0035      	movs	r5, r6
 8001c1a:	1ac9      	subs	r1, r1, r3
 8001c1c:	408e      	lsls	r6, r1
 8001c1e:	40da      	lsrs	r2, r3
 8001c20:	4088      	lsls	r0, r1
 8001c22:	40dd      	lsrs	r5, r3
 8001c24:	1e71      	subs	r1, r6, #1
 8001c26:	418e      	sbcs	r6, r1
 8001c28:	0011      	movs	r1, r2
 8001c2a:	2207      	movs	r2, #7
 8001c2c:	4328      	orrs	r0, r5
 8001c2e:	2500      	movs	r5, #0
 8001c30:	4306      	orrs	r6, r0
 8001c32:	4032      	ands	r2, r6
 8001c34:	2a00      	cmp	r2, #0
 8001c36:	d009      	beq.n	8001c4c <__aeabi_dsub+0xf8>
 8001c38:	230f      	movs	r3, #15
 8001c3a:	4033      	ands	r3, r6
 8001c3c:	2b04      	cmp	r3, #4
 8001c3e:	d005      	beq.n	8001c4c <__aeabi_dsub+0xf8>
 8001c40:	1d33      	adds	r3, r6, #4
 8001c42:	42b3      	cmp	r3, r6
 8001c44:	41b6      	sbcs	r6, r6
 8001c46:	4276      	negs	r6, r6
 8001c48:	1989      	adds	r1, r1, r6
 8001c4a:	001e      	movs	r6, r3
 8001c4c:	020b      	lsls	r3, r1, #8
 8001c4e:	d400      	bmi.n	8001c52 <__aeabi_dsub+0xfe>
 8001c50:	e23d      	b.n	80020ce <__aeabi_dsub+0x57a>
 8001c52:	1c6a      	adds	r2, r5, #1
 8001c54:	4b91      	ldr	r3, [pc, #580]	; (8001e9c <__aeabi_dsub+0x348>)
 8001c56:	0555      	lsls	r5, r2, #21
 8001c58:	0d6d      	lsrs	r5, r5, #21
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d100      	bne.n	8001c60 <__aeabi_dsub+0x10c>
 8001c5e:	e119      	b.n	8001e94 <__aeabi_dsub+0x340>
 8001c60:	4a8f      	ldr	r2, [pc, #572]	; (8001ea0 <__aeabi_dsub+0x34c>)
 8001c62:	08f6      	lsrs	r6, r6, #3
 8001c64:	400a      	ands	r2, r1
 8001c66:	0757      	lsls	r7, r2, #29
 8001c68:	0252      	lsls	r2, r2, #9
 8001c6a:	4337      	orrs	r7, r6
 8001c6c:	0b12      	lsrs	r2, r2, #12
 8001c6e:	e09b      	b.n	8001da8 <__aeabi_dsub+0x254>
 8001c70:	2e00      	cmp	r6, #0
 8001c72:	d000      	beq.n	8001c76 <__aeabi_dsub+0x122>
 8001c74:	e0c5      	b.n	8001e02 <__aeabi_dsub+0x2ae>
 8001c76:	1c6e      	adds	r6, r5, #1
 8001c78:	0576      	lsls	r6, r6, #21
 8001c7a:	0d76      	lsrs	r6, r6, #21
 8001c7c:	2e01      	cmp	r6, #1
 8001c7e:	dc00      	bgt.n	8001c82 <__aeabi_dsub+0x12e>
 8001c80:	e148      	b.n	8001f14 <__aeabi_dsub+0x3c0>
 8001c82:	4667      	mov	r7, ip
 8001c84:	1a86      	subs	r6, r0, r2
 8001c86:	1bcb      	subs	r3, r1, r7
 8001c88:	42b0      	cmp	r0, r6
 8001c8a:	41bf      	sbcs	r7, r7
 8001c8c:	427f      	negs	r7, r7
 8001c8e:	46b8      	mov	r8, r7
 8001c90:	001f      	movs	r7, r3
 8001c92:	4643      	mov	r3, r8
 8001c94:	1aff      	subs	r7, r7, r3
 8001c96:	003b      	movs	r3, r7
 8001c98:	46b8      	mov	r8, r7
 8001c9a:	021b      	lsls	r3, r3, #8
 8001c9c:	d500      	bpl.n	8001ca0 <__aeabi_dsub+0x14c>
 8001c9e:	e15f      	b.n	8001f60 <__aeabi_dsub+0x40c>
 8001ca0:	4337      	orrs	r7, r6
 8001ca2:	d19a      	bne.n	8001bda <__aeabi_dsub+0x86>
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	2400      	movs	r4, #0
 8001ca8:	2500      	movs	r5, #0
 8001caa:	e079      	b.n	8001da0 <__aeabi_dsub+0x24c>
 8001cac:	2e00      	cmp	r6, #0
 8001cae:	dc00      	bgt.n	8001cb2 <__aeabi_dsub+0x15e>
 8001cb0:	e0fa      	b.n	8001ea8 <__aeabi_dsub+0x354>
 8001cb2:	2f00      	cmp	r7, #0
 8001cb4:	d100      	bne.n	8001cb8 <__aeabi_dsub+0x164>
 8001cb6:	e08d      	b.n	8001dd4 <__aeabi_dsub+0x280>
 8001cb8:	4b78      	ldr	r3, [pc, #480]	; (8001e9c <__aeabi_dsub+0x348>)
 8001cba:	429d      	cmp	r5, r3
 8001cbc:	d067      	beq.n	8001d8e <__aeabi_dsub+0x23a>
 8001cbe:	2380      	movs	r3, #128	; 0x80
 8001cc0:	4667      	mov	r7, ip
 8001cc2:	041b      	lsls	r3, r3, #16
 8001cc4:	431f      	orrs	r7, r3
 8001cc6:	46bc      	mov	ip, r7
 8001cc8:	2e38      	cmp	r6, #56	; 0x38
 8001cca:	dc00      	bgt.n	8001cce <__aeabi_dsub+0x17a>
 8001ccc:	e152      	b.n	8001f74 <__aeabi_dsub+0x420>
 8001cce:	4663      	mov	r3, ip
 8001cd0:	4313      	orrs	r3, r2
 8001cd2:	1e5a      	subs	r2, r3, #1
 8001cd4:	4193      	sbcs	r3, r2
 8001cd6:	181e      	adds	r6, r3, r0
 8001cd8:	4286      	cmp	r6, r0
 8001cda:	4180      	sbcs	r0, r0
 8001cdc:	4240      	negs	r0, r0
 8001cde:	1809      	adds	r1, r1, r0
 8001ce0:	020b      	lsls	r3, r1, #8
 8001ce2:	d400      	bmi.n	8001ce6 <__aeabi_dsub+0x192>
 8001ce4:	e0be      	b.n	8001e64 <__aeabi_dsub+0x310>
 8001ce6:	4b6d      	ldr	r3, [pc, #436]	; (8001e9c <__aeabi_dsub+0x348>)
 8001ce8:	3501      	adds	r5, #1
 8001cea:	429d      	cmp	r5, r3
 8001cec:	d100      	bne.n	8001cf0 <__aeabi_dsub+0x19c>
 8001cee:	e0d2      	b.n	8001e96 <__aeabi_dsub+0x342>
 8001cf0:	4a6b      	ldr	r2, [pc, #428]	; (8001ea0 <__aeabi_dsub+0x34c>)
 8001cf2:	0873      	lsrs	r3, r6, #1
 8001cf4:	400a      	ands	r2, r1
 8001cf6:	2101      	movs	r1, #1
 8001cf8:	400e      	ands	r6, r1
 8001cfa:	431e      	orrs	r6, r3
 8001cfc:	0851      	lsrs	r1, r2, #1
 8001cfe:	07d3      	lsls	r3, r2, #31
 8001d00:	2207      	movs	r2, #7
 8001d02:	431e      	orrs	r6, r3
 8001d04:	4032      	ands	r2, r6
 8001d06:	e795      	b.n	8001c34 <__aeabi_dsub+0xe0>
 8001d08:	001e      	movs	r6, r3
 8001d0a:	4316      	orrs	r6, r2
 8001d0c:	d000      	beq.n	8001d10 <__aeabi_dsub+0x1bc>
 8001d0e:	e745      	b.n	8001b9c <__aeabi_dsub+0x48>
 8001d10:	e740      	b.n	8001b94 <__aeabi_dsub+0x40>
 8001d12:	4b62      	ldr	r3, [pc, #392]	; (8001e9c <__aeabi_dsub+0x348>)
 8001d14:	429d      	cmp	r5, r3
 8001d16:	d03a      	beq.n	8001d8e <__aeabi_dsub+0x23a>
 8001d18:	2380      	movs	r3, #128	; 0x80
 8001d1a:	4667      	mov	r7, ip
 8001d1c:	041b      	lsls	r3, r3, #16
 8001d1e:	431f      	orrs	r7, r3
 8001d20:	46bc      	mov	ip, r7
 8001d22:	2e38      	cmp	r6, #56	; 0x38
 8001d24:	dd00      	ble.n	8001d28 <__aeabi_dsub+0x1d4>
 8001d26:	e0eb      	b.n	8001f00 <__aeabi_dsub+0x3ac>
 8001d28:	2e1f      	cmp	r6, #31
 8001d2a:	dc00      	bgt.n	8001d2e <__aeabi_dsub+0x1da>
 8001d2c:	e13a      	b.n	8001fa4 <__aeabi_dsub+0x450>
 8001d2e:	0033      	movs	r3, r6
 8001d30:	4667      	mov	r7, ip
 8001d32:	3b20      	subs	r3, #32
 8001d34:	40df      	lsrs	r7, r3
 8001d36:	003b      	movs	r3, r7
 8001d38:	2e20      	cmp	r6, #32
 8001d3a:	d005      	beq.n	8001d48 <__aeabi_dsub+0x1f4>
 8001d3c:	2740      	movs	r7, #64	; 0x40
 8001d3e:	1bbf      	subs	r7, r7, r6
 8001d40:	4666      	mov	r6, ip
 8001d42:	40be      	lsls	r6, r7
 8001d44:	4332      	orrs	r2, r6
 8001d46:	4690      	mov	r8, r2
 8001d48:	4646      	mov	r6, r8
 8001d4a:	1e72      	subs	r2, r6, #1
 8001d4c:	4196      	sbcs	r6, r2
 8001d4e:	4333      	orrs	r3, r6
 8001d50:	e0da      	b.n	8001f08 <__aeabi_dsub+0x3b4>
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d100      	bne.n	8001d58 <__aeabi_dsub+0x204>
 8001d56:	e214      	b.n	8002182 <__aeabi_dsub+0x62e>
 8001d58:	4663      	mov	r3, ip
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	d100      	bne.n	8001d60 <__aeabi_dsub+0x20c>
 8001d5e:	e168      	b.n	8002032 <__aeabi_dsub+0x4de>
 8001d60:	2380      	movs	r3, #128	; 0x80
 8001d62:	074e      	lsls	r6, r1, #29
 8001d64:	08c0      	lsrs	r0, r0, #3
 8001d66:	08c9      	lsrs	r1, r1, #3
 8001d68:	031b      	lsls	r3, r3, #12
 8001d6a:	4306      	orrs	r6, r0
 8001d6c:	4219      	tst	r1, r3
 8001d6e:	d008      	beq.n	8001d82 <__aeabi_dsub+0x22e>
 8001d70:	4660      	mov	r0, ip
 8001d72:	08c0      	lsrs	r0, r0, #3
 8001d74:	4218      	tst	r0, r3
 8001d76:	d104      	bne.n	8001d82 <__aeabi_dsub+0x22e>
 8001d78:	4663      	mov	r3, ip
 8001d7a:	0001      	movs	r1, r0
 8001d7c:	08d2      	lsrs	r2, r2, #3
 8001d7e:	075e      	lsls	r6, r3, #29
 8001d80:	4316      	orrs	r6, r2
 8001d82:	00f3      	lsls	r3, r6, #3
 8001d84:	4699      	mov	r9, r3
 8001d86:	00c9      	lsls	r1, r1, #3
 8001d88:	0f72      	lsrs	r2, r6, #29
 8001d8a:	4d44      	ldr	r5, [pc, #272]	; (8001e9c <__aeabi_dsub+0x348>)
 8001d8c:	4311      	orrs	r1, r2
 8001d8e:	464b      	mov	r3, r9
 8001d90:	08de      	lsrs	r6, r3, #3
 8001d92:	4b42      	ldr	r3, [pc, #264]	; (8001e9c <__aeabi_dsub+0x348>)
 8001d94:	074f      	lsls	r7, r1, #29
 8001d96:	4337      	orrs	r7, r6
 8001d98:	08ca      	lsrs	r2, r1, #3
 8001d9a:	429d      	cmp	r5, r3
 8001d9c:	d100      	bne.n	8001da0 <__aeabi_dsub+0x24c>
 8001d9e:	e06e      	b.n	8001e7e <__aeabi_dsub+0x32a>
 8001da0:	0312      	lsls	r2, r2, #12
 8001da2:	056d      	lsls	r5, r5, #21
 8001da4:	0b12      	lsrs	r2, r2, #12
 8001da6:	0d6d      	lsrs	r5, r5, #21
 8001da8:	2100      	movs	r1, #0
 8001daa:	0312      	lsls	r2, r2, #12
 8001dac:	0b13      	lsrs	r3, r2, #12
 8001dae:	0d0a      	lsrs	r2, r1, #20
 8001db0:	0512      	lsls	r2, r2, #20
 8001db2:	431a      	orrs	r2, r3
 8001db4:	4b3b      	ldr	r3, [pc, #236]	; (8001ea4 <__aeabi_dsub+0x350>)
 8001db6:	052d      	lsls	r5, r5, #20
 8001db8:	4013      	ands	r3, r2
 8001dba:	432b      	orrs	r3, r5
 8001dbc:	005b      	lsls	r3, r3, #1
 8001dbe:	07e4      	lsls	r4, r4, #31
 8001dc0:	085b      	lsrs	r3, r3, #1
 8001dc2:	4323      	orrs	r3, r4
 8001dc4:	0038      	movs	r0, r7
 8001dc6:	0019      	movs	r1, r3
 8001dc8:	bc3c      	pop	{r2, r3, r4, r5}
 8001dca:	4690      	mov	r8, r2
 8001dcc:	4699      	mov	r9, r3
 8001dce:	46a2      	mov	sl, r4
 8001dd0:	46ab      	mov	fp, r5
 8001dd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001dd4:	4663      	mov	r3, ip
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	d011      	beq.n	8001dfe <__aeabi_dsub+0x2aa>
 8001dda:	1e73      	subs	r3, r6, #1
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d000      	beq.n	8001de2 <__aeabi_dsub+0x28e>
 8001de0:	e107      	b.n	8001ff2 <__aeabi_dsub+0x49e>
 8001de2:	1886      	adds	r6, r0, r2
 8001de4:	4286      	cmp	r6, r0
 8001de6:	4180      	sbcs	r0, r0
 8001de8:	4461      	add	r1, ip
 8001dea:	4240      	negs	r0, r0
 8001dec:	1809      	adds	r1, r1, r0
 8001dee:	2501      	movs	r5, #1
 8001df0:	020b      	lsls	r3, r1, #8
 8001df2:	d537      	bpl.n	8001e64 <__aeabi_dsub+0x310>
 8001df4:	2502      	movs	r5, #2
 8001df6:	e77b      	b.n	8001cf0 <__aeabi_dsub+0x19c>
 8001df8:	003e      	movs	r6, r7
 8001dfa:	4661      	mov	r1, ip
 8001dfc:	4691      	mov	r9, r2
 8001dfe:	0035      	movs	r5, r6
 8001e00:	e7c5      	b.n	8001d8e <__aeabi_dsub+0x23a>
 8001e02:	465c      	mov	r4, fp
 8001e04:	2d00      	cmp	r5, #0
 8001e06:	d000      	beq.n	8001e0a <__aeabi_dsub+0x2b6>
 8001e08:	e0e1      	b.n	8001fce <__aeabi_dsub+0x47a>
 8001e0a:	000b      	movs	r3, r1
 8001e0c:	4303      	orrs	r3, r0
 8001e0e:	d0f3      	beq.n	8001df8 <__aeabi_dsub+0x2a4>
 8001e10:	1c73      	adds	r3, r6, #1
 8001e12:	d100      	bne.n	8001e16 <__aeabi_dsub+0x2c2>
 8001e14:	e1ac      	b.n	8002170 <__aeabi_dsub+0x61c>
 8001e16:	4b21      	ldr	r3, [pc, #132]	; (8001e9c <__aeabi_dsub+0x348>)
 8001e18:	429f      	cmp	r7, r3
 8001e1a:	d100      	bne.n	8001e1e <__aeabi_dsub+0x2ca>
 8001e1c:	e13a      	b.n	8002094 <__aeabi_dsub+0x540>
 8001e1e:	43f3      	mvns	r3, r6
 8001e20:	2b38      	cmp	r3, #56	; 0x38
 8001e22:	dd00      	ble.n	8001e26 <__aeabi_dsub+0x2d2>
 8001e24:	e16f      	b.n	8002106 <__aeabi_dsub+0x5b2>
 8001e26:	2b1f      	cmp	r3, #31
 8001e28:	dd00      	ble.n	8001e2c <__aeabi_dsub+0x2d8>
 8001e2a:	e18c      	b.n	8002146 <__aeabi_dsub+0x5f2>
 8001e2c:	2520      	movs	r5, #32
 8001e2e:	000e      	movs	r6, r1
 8001e30:	1aed      	subs	r5, r5, r3
 8001e32:	40ae      	lsls	r6, r5
 8001e34:	46b0      	mov	r8, r6
 8001e36:	0006      	movs	r6, r0
 8001e38:	46aa      	mov	sl, r5
 8001e3a:	40de      	lsrs	r6, r3
 8001e3c:	4645      	mov	r5, r8
 8001e3e:	4335      	orrs	r5, r6
 8001e40:	002e      	movs	r6, r5
 8001e42:	4655      	mov	r5, sl
 8001e44:	40d9      	lsrs	r1, r3
 8001e46:	40a8      	lsls	r0, r5
 8001e48:	4663      	mov	r3, ip
 8001e4a:	1e45      	subs	r5, r0, #1
 8001e4c:	41a8      	sbcs	r0, r5
 8001e4e:	1a5b      	subs	r3, r3, r1
 8001e50:	469c      	mov	ip, r3
 8001e52:	4330      	orrs	r0, r6
 8001e54:	1a16      	subs	r6, r2, r0
 8001e56:	42b2      	cmp	r2, r6
 8001e58:	4192      	sbcs	r2, r2
 8001e5a:	4663      	mov	r3, ip
 8001e5c:	4252      	negs	r2, r2
 8001e5e:	1a99      	subs	r1, r3, r2
 8001e60:	003d      	movs	r5, r7
 8001e62:	e6b4      	b.n	8001bce <__aeabi_dsub+0x7a>
 8001e64:	2207      	movs	r2, #7
 8001e66:	4032      	ands	r2, r6
 8001e68:	2a00      	cmp	r2, #0
 8001e6a:	d000      	beq.n	8001e6e <__aeabi_dsub+0x31a>
 8001e6c:	e6e4      	b.n	8001c38 <__aeabi_dsub+0xe4>
 8001e6e:	4b0b      	ldr	r3, [pc, #44]	; (8001e9c <__aeabi_dsub+0x348>)
 8001e70:	08f6      	lsrs	r6, r6, #3
 8001e72:	074f      	lsls	r7, r1, #29
 8001e74:	4337      	orrs	r7, r6
 8001e76:	08ca      	lsrs	r2, r1, #3
 8001e78:	429d      	cmp	r5, r3
 8001e7a:	d000      	beq.n	8001e7e <__aeabi_dsub+0x32a>
 8001e7c:	e790      	b.n	8001da0 <__aeabi_dsub+0x24c>
 8001e7e:	003b      	movs	r3, r7
 8001e80:	4313      	orrs	r3, r2
 8001e82:	d100      	bne.n	8001e86 <__aeabi_dsub+0x332>
 8001e84:	e1a6      	b.n	80021d4 <__aeabi_dsub+0x680>
 8001e86:	2380      	movs	r3, #128	; 0x80
 8001e88:	031b      	lsls	r3, r3, #12
 8001e8a:	431a      	orrs	r2, r3
 8001e8c:	0312      	lsls	r2, r2, #12
 8001e8e:	0b12      	lsrs	r2, r2, #12
 8001e90:	4d02      	ldr	r5, [pc, #8]	; (8001e9c <__aeabi_dsub+0x348>)
 8001e92:	e789      	b.n	8001da8 <__aeabi_dsub+0x254>
 8001e94:	0015      	movs	r5, r2
 8001e96:	2200      	movs	r2, #0
 8001e98:	2700      	movs	r7, #0
 8001e9a:	e785      	b.n	8001da8 <__aeabi_dsub+0x254>
 8001e9c:	000007ff 	.word	0x000007ff
 8001ea0:	ff7fffff 	.word	0xff7fffff
 8001ea4:	800fffff 	.word	0x800fffff
 8001ea8:	2e00      	cmp	r6, #0
 8001eaa:	d000      	beq.n	8001eae <__aeabi_dsub+0x35a>
 8001eac:	e0c7      	b.n	800203e <__aeabi_dsub+0x4ea>
 8001eae:	1c6b      	adds	r3, r5, #1
 8001eb0:	055e      	lsls	r6, r3, #21
 8001eb2:	0d76      	lsrs	r6, r6, #21
 8001eb4:	2e01      	cmp	r6, #1
 8001eb6:	dc00      	bgt.n	8001eba <__aeabi_dsub+0x366>
 8001eb8:	e0f0      	b.n	800209c <__aeabi_dsub+0x548>
 8001eba:	4dc8      	ldr	r5, [pc, #800]	; (80021dc <__aeabi_dsub+0x688>)
 8001ebc:	42ab      	cmp	r3, r5
 8001ebe:	d100      	bne.n	8001ec2 <__aeabi_dsub+0x36e>
 8001ec0:	e0b9      	b.n	8002036 <__aeabi_dsub+0x4e2>
 8001ec2:	1885      	adds	r5, r0, r2
 8001ec4:	000a      	movs	r2, r1
 8001ec6:	4285      	cmp	r5, r0
 8001ec8:	4189      	sbcs	r1, r1
 8001eca:	4462      	add	r2, ip
 8001ecc:	4249      	negs	r1, r1
 8001ece:	1851      	adds	r1, r2, r1
 8001ed0:	2207      	movs	r2, #7
 8001ed2:	07ce      	lsls	r6, r1, #31
 8001ed4:	086d      	lsrs	r5, r5, #1
 8001ed6:	432e      	orrs	r6, r5
 8001ed8:	0849      	lsrs	r1, r1, #1
 8001eda:	4032      	ands	r2, r6
 8001edc:	001d      	movs	r5, r3
 8001ede:	e6a9      	b.n	8001c34 <__aeabi_dsub+0xe0>
 8001ee0:	49bf      	ldr	r1, [pc, #764]	; (80021e0 <__aeabi_dsub+0x68c>)
 8001ee2:	1aed      	subs	r5, r5, r3
 8001ee4:	4011      	ands	r1, r2
 8001ee6:	2207      	movs	r2, #7
 8001ee8:	4032      	ands	r2, r6
 8001eea:	e6a3      	b.n	8001c34 <__aeabi_dsub+0xe0>
 8001eec:	0032      	movs	r2, r6
 8001eee:	3828      	subs	r0, #40	; 0x28
 8001ef0:	4082      	lsls	r2, r0
 8001ef2:	2600      	movs	r6, #0
 8001ef4:	e686      	b.n	8001c04 <__aeabi_dsub+0xb0>
 8001ef6:	0030      	movs	r0, r6
 8001ef8:	f000 faa0 	bl	800243c <__clzsi2>
 8001efc:	3020      	adds	r0, #32
 8001efe:	e673      	b.n	8001be8 <__aeabi_dsub+0x94>
 8001f00:	4663      	mov	r3, ip
 8001f02:	4313      	orrs	r3, r2
 8001f04:	1e5a      	subs	r2, r3, #1
 8001f06:	4193      	sbcs	r3, r2
 8001f08:	1ac6      	subs	r6, r0, r3
 8001f0a:	42b0      	cmp	r0, r6
 8001f0c:	4180      	sbcs	r0, r0
 8001f0e:	4240      	negs	r0, r0
 8001f10:	1a09      	subs	r1, r1, r0
 8001f12:	e65c      	b.n	8001bce <__aeabi_dsub+0x7a>
 8001f14:	000e      	movs	r6, r1
 8001f16:	4667      	mov	r7, ip
 8001f18:	4306      	orrs	r6, r0
 8001f1a:	4317      	orrs	r7, r2
 8001f1c:	2d00      	cmp	r5, #0
 8001f1e:	d15e      	bne.n	8001fde <__aeabi_dsub+0x48a>
 8001f20:	2e00      	cmp	r6, #0
 8001f22:	d000      	beq.n	8001f26 <__aeabi_dsub+0x3d2>
 8001f24:	e0f3      	b.n	800210e <__aeabi_dsub+0x5ba>
 8001f26:	2f00      	cmp	r7, #0
 8001f28:	d100      	bne.n	8001f2c <__aeabi_dsub+0x3d8>
 8001f2a:	e11e      	b.n	800216a <__aeabi_dsub+0x616>
 8001f2c:	465c      	mov	r4, fp
 8001f2e:	4661      	mov	r1, ip
 8001f30:	4691      	mov	r9, r2
 8001f32:	e72c      	b.n	8001d8e <__aeabi_dsub+0x23a>
 8001f34:	4fa9      	ldr	r7, [pc, #676]	; (80021dc <__aeabi_dsub+0x688>)
 8001f36:	42be      	cmp	r6, r7
 8001f38:	d07b      	beq.n	8002032 <__aeabi_dsub+0x4de>
 8001f3a:	001e      	movs	r6, r3
 8001f3c:	e6f1      	b.n	8001d22 <__aeabi_dsub+0x1ce>
 8001f3e:	0010      	movs	r0, r2
 8001f40:	3d1f      	subs	r5, #31
 8001f42:	40e8      	lsrs	r0, r5
 8001f44:	2b20      	cmp	r3, #32
 8001f46:	d003      	beq.n	8001f50 <__aeabi_dsub+0x3fc>
 8001f48:	2140      	movs	r1, #64	; 0x40
 8001f4a:	1acb      	subs	r3, r1, r3
 8001f4c:	409a      	lsls	r2, r3
 8001f4e:	4316      	orrs	r6, r2
 8001f50:	1e73      	subs	r3, r6, #1
 8001f52:	419e      	sbcs	r6, r3
 8001f54:	2207      	movs	r2, #7
 8001f56:	4306      	orrs	r6, r0
 8001f58:	4032      	ands	r2, r6
 8001f5a:	2100      	movs	r1, #0
 8001f5c:	2500      	movs	r5, #0
 8001f5e:	e783      	b.n	8001e68 <__aeabi_dsub+0x314>
 8001f60:	1a16      	subs	r6, r2, r0
 8001f62:	4663      	mov	r3, ip
 8001f64:	42b2      	cmp	r2, r6
 8001f66:	4180      	sbcs	r0, r0
 8001f68:	1a59      	subs	r1, r3, r1
 8001f6a:	4240      	negs	r0, r0
 8001f6c:	1a0b      	subs	r3, r1, r0
 8001f6e:	4698      	mov	r8, r3
 8001f70:	465c      	mov	r4, fp
 8001f72:	e632      	b.n	8001bda <__aeabi_dsub+0x86>
 8001f74:	2e1f      	cmp	r6, #31
 8001f76:	dd00      	ble.n	8001f7a <__aeabi_dsub+0x426>
 8001f78:	e0ab      	b.n	80020d2 <__aeabi_dsub+0x57e>
 8001f7a:	2720      	movs	r7, #32
 8001f7c:	1bbb      	subs	r3, r7, r6
 8001f7e:	469a      	mov	sl, r3
 8001f80:	4663      	mov	r3, ip
 8001f82:	4657      	mov	r7, sl
 8001f84:	40bb      	lsls	r3, r7
 8001f86:	4699      	mov	r9, r3
 8001f88:	0013      	movs	r3, r2
 8001f8a:	464f      	mov	r7, r9
 8001f8c:	40f3      	lsrs	r3, r6
 8001f8e:	431f      	orrs	r7, r3
 8001f90:	003b      	movs	r3, r7
 8001f92:	4657      	mov	r7, sl
 8001f94:	40ba      	lsls	r2, r7
 8001f96:	1e57      	subs	r7, r2, #1
 8001f98:	41ba      	sbcs	r2, r7
 8001f9a:	4313      	orrs	r3, r2
 8001f9c:	4662      	mov	r2, ip
 8001f9e:	40f2      	lsrs	r2, r6
 8001fa0:	1889      	adds	r1, r1, r2
 8001fa2:	e698      	b.n	8001cd6 <__aeabi_dsub+0x182>
 8001fa4:	2720      	movs	r7, #32
 8001fa6:	1bbb      	subs	r3, r7, r6
 8001fa8:	469a      	mov	sl, r3
 8001faa:	4663      	mov	r3, ip
 8001fac:	4657      	mov	r7, sl
 8001fae:	40bb      	lsls	r3, r7
 8001fb0:	4699      	mov	r9, r3
 8001fb2:	0013      	movs	r3, r2
 8001fb4:	464f      	mov	r7, r9
 8001fb6:	40f3      	lsrs	r3, r6
 8001fb8:	431f      	orrs	r7, r3
 8001fba:	003b      	movs	r3, r7
 8001fbc:	4657      	mov	r7, sl
 8001fbe:	40ba      	lsls	r2, r7
 8001fc0:	1e57      	subs	r7, r2, #1
 8001fc2:	41ba      	sbcs	r2, r7
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	4662      	mov	r2, ip
 8001fc8:	40f2      	lsrs	r2, r6
 8001fca:	1a89      	subs	r1, r1, r2
 8001fcc:	e79c      	b.n	8001f08 <__aeabi_dsub+0x3b4>
 8001fce:	4b83      	ldr	r3, [pc, #524]	; (80021dc <__aeabi_dsub+0x688>)
 8001fd0:	429f      	cmp	r7, r3
 8001fd2:	d05f      	beq.n	8002094 <__aeabi_dsub+0x540>
 8001fd4:	2580      	movs	r5, #128	; 0x80
 8001fd6:	042d      	lsls	r5, r5, #16
 8001fd8:	4273      	negs	r3, r6
 8001fda:	4329      	orrs	r1, r5
 8001fdc:	e720      	b.n	8001e20 <__aeabi_dsub+0x2cc>
 8001fde:	2e00      	cmp	r6, #0
 8001fe0:	d10c      	bne.n	8001ffc <__aeabi_dsub+0x4a8>
 8001fe2:	2f00      	cmp	r7, #0
 8001fe4:	d100      	bne.n	8001fe8 <__aeabi_dsub+0x494>
 8001fe6:	e0d0      	b.n	800218a <__aeabi_dsub+0x636>
 8001fe8:	465c      	mov	r4, fp
 8001fea:	4661      	mov	r1, ip
 8001fec:	4691      	mov	r9, r2
 8001fee:	4d7b      	ldr	r5, [pc, #492]	; (80021dc <__aeabi_dsub+0x688>)
 8001ff0:	e6cd      	b.n	8001d8e <__aeabi_dsub+0x23a>
 8001ff2:	4f7a      	ldr	r7, [pc, #488]	; (80021dc <__aeabi_dsub+0x688>)
 8001ff4:	42be      	cmp	r6, r7
 8001ff6:	d01c      	beq.n	8002032 <__aeabi_dsub+0x4de>
 8001ff8:	001e      	movs	r6, r3
 8001ffa:	e665      	b.n	8001cc8 <__aeabi_dsub+0x174>
 8001ffc:	2f00      	cmp	r7, #0
 8001ffe:	d018      	beq.n	8002032 <__aeabi_dsub+0x4de>
 8002000:	08c0      	lsrs	r0, r0, #3
 8002002:	074e      	lsls	r6, r1, #29
 8002004:	4306      	orrs	r6, r0
 8002006:	2080      	movs	r0, #128	; 0x80
 8002008:	08c9      	lsrs	r1, r1, #3
 800200a:	0300      	lsls	r0, r0, #12
 800200c:	4201      	tst	r1, r0
 800200e:	d008      	beq.n	8002022 <__aeabi_dsub+0x4ce>
 8002010:	4663      	mov	r3, ip
 8002012:	08dc      	lsrs	r4, r3, #3
 8002014:	4204      	tst	r4, r0
 8002016:	d104      	bne.n	8002022 <__aeabi_dsub+0x4ce>
 8002018:	0021      	movs	r1, r4
 800201a:	46da      	mov	sl, fp
 800201c:	08d2      	lsrs	r2, r2, #3
 800201e:	075e      	lsls	r6, r3, #29
 8002020:	4316      	orrs	r6, r2
 8002022:	00f3      	lsls	r3, r6, #3
 8002024:	4699      	mov	r9, r3
 8002026:	2401      	movs	r4, #1
 8002028:	4653      	mov	r3, sl
 800202a:	00c9      	lsls	r1, r1, #3
 800202c:	0f72      	lsrs	r2, r6, #29
 800202e:	4311      	orrs	r1, r2
 8002030:	401c      	ands	r4, r3
 8002032:	4d6a      	ldr	r5, [pc, #424]	; (80021dc <__aeabi_dsub+0x688>)
 8002034:	e6ab      	b.n	8001d8e <__aeabi_dsub+0x23a>
 8002036:	001d      	movs	r5, r3
 8002038:	2200      	movs	r2, #0
 800203a:	2700      	movs	r7, #0
 800203c:	e6b4      	b.n	8001da8 <__aeabi_dsub+0x254>
 800203e:	2d00      	cmp	r5, #0
 8002040:	d159      	bne.n	80020f6 <__aeabi_dsub+0x5a2>
 8002042:	000b      	movs	r3, r1
 8002044:	4303      	orrs	r3, r0
 8002046:	d100      	bne.n	800204a <__aeabi_dsub+0x4f6>
 8002048:	e6d6      	b.n	8001df8 <__aeabi_dsub+0x2a4>
 800204a:	1c73      	adds	r3, r6, #1
 800204c:	d100      	bne.n	8002050 <__aeabi_dsub+0x4fc>
 800204e:	e0b2      	b.n	80021b6 <__aeabi_dsub+0x662>
 8002050:	4b62      	ldr	r3, [pc, #392]	; (80021dc <__aeabi_dsub+0x688>)
 8002052:	429f      	cmp	r7, r3
 8002054:	d01e      	beq.n	8002094 <__aeabi_dsub+0x540>
 8002056:	43f3      	mvns	r3, r6
 8002058:	2b38      	cmp	r3, #56	; 0x38
 800205a:	dc6f      	bgt.n	800213c <__aeabi_dsub+0x5e8>
 800205c:	2b1f      	cmp	r3, #31
 800205e:	dd00      	ble.n	8002062 <__aeabi_dsub+0x50e>
 8002060:	e097      	b.n	8002192 <__aeabi_dsub+0x63e>
 8002062:	2520      	movs	r5, #32
 8002064:	000e      	movs	r6, r1
 8002066:	1aed      	subs	r5, r5, r3
 8002068:	40ae      	lsls	r6, r5
 800206a:	46b0      	mov	r8, r6
 800206c:	0006      	movs	r6, r0
 800206e:	46aa      	mov	sl, r5
 8002070:	40de      	lsrs	r6, r3
 8002072:	4645      	mov	r5, r8
 8002074:	4335      	orrs	r5, r6
 8002076:	002e      	movs	r6, r5
 8002078:	4655      	mov	r5, sl
 800207a:	40a8      	lsls	r0, r5
 800207c:	40d9      	lsrs	r1, r3
 800207e:	1e45      	subs	r5, r0, #1
 8002080:	41a8      	sbcs	r0, r5
 8002082:	448c      	add	ip, r1
 8002084:	4306      	orrs	r6, r0
 8002086:	18b6      	adds	r6, r6, r2
 8002088:	4296      	cmp	r6, r2
 800208a:	4192      	sbcs	r2, r2
 800208c:	4251      	negs	r1, r2
 800208e:	4461      	add	r1, ip
 8002090:	003d      	movs	r5, r7
 8002092:	e625      	b.n	8001ce0 <__aeabi_dsub+0x18c>
 8002094:	003d      	movs	r5, r7
 8002096:	4661      	mov	r1, ip
 8002098:	4691      	mov	r9, r2
 800209a:	e678      	b.n	8001d8e <__aeabi_dsub+0x23a>
 800209c:	000b      	movs	r3, r1
 800209e:	4303      	orrs	r3, r0
 80020a0:	2d00      	cmp	r5, #0
 80020a2:	d000      	beq.n	80020a6 <__aeabi_dsub+0x552>
 80020a4:	e655      	b.n	8001d52 <__aeabi_dsub+0x1fe>
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d0f5      	beq.n	8002096 <__aeabi_dsub+0x542>
 80020aa:	4663      	mov	r3, ip
 80020ac:	4313      	orrs	r3, r2
 80020ae:	d100      	bne.n	80020b2 <__aeabi_dsub+0x55e>
 80020b0:	e66d      	b.n	8001d8e <__aeabi_dsub+0x23a>
 80020b2:	1886      	adds	r6, r0, r2
 80020b4:	4286      	cmp	r6, r0
 80020b6:	4180      	sbcs	r0, r0
 80020b8:	4461      	add	r1, ip
 80020ba:	4240      	negs	r0, r0
 80020bc:	1809      	adds	r1, r1, r0
 80020be:	2200      	movs	r2, #0
 80020c0:	020b      	lsls	r3, r1, #8
 80020c2:	d400      	bmi.n	80020c6 <__aeabi_dsub+0x572>
 80020c4:	e6d0      	b.n	8001e68 <__aeabi_dsub+0x314>
 80020c6:	4b46      	ldr	r3, [pc, #280]	; (80021e0 <__aeabi_dsub+0x68c>)
 80020c8:	3501      	adds	r5, #1
 80020ca:	4019      	ands	r1, r3
 80020cc:	e5b2      	b.n	8001c34 <__aeabi_dsub+0xe0>
 80020ce:	46b1      	mov	r9, r6
 80020d0:	e65d      	b.n	8001d8e <__aeabi_dsub+0x23a>
 80020d2:	0033      	movs	r3, r6
 80020d4:	4667      	mov	r7, ip
 80020d6:	3b20      	subs	r3, #32
 80020d8:	40df      	lsrs	r7, r3
 80020da:	003b      	movs	r3, r7
 80020dc:	2e20      	cmp	r6, #32
 80020de:	d005      	beq.n	80020ec <__aeabi_dsub+0x598>
 80020e0:	2740      	movs	r7, #64	; 0x40
 80020e2:	1bbf      	subs	r7, r7, r6
 80020e4:	4666      	mov	r6, ip
 80020e6:	40be      	lsls	r6, r7
 80020e8:	4332      	orrs	r2, r6
 80020ea:	4690      	mov	r8, r2
 80020ec:	4646      	mov	r6, r8
 80020ee:	1e72      	subs	r2, r6, #1
 80020f0:	4196      	sbcs	r6, r2
 80020f2:	4333      	orrs	r3, r6
 80020f4:	e5ef      	b.n	8001cd6 <__aeabi_dsub+0x182>
 80020f6:	4b39      	ldr	r3, [pc, #228]	; (80021dc <__aeabi_dsub+0x688>)
 80020f8:	429f      	cmp	r7, r3
 80020fa:	d0cb      	beq.n	8002094 <__aeabi_dsub+0x540>
 80020fc:	2580      	movs	r5, #128	; 0x80
 80020fe:	042d      	lsls	r5, r5, #16
 8002100:	4273      	negs	r3, r6
 8002102:	4329      	orrs	r1, r5
 8002104:	e7a8      	b.n	8002058 <__aeabi_dsub+0x504>
 8002106:	4308      	orrs	r0, r1
 8002108:	1e41      	subs	r1, r0, #1
 800210a:	4188      	sbcs	r0, r1
 800210c:	e6a2      	b.n	8001e54 <__aeabi_dsub+0x300>
 800210e:	2f00      	cmp	r7, #0
 8002110:	d100      	bne.n	8002114 <__aeabi_dsub+0x5c0>
 8002112:	e63c      	b.n	8001d8e <__aeabi_dsub+0x23a>
 8002114:	4663      	mov	r3, ip
 8002116:	1a86      	subs	r6, r0, r2
 8002118:	1acf      	subs	r7, r1, r3
 800211a:	42b0      	cmp	r0, r6
 800211c:	419b      	sbcs	r3, r3
 800211e:	425b      	negs	r3, r3
 8002120:	1afb      	subs	r3, r7, r3
 8002122:	4698      	mov	r8, r3
 8002124:	021b      	lsls	r3, r3, #8
 8002126:	d54e      	bpl.n	80021c6 <__aeabi_dsub+0x672>
 8002128:	1a16      	subs	r6, r2, r0
 800212a:	4663      	mov	r3, ip
 800212c:	42b2      	cmp	r2, r6
 800212e:	4192      	sbcs	r2, r2
 8002130:	1a59      	subs	r1, r3, r1
 8002132:	4252      	negs	r2, r2
 8002134:	1a89      	subs	r1, r1, r2
 8002136:	465c      	mov	r4, fp
 8002138:	2200      	movs	r2, #0
 800213a:	e57b      	b.n	8001c34 <__aeabi_dsub+0xe0>
 800213c:	4301      	orrs	r1, r0
 800213e:	000e      	movs	r6, r1
 8002140:	1e71      	subs	r1, r6, #1
 8002142:	418e      	sbcs	r6, r1
 8002144:	e79f      	b.n	8002086 <__aeabi_dsub+0x532>
 8002146:	001d      	movs	r5, r3
 8002148:	000e      	movs	r6, r1
 800214a:	3d20      	subs	r5, #32
 800214c:	40ee      	lsrs	r6, r5
 800214e:	46b0      	mov	r8, r6
 8002150:	2b20      	cmp	r3, #32
 8002152:	d004      	beq.n	800215e <__aeabi_dsub+0x60a>
 8002154:	2540      	movs	r5, #64	; 0x40
 8002156:	1aeb      	subs	r3, r5, r3
 8002158:	4099      	lsls	r1, r3
 800215a:	4308      	orrs	r0, r1
 800215c:	4681      	mov	r9, r0
 800215e:	4648      	mov	r0, r9
 8002160:	4643      	mov	r3, r8
 8002162:	1e41      	subs	r1, r0, #1
 8002164:	4188      	sbcs	r0, r1
 8002166:	4318      	orrs	r0, r3
 8002168:	e674      	b.n	8001e54 <__aeabi_dsub+0x300>
 800216a:	2200      	movs	r2, #0
 800216c:	2400      	movs	r4, #0
 800216e:	e617      	b.n	8001da0 <__aeabi_dsub+0x24c>
 8002170:	1a16      	subs	r6, r2, r0
 8002172:	4663      	mov	r3, ip
 8002174:	42b2      	cmp	r2, r6
 8002176:	4192      	sbcs	r2, r2
 8002178:	1a59      	subs	r1, r3, r1
 800217a:	4252      	negs	r2, r2
 800217c:	1a89      	subs	r1, r1, r2
 800217e:	003d      	movs	r5, r7
 8002180:	e525      	b.n	8001bce <__aeabi_dsub+0x7a>
 8002182:	4661      	mov	r1, ip
 8002184:	4691      	mov	r9, r2
 8002186:	4d15      	ldr	r5, [pc, #84]	; (80021dc <__aeabi_dsub+0x688>)
 8002188:	e601      	b.n	8001d8e <__aeabi_dsub+0x23a>
 800218a:	2280      	movs	r2, #128	; 0x80
 800218c:	2400      	movs	r4, #0
 800218e:	0312      	lsls	r2, r2, #12
 8002190:	e679      	b.n	8001e86 <__aeabi_dsub+0x332>
 8002192:	001d      	movs	r5, r3
 8002194:	000e      	movs	r6, r1
 8002196:	3d20      	subs	r5, #32
 8002198:	40ee      	lsrs	r6, r5
 800219a:	46b0      	mov	r8, r6
 800219c:	2b20      	cmp	r3, #32
 800219e:	d004      	beq.n	80021aa <__aeabi_dsub+0x656>
 80021a0:	2540      	movs	r5, #64	; 0x40
 80021a2:	1aeb      	subs	r3, r5, r3
 80021a4:	4099      	lsls	r1, r3
 80021a6:	4308      	orrs	r0, r1
 80021a8:	4681      	mov	r9, r0
 80021aa:	464e      	mov	r6, r9
 80021ac:	4643      	mov	r3, r8
 80021ae:	1e71      	subs	r1, r6, #1
 80021b0:	418e      	sbcs	r6, r1
 80021b2:	431e      	orrs	r6, r3
 80021b4:	e767      	b.n	8002086 <__aeabi_dsub+0x532>
 80021b6:	1886      	adds	r6, r0, r2
 80021b8:	4296      	cmp	r6, r2
 80021ba:	419b      	sbcs	r3, r3
 80021bc:	4461      	add	r1, ip
 80021be:	425b      	negs	r3, r3
 80021c0:	18c9      	adds	r1, r1, r3
 80021c2:	003d      	movs	r5, r7
 80021c4:	e58c      	b.n	8001ce0 <__aeabi_dsub+0x18c>
 80021c6:	4647      	mov	r7, r8
 80021c8:	4337      	orrs	r7, r6
 80021ca:	d0ce      	beq.n	800216a <__aeabi_dsub+0x616>
 80021cc:	2207      	movs	r2, #7
 80021ce:	4641      	mov	r1, r8
 80021d0:	4032      	ands	r2, r6
 80021d2:	e649      	b.n	8001e68 <__aeabi_dsub+0x314>
 80021d4:	2700      	movs	r7, #0
 80021d6:	003a      	movs	r2, r7
 80021d8:	e5e6      	b.n	8001da8 <__aeabi_dsub+0x254>
 80021da:	46c0      	nop			; (mov r8, r8)
 80021dc:	000007ff 	.word	0x000007ff
 80021e0:	ff7fffff 	.word	0xff7fffff

080021e4 <__aeabi_dcmpun>:
 80021e4:	b570      	push	{r4, r5, r6, lr}
 80021e6:	4e0c      	ldr	r6, [pc, #48]	; (8002218 <__aeabi_dcmpun+0x34>)
 80021e8:	030d      	lsls	r5, r1, #12
 80021ea:	031c      	lsls	r4, r3, #12
 80021ec:	0049      	lsls	r1, r1, #1
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	0b2d      	lsrs	r5, r5, #12
 80021f2:	0d49      	lsrs	r1, r1, #21
 80021f4:	0b24      	lsrs	r4, r4, #12
 80021f6:	0d5b      	lsrs	r3, r3, #21
 80021f8:	42b1      	cmp	r1, r6
 80021fa:	d008      	beq.n	800220e <__aeabi_dcmpun+0x2a>
 80021fc:	4906      	ldr	r1, [pc, #24]	; (8002218 <__aeabi_dcmpun+0x34>)
 80021fe:	2000      	movs	r0, #0
 8002200:	428b      	cmp	r3, r1
 8002202:	d103      	bne.n	800220c <__aeabi_dcmpun+0x28>
 8002204:	4314      	orrs	r4, r2
 8002206:	0020      	movs	r0, r4
 8002208:	1e44      	subs	r4, r0, #1
 800220a:	41a0      	sbcs	r0, r4
 800220c:	bd70      	pop	{r4, r5, r6, pc}
 800220e:	4305      	orrs	r5, r0
 8002210:	2001      	movs	r0, #1
 8002212:	2d00      	cmp	r5, #0
 8002214:	d1fa      	bne.n	800220c <__aeabi_dcmpun+0x28>
 8002216:	e7f1      	b.n	80021fc <__aeabi_dcmpun+0x18>
 8002218:	000007ff 	.word	0x000007ff

0800221c <__aeabi_i2d>:
 800221c:	b570      	push	{r4, r5, r6, lr}
 800221e:	2800      	cmp	r0, #0
 8002220:	d02d      	beq.n	800227e <__aeabi_i2d+0x62>
 8002222:	17c3      	asrs	r3, r0, #31
 8002224:	18c5      	adds	r5, r0, r3
 8002226:	405d      	eors	r5, r3
 8002228:	0fc4      	lsrs	r4, r0, #31
 800222a:	0028      	movs	r0, r5
 800222c:	f000 f906 	bl	800243c <__clzsi2>
 8002230:	4b15      	ldr	r3, [pc, #84]	; (8002288 <__aeabi_i2d+0x6c>)
 8002232:	1a1b      	subs	r3, r3, r0
 8002234:	055b      	lsls	r3, r3, #21
 8002236:	0d5b      	lsrs	r3, r3, #21
 8002238:	280a      	cmp	r0, #10
 800223a:	dd15      	ble.n	8002268 <__aeabi_i2d+0x4c>
 800223c:	380b      	subs	r0, #11
 800223e:	4085      	lsls	r5, r0
 8002240:	2200      	movs	r2, #0
 8002242:	032d      	lsls	r5, r5, #12
 8002244:	0b2d      	lsrs	r5, r5, #12
 8002246:	2100      	movs	r1, #0
 8002248:	0010      	movs	r0, r2
 800224a:	032d      	lsls	r5, r5, #12
 800224c:	0d0a      	lsrs	r2, r1, #20
 800224e:	0b2d      	lsrs	r5, r5, #12
 8002250:	0512      	lsls	r2, r2, #20
 8002252:	432a      	orrs	r2, r5
 8002254:	4d0d      	ldr	r5, [pc, #52]	; (800228c <__aeabi_i2d+0x70>)
 8002256:	051b      	lsls	r3, r3, #20
 8002258:	402a      	ands	r2, r5
 800225a:	4313      	orrs	r3, r2
 800225c:	005b      	lsls	r3, r3, #1
 800225e:	07e4      	lsls	r4, r4, #31
 8002260:	085b      	lsrs	r3, r3, #1
 8002262:	4323      	orrs	r3, r4
 8002264:	0019      	movs	r1, r3
 8002266:	bd70      	pop	{r4, r5, r6, pc}
 8002268:	0002      	movs	r2, r0
 800226a:	0029      	movs	r1, r5
 800226c:	3215      	adds	r2, #21
 800226e:	4091      	lsls	r1, r2
 8002270:	000a      	movs	r2, r1
 8002272:	210b      	movs	r1, #11
 8002274:	1a08      	subs	r0, r1, r0
 8002276:	40c5      	lsrs	r5, r0
 8002278:	032d      	lsls	r5, r5, #12
 800227a:	0b2d      	lsrs	r5, r5, #12
 800227c:	e7e3      	b.n	8002246 <__aeabi_i2d+0x2a>
 800227e:	2400      	movs	r4, #0
 8002280:	2300      	movs	r3, #0
 8002282:	2500      	movs	r5, #0
 8002284:	2200      	movs	r2, #0
 8002286:	e7de      	b.n	8002246 <__aeabi_i2d+0x2a>
 8002288:	0000041e 	.word	0x0000041e
 800228c:	800fffff 	.word	0x800fffff

08002290 <__aeabi_f2d>:
 8002290:	0041      	lsls	r1, r0, #1
 8002292:	0e09      	lsrs	r1, r1, #24
 8002294:	1c4b      	adds	r3, r1, #1
 8002296:	b570      	push	{r4, r5, r6, lr}
 8002298:	b2db      	uxtb	r3, r3
 800229a:	0246      	lsls	r6, r0, #9
 800229c:	0a75      	lsrs	r5, r6, #9
 800229e:	0fc4      	lsrs	r4, r0, #31
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	dd14      	ble.n	80022ce <__aeabi_f2d+0x3e>
 80022a4:	23e0      	movs	r3, #224	; 0xe0
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	076d      	lsls	r5, r5, #29
 80022aa:	0b36      	lsrs	r6, r6, #12
 80022ac:	18cb      	adds	r3, r1, r3
 80022ae:	2100      	movs	r1, #0
 80022b0:	0d0a      	lsrs	r2, r1, #20
 80022b2:	0028      	movs	r0, r5
 80022b4:	0512      	lsls	r2, r2, #20
 80022b6:	4d1c      	ldr	r5, [pc, #112]	; (8002328 <__aeabi_f2d+0x98>)
 80022b8:	4332      	orrs	r2, r6
 80022ba:	055b      	lsls	r3, r3, #21
 80022bc:	402a      	ands	r2, r5
 80022be:	085b      	lsrs	r3, r3, #1
 80022c0:	4313      	orrs	r3, r2
 80022c2:	005b      	lsls	r3, r3, #1
 80022c4:	07e4      	lsls	r4, r4, #31
 80022c6:	085b      	lsrs	r3, r3, #1
 80022c8:	4323      	orrs	r3, r4
 80022ca:	0019      	movs	r1, r3
 80022cc:	bd70      	pop	{r4, r5, r6, pc}
 80022ce:	2900      	cmp	r1, #0
 80022d0:	d114      	bne.n	80022fc <__aeabi_f2d+0x6c>
 80022d2:	2d00      	cmp	r5, #0
 80022d4:	d01e      	beq.n	8002314 <__aeabi_f2d+0x84>
 80022d6:	0028      	movs	r0, r5
 80022d8:	f000 f8b0 	bl	800243c <__clzsi2>
 80022dc:	280a      	cmp	r0, #10
 80022de:	dc1c      	bgt.n	800231a <__aeabi_f2d+0x8a>
 80022e0:	230b      	movs	r3, #11
 80022e2:	002a      	movs	r2, r5
 80022e4:	1a1b      	subs	r3, r3, r0
 80022e6:	40da      	lsrs	r2, r3
 80022e8:	0003      	movs	r3, r0
 80022ea:	3315      	adds	r3, #21
 80022ec:	409d      	lsls	r5, r3
 80022ee:	4b0f      	ldr	r3, [pc, #60]	; (800232c <__aeabi_f2d+0x9c>)
 80022f0:	0312      	lsls	r2, r2, #12
 80022f2:	1a1b      	subs	r3, r3, r0
 80022f4:	055b      	lsls	r3, r3, #21
 80022f6:	0b16      	lsrs	r6, r2, #12
 80022f8:	0d5b      	lsrs	r3, r3, #21
 80022fa:	e7d8      	b.n	80022ae <__aeabi_f2d+0x1e>
 80022fc:	2d00      	cmp	r5, #0
 80022fe:	d006      	beq.n	800230e <__aeabi_f2d+0x7e>
 8002300:	0b32      	lsrs	r2, r6, #12
 8002302:	2680      	movs	r6, #128	; 0x80
 8002304:	0336      	lsls	r6, r6, #12
 8002306:	076d      	lsls	r5, r5, #29
 8002308:	4316      	orrs	r6, r2
 800230a:	4b09      	ldr	r3, [pc, #36]	; (8002330 <__aeabi_f2d+0xa0>)
 800230c:	e7cf      	b.n	80022ae <__aeabi_f2d+0x1e>
 800230e:	4b08      	ldr	r3, [pc, #32]	; (8002330 <__aeabi_f2d+0xa0>)
 8002310:	2600      	movs	r6, #0
 8002312:	e7cc      	b.n	80022ae <__aeabi_f2d+0x1e>
 8002314:	2300      	movs	r3, #0
 8002316:	2600      	movs	r6, #0
 8002318:	e7c9      	b.n	80022ae <__aeabi_f2d+0x1e>
 800231a:	0003      	movs	r3, r0
 800231c:	002a      	movs	r2, r5
 800231e:	3b0b      	subs	r3, #11
 8002320:	409a      	lsls	r2, r3
 8002322:	2500      	movs	r5, #0
 8002324:	e7e3      	b.n	80022ee <__aeabi_f2d+0x5e>
 8002326:	46c0      	nop			; (mov r8, r8)
 8002328:	800fffff 	.word	0x800fffff
 800232c:	00000389 	.word	0x00000389
 8002330:	000007ff 	.word	0x000007ff

08002334 <__aeabi_d2f>:
 8002334:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002336:	004c      	lsls	r4, r1, #1
 8002338:	0d64      	lsrs	r4, r4, #21
 800233a:	030b      	lsls	r3, r1, #12
 800233c:	1c62      	adds	r2, r4, #1
 800233e:	0a5b      	lsrs	r3, r3, #9
 8002340:	0f46      	lsrs	r6, r0, #29
 8002342:	0552      	lsls	r2, r2, #21
 8002344:	0fc9      	lsrs	r1, r1, #31
 8002346:	431e      	orrs	r6, r3
 8002348:	00c5      	lsls	r5, r0, #3
 800234a:	0d52      	lsrs	r2, r2, #21
 800234c:	2a01      	cmp	r2, #1
 800234e:	dd29      	ble.n	80023a4 <__aeabi_d2f+0x70>
 8002350:	4b37      	ldr	r3, [pc, #220]	; (8002430 <__aeabi_d2f+0xfc>)
 8002352:	18e7      	adds	r7, r4, r3
 8002354:	2ffe      	cmp	r7, #254	; 0xfe
 8002356:	dc1c      	bgt.n	8002392 <__aeabi_d2f+0x5e>
 8002358:	2f00      	cmp	r7, #0
 800235a:	dd3b      	ble.n	80023d4 <__aeabi_d2f+0xa0>
 800235c:	0180      	lsls	r0, r0, #6
 800235e:	1e43      	subs	r3, r0, #1
 8002360:	4198      	sbcs	r0, r3
 8002362:	2207      	movs	r2, #7
 8002364:	00f3      	lsls	r3, r6, #3
 8002366:	0f6d      	lsrs	r5, r5, #29
 8002368:	4303      	orrs	r3, r0
 800236a:	432b      	orrs	r3, r5
 800236c:	401a      	ands	r2, r3
 800236e:	2a00      	cmp	r2, #0
 8002370:	d004      	beq.n	800237c <__aeabi_d2f+0x48>
 8002372:	220f      	movs	r2, #15
 8002374:	401a      	ands	r2, r3
 8002376:	2a04      	cmp	r2, #4
 8002378:	d000      	beq.n	800237c <__aeabi_d2f+0x48>
 800237a:	3304      	adds	r3, #4
 800237c:	2280      	movs	r2, #128	; 0x80
 800237e:	04d2      	lsls	r2, r2, #19
 8002380:	401a      	ands	r2, r3
 8002382:	d024      	beq.n	80023ce <__aeabi_d2f+0x9a>
 8002384:	3701      	adds	r7, #1
 8002386:	b2fa      	uxtb	r2, r7
 8002388:	2fff      	cmp	r7, #255	; 0xff
 800238a:	d002      	beq.n	8002392 <__aeabi_d2f+0x5e>
 800238c:	019b      	lsls	r3, r3, #6
 800238e:	0a58      	lsrs	r0, r3, #9
 8002390:	e001      	b.n	8002396 <__aeabi_d2f+0x62>
 8002392:	22ff      	movs	r2, #255	; 0xff
 8002394:	2000      	movs	r0, #0
 8002396:	0240      	lsls	r0, r0, #9
 8002398:	05d2      	lsls	r2, r2, #23
 800239a:	0a40      	lsrs	r0, r0, #9
 800239c:	07c9      	lsls	r1, r1, #31
 800239e:	4310      	orrs	r0, r2
 80023a0:	4308      	orrs	r0, r1
 80023a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023a4:	4335      	orrs	r5, r6
 80023a6:	2c00      	cmp	r4, #0
 80023a8:	d104      	bne.n	80023b4 <__aeabi_d2f+0x80>
 80023aa:	2d00      	cmp	r5, #0
 80023ac:	d10a      	bne.n	80023c4 <__aeabi_d2f+0x90>
 80023ae:	2200      	movs	r2, #0
 80023b0:	2000      	movs	r0, #0
 80023b2:	e7f0      	b.n	8002396 <__aeabi_d2f+0x62>
 80023b4:	2d00      	cmp	r5, #0
 80023b6:	d0ec      	beq.n	8002392 <__aeabi_d2f+0x5e>
 80023b8:	2080      	movs	r0, #128	; 0x80
 80023ba:	03c0      	lsls	r0, r0, #15
 80023bc:	4330      	orrs	r0, r6
 80023be:	22ff      	movs	r2, #255	; 0xff
 80023c0:	e7e9      	b.n	8002396 <__aeabi_d2f+0x62>
 80023c2:	2400      	movs	r4, #0
 80023c4:	2300      	movs	r3, #0
 80023c6:	025b      	lsls	r3, r3, #9
 80023c8:	0a58      	lsrs	r0, r3, #9
 80023ca:	b2e2      	uxtb	r2, r4
 80023cc:	e7e3      	b.n	8002396 <__aeabi_d2f+0x62>
 80023ce:	08db      	lsrs	r3, r3, #3
 80023d0:	003c      	movs	r4, r7
 80023d2:	e7f8      	b.n	80023c6 <__aeabi_d2f+0x92>
 80023d4:	003b      	movs	r3, r7
 80023d6:	3317      	adds	r3, #23
 80023d8:	dbf3      	blt.n	80023c2 <__aeabi_d2f+0x8e>
 80023da:	2380      	movs	r3, #128	; 0x80
 80023dc:	041b      	lsls	r3, r3, #16
 80023de:	4333      	orrs	r3, r6
 80023e0:	261e      	movs	r6, #30
 80023e2:	1bf6      	subs	r6, r6, r7
 80023e4:	2e1f      	cmp	r6, #31
 80023e6:	dd14      	ble.n	8002412 <__aeabi_d2f+0xde>
 80023e8:	2202      	movs	r2, #2
 80023ea:	4252      	negs	r2, r2
 80023ec:	1bd7      	subs	r7, r2, r7
 80023ee:	001a      	movs	r2, r3
 80023f0:	40fa      	lsrs	r2, r7
 80023f2:	0017      	movs	r7, r2
 80023f4:	2e20      	cmp	r6, #32
 80023f6:	d004      	beq.n	8002402 <__aeabi_d2f+0xce>
 80023f8:	4a0e      	ldr	r2, [pc, #56]	; (8002434 <__aeabi_d2f+0x100>)
 80023fa:	4694      	mov	ip, r2
 80023fc:	4464      	add	r4, ip
 80023fe:	40a3      	lsls	r3, r4
 8002400:	431d      	orrs	r5, r3
 8002402:	002b      	movs	r3, r5
 8002404:	1e5d      	subs	r5, r3, #1
 8002406:	41ab      	sbcs	r3, r5
 8002408:	2207      	movs	r2, #7
 800240a:	433b      	orrs	r3, r7
 800240c:	401a      	ands	r2, r3
 800240e:	2700      	movs	r7, #0
 8002410:	e7ad      	b.n	800236e <__aeabi_d2f+0x3a>
 8002412:	4a09      	ldr	r2, [pc, #36]	; (8002438 <__aeabi_d2f+0x104>)
 8002414:	0028      	movs	r0, r5
 8002416:	18a2      	adds	r2, r4, r2
 8002418:	4095      	lsls	r5, r2
 800241a:	4093      	lsls	r3, r2
 800241c:	1e6c      	subs	r4, r5, #1
 800241e:	41a5      	sbcs	r5, r4
 8002420:	40f0      	lsrs	r0, r6
 8002422:	2207      	movs	r2, #7
 8002424:	432b      	orrs	r3, r5
 8002426:	4303      	orrs	r3, r0
 8002428:	401a      	ands	r2, r3
 800242a:	2700      	movs	r7, #0
 800242c:	e79f      	b.n	800236e <__aeabi_d2f+0x3a>
 800242e:	46c0      	nop			; (mov r8, r8)
 8002430:	fffffc80 	.word	0xfffffc80
 8002434:	fffffca2 	.word	0xfffffca2
 8002438:	fffffc82 	.word	0xfffffc82

0800243c <__clzsi2>:
 800243c:	211c      	movs	r1, #28
 800243e:	2301      	movs	r3, #1
 8002440:	041b      	lsls	r3, r3, #16
 8002442:	4298      	cmp	r0, r3
 8002444:	d301      	bcc.n	800244a <__clzsi2+0xe>
 8002446:	0c00      	lsrs	r0, r0, #16
 8002448:	3910      	subs	r1, #16
 800244a:	0a1b      	lsrs	r3, r3, #8
 800244c:	4298      	cmp	r0, r3
 800244e:	d301      	bcc.n	8002454 <__clzsi2+0x18>
 8002450:	0a00      	lsrs	r0, r0, #8
 8002452:	3908      	subs	r1, #8
 8002454:	091b      	lsrs	r3, r3, #4
 8002456:	4298      	cmp	r0, r3
 8002458:	d301      	bcc.n	800245e <__clzsi2+0x22>
 800245a:	0900      	lsrs	r0, r0, #4
 800245c:	3904      	subs	r1, #4
 800245e:	a202      	add	r2, pc, #8	; (adr r2, 8002468 <__clzsi2+0x2c>)
 8002460:	5c10      	ldrb	r0, [r2, r0]
 8002462:	1840      	adds	r0, r0, r1
 8002464:	4770      	bx	lr
 8002466:	46c0      	nop			; (mov r8, r8)
 8002468:	02020304 	.word	0x02020304
 800246c:	01010101 	.word	0x01010101
	...

08002478 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800247c:	f000 fcba 	bl	8002df4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002480:	f000 f80a 	bl	8002498 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002484:	f000 f916 	bl	80026b4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8002488:	f000 f868 	bl	800255c <MX_SPI1_Init>
  MX_TIM2_Init();
 800248c:	f000 f89e 	bl	80025cc <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8002490:	f000 f856 	bl	8002540 <MX_NVIC_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002494:	e7fe      	b.n	8002494 <main+0x1c>
	...

08002498 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002498:	b590      	push	{r4, r7, lr}
 800249a:	b095      	sub	sp, #84	; 0x54
 800249c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800249e:	2418      	movs	r4, #24
 80024a0:	193b      	adds	r3, r7, r4
 80024a2:	0018      	movs	r0, r3
 80024a4:	2338      	movs	r3, #56	; 0x38
 80024a6:	001a      	movs	r2, r3
 80024a8:	2100      	movs	r1, #0
 80024aa:	f002 fef3 	bl	8005294 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024ae:	1d3b      	adds	r3, r7, #4
 80024b0:	0018      	movs	r0, r3
 80024b2:	2314      	movs	r3, #20
 80024b4:	001a      	movs	r2, r3
 80024b6:	2100      	movs	r1, #0
 80024b8:	f002 feec 	bl	8005294 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024bc:	4b1e      	ldr	r3, [pc, #120]	; (8002538 <SystemClock_Config+0xa0>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a1e      	ldr	r2, [pc, #120]	; (800253c <SystemClock_Config+0xa4>)
 80024c2:	401a      	ands	r2, r3
 80024c4:	4b1c      	ldr	r3, [pc, #112]	; (8002538 <SystemClock_Config+0xa0>)
 80024c6:	2180      	movs	r1, #128	; 0x80
 80024c8:	0109      	lsls	r1, r1, #4
 80024ca:	430a      	orrs	r2, r1
 80024cc:	601a      	str	r2, [r3, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80024ce:	0021      	movs	r1, r4
 80024d0:	187b      	adds	r3, r7, r1
 80024d2:	2210      	movs	r2, #16
 80024d4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80024d6:	187b      	adds	r3, r7, r1
 80024d8:	2201      	movs	r2, #1
 80024da:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80024dc:	187b      	adds	r3, r7, r1
 80024de:	2200      	movs	r2, #0
 80024e0:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 80024e2:	187b      	adds	r3, r7, r1
 80024e4:	22a0      	movs	r2, #160	; 0xa0
 80024e6:	0212      	lsls	r2, r2, #8
 80024e8:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80024ea:	187b      	adds	r3, r7, r1
 80024ec:	2200      	movs	r2, #0
 80024ee:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024f0:	187b      	adds	r3, r7, r1
 80024f2:	0018      	movs	r0, r3
 80024f4:	f000 ff5a 	bl	80033ac <HAL_RCC_OscConfig>
 80024f8:	1e03      	subs	r3, r0, #0
 80024fa:	d001      	beq.n	8002500 <SystemClock_Config+0x68>
  {
    Error_Handler();
 80024fc:	f000 f99c 	bl	8002838 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002500:	1d3b      	adds	r3, r7, #4
 8002502:	220f      	movs	r2, #15
 8002504:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8002506:	1d3b      	adds	r3, r7, #4
 8002508:	2200      	movs	r2, #0
 800250a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800250c:	1d3b      	adds	r3, r7, #4
 800250e:	2200      	movs	r2, #0
 8002510:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002512:	1d3b      	adds	r3, r7, #4
 8002514:	2200      	movs	r2, #0
 8002516:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002518:	1d3b      	adds	r3, r7, #4
 800251a:	2200      	movs	r2, #0
 800251c:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800251e:	1d3b      	adds	r3, r7, #4
 8002520:	2100      	movs	r1, #0
 8002522:	0018      	movs	r0, r3
 8002524:	f001 fb12 	bl	8003b4c <HAL_RCC_ClockConfig>
 8002528:	1e03      	subs	r3, r0, #0
 800252a:	d001      	beq.n	8002530 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800252c:	f000 f984 	bl	8002838 <Error_Handler>
  }
}
 8002530:	46c0      	nop			; (mov r8, r8)
 8002532:	46bd      	mov	sp, r7
 8002534:	b015      	add	sp, #84	; 0x54
 8002536:	bd90      	pop	{r4, r7, pc}
 8002538:	40007000 	.word	0x40007000
 800253c:	ffffe7ff 	.word	0xffffe7ff

08002540 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 1, 0);
 8002544:	2200      	movs	r2, #0
 8002546:	2101      	movs	r1, #1
 8002548:	200f      	movs	r0, #15
 800254a:	f000 fd4f 	bl	8002fec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800254e:	200f      	movs	r0, #15
 8002550:	f000 fd61 	bl	8003016 <HAL_NVIC_EnableIRQ>
}
 8002554:	46c0      	nop			; (mov r8, r8)
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
	...

0800255c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002560:	4b18      	ldr	r3, [pc, #96]	; (80025c4 <MX_SPI1_Init+0x68>)
 8002562:	4a19      	ldr	r2, [pc, #100]	; (80025c8 <MX_SPI1_Init+0x6c>)
 8002564:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002566:	4b17      	ldr	r3, [pc, #92]	; (80025c4 <MX_SPI1_Init+0x68>)
 8002568:	2282      	movs	r2, #130	; 0x82
 800256a:	0052      	lsls	r2, r2, #1
 800256c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800256e:	4b15      	ldr	r3, [pc, #84]	; (80025c4 <MX_SPI1_Init+0x68>)
 8002570:	2200      	movs	r2, #0
 8002572:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002574:	4b13      	ldr	r3, [pc, #76]	; (80025c4 <MX_SPI1_Init+0x68>)
 8002576:	2200      	movs	r2, #0
 8002578:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800257a:	4b12      	ldr	r3, [pc, #72]	; (80025c4 <MX_SPI1_Init+0x68>)
 800257c:	2200      	movs	r2, #0
 800257e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002580:	4b10      	ldr	r3, [pc, #64]	; (80025c4 <MX_SPI1_Init+0x68>)
 8002582:	2200      	movs	r2, #0
 8002584:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002586:	4b0f      	ldr	r3, [pc, #60]	; (80025c4 <MX_SPI1_Init+0x68>)
 8002588:	2280      	movs	r2, #128	; 0x80
 800258a:	02d2      	lsls	r2, r2, #11
 800258c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800258e:	4b0d      	ldr	r3, [pc, #52]	; (80025c4 <MX_SPI1_Init+0x68>)
 8002590:	2200      	movs	r2, #0
 8002592:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002594:	4b0b      	ldr	r3, [pc, #44]	; (80025c4 <MX_SPI1_Init+0x68>)
 8002596:	2200      	movs	r2, #0
 8002598:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800259a:	4b0a      	ldr	r3, [pc, #40]	; (80025c4 <MX_SPI1_Init+0x68>)
 800259c:	2200      	movs	r2, #0
 800259e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025a0:	4b08      	ldr	r3, [pc, #32]	; (80025c4 <MX_SPI1_Init+0x68>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80025a6:	4b07      	ldr	r3, [pc, #28]	; (80025c4 <MX_SPI1_Init+0x68>)
 80025a8:	2207      	movs	r2, #7
 80025aa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80025ac:	4b05      	ldr	r3, [pc, #20]	; (80025c4 <MX_SPI1_Init+0x68>)
 80025ae:	0018      	movs	r0, r3
 80025b0:	f001 fc7a 	bl	8003ea8 <HAL_SPI_Init>
 80025b4:	1e03      	subs	r3, r0, #0
 80025b6:	d001      	beq.n	80025bc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80025b8:	f000 f93e 	bl	8002838 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80025bc:	46c0      	nop			; (mov r8, r8)
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	46c0      	nop			; (mov r8, r8)
 80025c4:	2000008c 	.word	0x2000008c
 80025c8:	40013000 	.word	0x40013000

080025cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b08c      	sub	sp, #48	; 0x30
 80025d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025d2:	2320      	movs	r3, #32
 80025d4:	18fb      	adds	r3, r7, r3
 80025d6:	0018      	movs	r0, r3
 80025d8:	2310      	movs	r3, #16
 80025da:	001a      	movs	r2, r3
 80025dc:	2100      	movs	r1, #0
 80025de:	f002 fe59 	bl	8005294 <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80025e2:	230c      	movs	r3, #12
 80025e4:	18fb      	adds	r3, r7, r3
 80025e6:	0018      	movs	r0, r3
 80025e8:	2314      	movs	r3, #20
 80025ea:	001a      	movs	r2, r3
 80025ec:	2100      	movs	r1, #0
 80025ee:	f002 fe51 	bl	8005294 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025f2:	1d3b      	adds	r3, r7, #4
 80025f4:	0018      	movs	r0, r3
 80025f6:	2308      	movs	r3, #8
 80025f8:	001a      	movs	r2, r3
 80025fa:	2100      	movs	r1, #0
 80025fc:	f002 fe4a 	bl	8005294 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002600:	4b29      	ldr	r3, [pc, #164]	; (80026a8 <MX_TIM2_Init+0xdc>)
 8002602:	2280      	movs	r2, #128	; 0x80
 8002604:	05d2      	lsls	r2, r2, #23
 8002606:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7000;
 8002608:	4b27      	ldr	r3, [pc, #156]	; (80026a8 <MX_TIM2_Init+0xdc>)
 800260a:	4a28      	ldr	r2, [pc, #160]	; (80026ac <MX_TIM2_Init+0xe0>)
 800260c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800260e:	4b26      	ldr	r3, [pc, #152]	; (80026a8 <MX_TIM2_Init+0xdc>)
 8002610:	2200      	movs	r2, #0
 8002612:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3000;
 8002614:	4b24      	ldr	r3, [pc, #144]	; (80026a8 <MX_TIM2_Init+0xdc>)
 8002616:	4a26      	ldr	r2, [pc, #152]	; (80026b0 <MX_TIM2_Init+0xe4>)
 8002618:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800261a:	4b23      	ldr	r3, [pc, #140]	; (80026a8 <MX_TIM2_Init+0xdc>)
 800261c:	2200      	movs	r2, #0
 800261e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002620:	4b21      	ldr	r3, [pc, #132]	; (80026a8 <MX_TIM2_Init+0xdc>)
 8002622:	2200      	movs	r2, #0
 8002624:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002626:	4b20      	ldr	r3, [pc, #128]	; (80026a8 <MX_TIM2_Init+0xdc>)
 8002628:	0018      	movs	r0, r3
 800262a:	f002 f9e6 	bl	80049fa <HAL_TIM_Base_Init>
 800262e:	1e03      	subs	r3, r0, #0
 8002630:	d001      	beq.n	8002636 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002632:	f000 f901 	bl	8002838 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002636:	2120      	movs	r1, #32
 8002638:	187b      	adds	r3, r7, r1
 800263a:	2280      	movs	r2, #128	; 0x80
 800263c:	0152      	lsls	r2, r2, #5
 800263e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002640:	187a      	adds	r2, r7, r1
 8002642:	4b19      	ldr	r3, [pc, #100]	; (80026a8 <MX_TIM2_Init+0xdc>)
 8002644:	0011      	movs	r1, r2
 8002646:	0018      	movs	r0, r3
 8002648:	f002 fb0e 	bl	8004c68 <HAL_TIM_ConfigClockSource>
 800264c:	1e03      	subs	r3, r0, #0
 800264e:	d001      	beq.n	8002654 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8002650:	f000 f8f2 	bl	8002838 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8002654:	210c      	movs	r1, #12
 8002656:	187b      	adds	r3, r7, r1
 8002658:	2200      	movs	r2, #0
 800265a:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 800265c:	187b      	adds	r3, r7, r1
 800265e:	2200      	movs	r2, #0
 8002660:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8002662:	187a      	adds	r2, r7, r1
 8002664:	4b10      	ldr	r3, [pc, #64]	; (80026a8 <MX_TIM2_Init+0xdc>)
 8002666:	0011      	movs	r1, r2
 8002668:	0018      	movs	r0, r3
 800266a:	f002 fbbb 	bl	8004de4 <HAL_TIM_SlaveConfigSynchro>
 800266e:	1e03      	subs	r3, r0, #0
 8002670:	d001      	beq.n	8002676 <MX_TIM2_Init+0xaa>
  {
    Error_Handler();
 8002672:	f000 f8e1 	bl	8002838 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002676:	1d3b      	adds	r3, r7, #4
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800267c:	1d3b      	adds	r3, r7, #4
 800267e:	2200      	movs	r2, #0
 8002680:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002682:	1d3a      	adds	r2, r7, #4
 8002684:	4b08      	ldr	r3, [pc, #32]	; (80026a8 <MX_TIM2_Init+0xdc>)
 8002686:	0011      	movs	r1, r2
 8002688:	0018      	movs	r0, r3
 800268a:	f002 fd95 	bl	80051b8 <HAL_TIMEx_MasterConfigSynchronization>
 800268e:	1e03      	subs	r3, r0, #0
 8002690:	d001      	beq.n	8002696 <MX_TIM2_Init+0xca>
  {
    Error_Handler();
 8002692:	f000 f8d1 	bl	8002838 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8002696:	4b04      	ldr	r3, [pc, #16]	; (80026a8 <MX_TIM2_Init+0xdc>)
 8002698:	0018      	movs	r0, r3
 800269a:	f002 f9da 	bl	8004a52 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM2_Init 2 */

}
 800269e:	46c0      	nop			; (mov r8, r8)
 80026a0:	46bd      	mov	sp, r7
 80026a2:	b00c      	add	sp, #48	; 0x30
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	46c0      	nop			; (mov r8, r8)
 80026a8:	200000e4 	.word	0x200000e4
 80026ac:	00001b58 	.word	0x00001b58
 80026b0:	00000bb8 	.word	0x00000bb8

080026b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026b4:	b590      	push	{r4, r7, lr}
 80026b6:	b08b      	sub	sp, #44	; 0x2c
 80026b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ba:	2414      	movs	r4, #20
 80026bc:	193b      	adds	r3, r7, r4
 80026be:	0018      	movs	r0, r3
 80026c0:	2314      	movs	r3, #20
 80026c2:	001a      	movs	r2, r3
 80026c4:	2100      	movs	r1, #0
 80026c6:	f002 fde5 	bl	8005294 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026ca:	4b56      	ldr	r3, [pc, #344]	; (8002824 <MX_GPIO_Init+0x170>)
 80026cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026ce:	4b55      	ldr	r3, [pc, #340]	; (8002824 <MX_GPIO_Init+0x170>)
 80026d0:	2104      	movs	r1, #4
 80026d2:	430a      	orrs	r2, r1
 80026d4:	62da      	str	r2, [r3, #44]	; 0x2c
 80026d6:	4b53      	ldr	r3, [pc, #332]	; (8002824 <MX_GPIO_Init+0x170>)
 80026d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026da:	2204      	movs	r2, #4
 80026dc:	4013      	ands	r3, r2
 80026de:	613b      	str	r3, [r7, #16]
 80026e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80026e2:	4b50      	ldr	r3, [pc, #320]	; (8002824 <MX_GPIO_Init+0x170>)
 80026e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026e6:	4b4f      	ldr	r3, [pc, #316]	; (8002824 <MX_GPIO_Init+0x170>)
 80026e8:	2180      	movs	r1, #128	; 0x80
 80026ea:	430a      	orrs	r2, r1
 80026ec:	62da      	str	r2, [r3, #44]	; 0x2c
 80026ee:	4b4d      	ldr	r3, [pc, #308]	; (8002824 <MX_GPIO_Init+0x170>)
 80026f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026f2:	2280      	movs	r2, #128	; 0x80
 80026f4:	4013      	ands	r3, r2
 80026f6:	60fb      	str	r3, [r7, #12]
 80026f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026fa:	4b4a      	ldr	r3, [pc, #296]	; (8002824 <MX_GPIO_Init+0x170>)
 80026fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80026fe:	4b49      	ldr	r3, [pc, #292]	; (8002824 <MX_GPIO_Init+0x170>)
 8002700:	2101      	movs	r1, #1
 8002702:	430a      	orrs	r2, r1
 8002704:	62da      	str	r2, [r3, #44]	; 0x2c
 8002706:	4b47      	ldr	r3, [pc, #284]	; (8002824 <MX_GPIO_Init+0x170>)
 8002708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800270a:	2201      	movs	r2, #1
 800270c:	4013      	ands	r3, r2
 800270e:	60bb      	str	r3, [r7, #8]
 8002710:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002712:	4b44      	ldr	r3, [pc, #272]	; (8002824 <MX_GPIO_Init+0x170>)
 8002714:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002716:	4b43      	ldr	r3, [pc, #268]	; (8002824 <MX_GPIO_Init+0x170>)
 8002718:	2102      	movs	r1, #2
 800271a:	430a      	orrs	r2, r1
 800271c:	62da      	str	r2, [r3, #44]	; 0x2c
 800271e:	4b41      	ldr	r3, [pc, #260]	; (8002824 <MX_GPIO_Init+0x170>)
 8002720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002722:	2202      	movs	r2, #2
 8002724:	4013      	ands	r3, r2
 8002726:	607b      	str	r3, [r7, #4]
 8002728:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(User_LED_GPIO_Port, User_LED_Pin, GPIO_PIN_RESET);
 800272a:	23a0      	movs	r3, #160	; 0xa0
 800272c:	05db      	lsls	r3, r3, #23
 800272e:	2200      	movs	r2, #0
 8002730:	2120      	movs	r1, #32
 8002732:	0018      	movs	r0, r3
 8002734:	f000 fe0a 	bl	800334c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SS0_GPIO_Port, SS0_Pin, GPIO_PIN_SET);
 8002738:	4b3b      	ldr	r3, [pc, #236]	; (8002828 <MX_GPIO_Init+0x174>)
 800273a:	2201      	movs	r2, #1
 800273c:	2110      	movs	r1, #16
 800273e:	0018      	movs	r0, r3
 8002740:	f000 fe04 	bl	800334c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SS1_GPIO_Port, SS1_Pin, GPIO_PIN_RESET);
 8002744:	4b38      	ldr	r3, [pc, #224]	; (8002828 <MX_GPIO_Init+0x174>)
 8002746:	2200      	movs	r2, #0
 8002748:	2120      	movs	r1, #32
 800274a:	0018      	movs	r0, r3
 800274c:	f000 fdfe 	bl	800334c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SS2_Pin|GPIO_PIN_13, GPIO_PIN_RESET);
 8002750:	4936      	ldr	r1, [pc, #216]	; (800282c <MX_GPIO_Init+0x178>)
 8002752:	4b37      	ldr	r3, [pc, #220]	; (8002830 <MX_GPIO_Init+0x17c>)
 8002754:	2200      	movs	r2, #0
 8002756:	0018      	movs	r0, r3
 8002758:	f000 fdf8 	bl	800334c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800275c:	193b      	adds	r3, r7, r4
 800275e:	2280      	movs	r2, #128	; 0x80
 8002760:	0192      	lsls	r2, r2, #6
 8002762:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002764:	193b      	adds	r3, r7, r4
 8002766:	4a33      	ldr	r2, [pc, #204]	; (8002834 <MX_GPIO_Init+0x180>)
 8002768:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276a:	193b      	adds	r3, r7, r4
 800276c:	2200      	movs	r2, #0
 800276e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002770:	193b      	adds	r3, r7, r4
 8002772:	4a2d      	ldr	r2, [pc, #180]	; (8002828 <MX_GPIO_Init+0x174>)
 8002774:	0019      	movs	r1, r3
 8002776:	0010      	movs	r0, r2
 8002778:	f000 fc6a 	bl	8003050 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800277c:	193b      	adds	r3, r7, r4
 800277e:	220c      	movs	r2, #12
 8002780:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002782:	193b      	adds	r3, r7, r4
 8002784:	2202      	movs	r2, #2
 8002786:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002788:	193b      	adds	r3, r7, r4
 800278a:	2200      	movs	r2, #0
 800278c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800278e:	193b      	adds	r3, r7, r4
 8002790:	2203      	movs	r2, #3
 8002792:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8002794:	193b      	adds	r3, r7, r4
 8002796:	2204      	movs	r2, #4
 8002798:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800279a:	193a      	adds	r2, r7, r4
 800279c:	23a0      	movs	r3, #160	; 0xa0
 800279e:	05db      	lsls	r3, r3, #23
 80027a0:	0011      	movs	r1, r2
 80027a2:	0018      	movs	r0, r3
 80027a4:	f000 fc54 	bl	8003050 <HAL_GPIO_Init>

  /*Configure GPIO pin : User_LED_Pin */
  GPIO_InitStruct.Pin = User_LED_Pin;
 80027a8:	193b      	adds	r3, r7, r4
 80027aa:	2220      	movs	r2, #32
 80027ac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027ae:	193b      	adds	r3, r7, r4
 80027b0:	2201      	movs	r2, #1
 80027b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b4:	193b      	adds	r3, r7, r4
 80027b6:	2200      	movs	r2, #0
 80027b8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ba:	193b      	adds	r3, r7, r4
 80027bc:	2200      	movs	r2, #0
 80027be:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(User_LED_GPIO_Port, &GPIO_InitStruct);
 80027c0:	193a      	adds	r2, r7, r4
 80027c2:	23a0      	movs	r3, #160	; 0xa0
 80027c4:	05db      	lsls	r3, r3, #23
 80027c6:	0011      	movs	r1, r2
 80027c8:	0018      	movs	r0, r3
 80027ca:	f000 fc41 	bl	8003050 <HAL_GPIO_Init>

  /*Configure GPIO pins : SS0_Pin SS1_Pin */
  GPIO_InitStruct.Pin = SS0_Pin|SS1_Pin;
 80027ce:	0021      	movs	r1, r4
 80027d0:	187b      	adds	r3, r7, r1
 80027d2:	2230      	movs	r2, #48	; 0x30
 80027d4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027d6:	187b      	adds	r3, r7, r1
 80027d8:	2201      	movs	r2, #1
 80027da:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027dc:	187b      	adds	r3, r7, r1
 80027de:	2200      	movs	r2, #0
 80027e0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e2:	187b      	adds	r3, r7, r1
 80027e4:	2200      	movs	r2, #0
 80027e6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027e8:	000c      	movs	r4, r1
 80027ea:	187b      	adds	r3, r7, r1
 80027ec:	4a0e      	ldr	r2, [pc, #56]	; (8002828 <MX_GPIO_Init+0x174>)
 80027ee:	0019      	movs	r1, r3
 80027f0:	0010      	movs	r0, r2
 80027f2:	f000 fc2d 	bl	8003050 <HAL_GPIO_Init>

  /*Configure GPIO pins : SS2_Pin PB13 */
  GPIO_InitStruct.Pin = SS2_Pin|GPIO_PIN_13;
 80027f6:	0021      	movs	r1, r4
 80027f8:	187b      	adds	r3, r7, r1
 80027fa:	4a0c      	ldr	r2, [pc, #48]	; (800282c <MX_GPIO_Init+0x178>)
 80027fc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027fe:	187b      	adds	r3, r7, r1
 8002800:	2201      	movs	r2, #1
 8002802:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002804:	187b      	adds	r3, r7, r1
 8002806:	2200      	movs	r2, #0
 8002808:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800280a:	187b      	adds	r3, r7, r1
 800280c:	2200      	movs	r2, #0
 800280e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002810:	187b      	adds	r3, r7, r1
 8002812:	4a07      	ldr	r2, [pc, #28]	; (8002830 <MX_GPIO_Init+0x17c>)
 8002814:	0019      	movs	r1, r3
 8002816:	0010      	movs	r0, r2
 8002818:	f000 fc1a 	bl	8003050 <HAL_GPIO_Init>

}
 800281c:	46c0      	nop			; (mov r8, r8)
 800281e:	46bd      	mov	sp, r7
 8002820:	b00b      	add	sp, #44	; 0x2c
 8002822:	bd90      	pop	{r4, r7, pc}
 8002824:	40021000 	.word	0x40021000
 8002828:	50000800 	.word	0x50000800
 800282c:	00002001 	.word	0x00002001
 8002830:	50000400 	.word	0x50000400
 8002834:	10210000 	.word	0x10210000

08002838 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800283c:	46c0      	nop			; (mov r8, r8)
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
	...

08002844 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002848:	4b07      	ldr	r3, [pc, #28]	; (8002868 <HAL_MspInit+0x24>)
 800284a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800284c:	4b06      	ldr	r3, [pc, #24]	; (8002868 <HAL_MspInit+0x24>)
 800284e:	2101      	movs	r1, #1
 8002850:	430a      	orrs	r2, r1
 8002852:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8002854:	4b04      	ldr	r3, [pc, #16]	; (8002868 <HAL_MspInit+0x24>)
 8002856:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002858:	4b03      	ldr	r3, [pc, #12]	; (8002868 <HAL_MspInit+0x24>)
 800285a:	2180      	movs	r1, #128	; 0x80
 800285c:	0549      	lsls	r1, r1, #21
 800285e:	430a      	orrs	r2, r1
 8002860:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002862:	46c0      	nop			; (mov r8, r8)
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	40021000 	.word	0x40021000

0800286c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800286c:	b590      	push	{r4, r7, lr}
 800286e:	b08b      	sub	sp, #44	; 0x2c
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002874:	2314      	movs	r3, #20
 8002876:	18fb      	adds	r3, r7, r3
 8002878:	0018      	movs	r0, r3
 800287a:	2314      	movs	r3, #20
 800287c:	001a      	movs	r2, r3
 800287e:	2100      	movs	r1, #0
 8002880:	f002 fd08 	bl	8005294 <memset>
  if(hspi->Instance==SPI1)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a29      	ldr	r2, [pc, #164]	; (8002930 <HAL_SPI_MspInit+0xc4>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d14b      	bne.n	8002926 <HAL_SPI_MspInit+0xba>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800288e:	4b29      	ldr	r3, [pc, #164]	; (8002934 <HAL_SPI_MspInit+0xc8>)
 8002890:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002892:	4b28      	ldr	r3, [pc, #160]	; (8002934 <HAL_SPI_MspInit+0xc8>)
 8002894:	2180      	movs	r1, #128	; 0x80
 8002896:	0149      	lsls	r1, r1, #5
 8002898:	430a      	orrs	r2, r1
 800289a:	635a      	str	r2, [r3, #52]	; 0x34
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800289c:	4b25      	ldr	r3, [pc, #148]	; (8002934 <HAL_SPI_MspInit+0xc8>)
 800289e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028a0:	4b24      	ldr	r3, [pc, #144]	; (8002934 <HAL_SPI_MspInit+0xc8>)
 80028a2:	2101      	movs	r1, #1
 80028a4:	430a      	orrs	r2, r1
 80028a6:	62da      	str	r2, [r3, #44]	; 0x2c
 80028a8:	4b22      	ldr	r3, [pc, #136]	; (8002934 <HAL_SPI_MspInit+0xc8>)
 80028aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ac:	2201      	movs	r2, #1
 80028ae:	4013      	ands	r3, r2
 80028b0:	613b      	str	r3, [r7, #16]
 80028b2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028b4:	4b1f      	ldr	r3, [pc, #124]	; (8002934 <HAL_SPI_MspInit+0xc8>)
 80028b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028b8:	4b1e      	ldr	r3, [pc, #120]	; (8002934 <HAL_SPI_MspInit+0xc8>)
 80028ba:	2102      	movs	r1, #2
 80028bc:	430a      	orrs	r2, r1
 80028be:	62da      	str	r2, [r3, #44]	; 0x2c
 80028c0:	4b1c      	ldr	r3, [pc, #112]	; (8002934 <HAL_SPI_MspInit+0xc8>)
 80028c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028c4:	2202      	movs	r2, #2
 80028c6:	4013      	ands	r3, r2
 80028c8:	60fb      	str	r3, [r7, #12]
 80028ca:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> SPI1_NSS
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK 
    */
    GPIO_InitStruct.Pin = SPI1_NSS_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80028cc:	2414      	movs	r4, #20
 80028ce:	193b      	adds	r3, r7, r4
 80028d0:	22d0      	movs	r2, #208	; 0xd0
 80028d2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028d4:	193b      	adds	r3, r7, r4
 80028d6:	2202      	movs	r2, #2
 80028d8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028da:	193b      	adds	r3, r7, r4
 80028dc:	2200      	movs	r2, #0
 80028de:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028e0:	193b      	adds	r3, r7, r4
 80028e2:	2203      	movs	r2, #3
 80028e4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80028e6:	193b      	adds	r3, r7, r4
 80028e8:	2200      	movs	r2, #0
 80028ea:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ec:	193a      	adds	r2, r7, r4
 80028ee:	23a0      	movs	r3, #160	; 0xa0
 80028f0:	05db      	lsls	r3, r3, #23
 80028f2:	0011      	movs	r1, r2
 80028f4:	0018      	movs	r0, r3
 80028f6:	f000 fbab 	bl	8003050 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_SCK_Pin;
 80028fa:	0021      	movs	r1, r4
 80028fc:	187b      	adds	r3, r7, r1
 80028fe:	2208      	movs	r2, #8
 8002900:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002902:	187b      	adds	r3, r7, r1
 8002904:	2202      	movs	r2, #2
 8002906:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002908:	187b      	adds	r3, r7, r1
 800290a:	2200      	movs	r2, #0
 800290c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800290e:	187b      	adds	r3, r7, r1
 8002910:	2203      	movs	r2, #3
 8002912:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002914:	187b      	adds	r3, r7, r1
 8002916:	2200      	movs	r2, #0
 8002918:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(SPI1_SCK_GPIO_Port, &GPIO_InitStruct);
 800291a:	187b      	adds	r3, r7, r1
 800291c:	4a06      	ldr	r2, [pc, #24]	; (8002938 <HAL_SPI_MspInit+0xcc>)
 800291e:	0019      	movs	r1, r3
 8002920:	0010      	movs	r0, r2
 8002922:	f000 fb95 	bl	8003050 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002926:	46c0      	nop			; (mov r8, r8)
 8002928:	46bd      	mov	sp, r7
 800292a:	b00b      	add	sp, #44	; 0x2c
 800292c:	bd90      	pop	{r4, r7, pc}
 800292e:	46c0      	nop			; (mov r8, r8)
 8002930:	40013000 	.word	0x40013000
 8002934:	40021000 	.word	0x40021000
 8002938:	50000400 	.word	0x50000400

0800293c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	2380      	movs	r3, #128	; 0x80
 800294a:	05db      	lsls	r3, r3, #23
 800294c:	429a      	cmp	r2, r3
 800294e:	d105      	bne.n	800295c <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002950:	4b04      	ldr	r3, [pc, #16]	; (8002964 <HAL_TIM_Base_MspInit+0x28>)
 8002952:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002954:	4b03      	ldr	r3, [pc, #12]	; (8002964 <HAL_TIM_Base_MspInit+0x28>)
 8002956:	2101      	movs	r1, #1
 8002958:	430a      	orrs	r2, r1
 800295a:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800295c:	46c0      	nop			; (mov r8, r8)
 800295e:	46bd      	mov	sp, r7
 8002960:	b002      	add	sp, #8
 8002962:	bd80      	pop	{r7, pc}
 8002964:	40021000 	.word	0x40021000

08002968 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800296c:	46c0      	nop			; (mov r8, r8)
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}

08002972 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002972:	b580      	push	{r7, lr}
 8002974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002976:	e7fe      	b.n	8002976 <HardFault_Handler+0x4>

08002978 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800297c:	46c0      	nop			; (mov r8, r8)
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}

08002982 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002982:	b580      	push	{r7, lr}
 8002984:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002986:	46c0      	nop			; (mov r8, r8)
 8002988:	46bd      	mov	sp, r7
 800298a:	bd80      	pop	{r7, pc}

0800298c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002990:	46c0      	nop			; (mov r8, r8)
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
	...

08002998 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002998:	b5b0      	push	{r4, r5, r7, lr}
 800299a:	b088      	sub	sp, #32
 800299c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  uint8_t adc_start = (uint8_t)ADC_START_BIT;
 800299e:	1dfb      	adds	r3, r7, #7
 80029a0:	2201      	movs	r2, #1
 80029a2:	701a      	strb	r2, [r3, #0]
  uint8_t adc_byte_1 = 0;
 80029a4:	1dbb      	adds	r3, r7, #6
 80029a6:	2200      	movs	r2, #0
 80029a8:	701a      	strb	r2, [r3, #0]
  uint8_t adc_byte_2 = 0;
 80029aa:	1d7b      	adds	r3, r7, #5
 80029ac:	2200      	movs	r2, #0
 80029ae:	701a      	strb	r2, [r3, #0]
  uint16_t adc_value = 0;
 80029b0:	231e      	movs	r3, #30
 80029b2:	18fb      	adds	r3, r7, r3
 80029b4:	2200      	movs	r2, #0
 80029b6:	801a      	strh	r2, [r3, #0]
  uint8_t adc_ch_select = (uint8_t)(ADC_WIND_SENSOR_SPEED_CH);
 80029b8:	1d3b      	adds	r3, r7, #4
 80029ba:	2280      	movs	r2, #128	; 0x80
 80029bc:	701a      	strb	r2, [r3, #0]
  uint16_t wind_speed_digital = -1;
 80029be:	251c      	movs	r5, #28
 80029c0:	197b      	adds	r3, r7, r5
 80029c2:	2201      	movs	r2, #1
 80029c4:	4252      	negs	r2, r2
 80029c6:	801a      	strh	r2, [r3, #0]
  uint16_t wind_temp_digital = -1;
 80029c8:	241a      	movs	r4, #26
 80029ca:	193b      	adds	r3, r7, r4
 80029cc:	2201      	movs	r2, #1
 80029ce:	4252      	negs	r2, r2
 80029d0:	801a      	strh	r2, [r3, #0]
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80029d2:	4b47      	ldr	r3, [pc, #284]	; (8002af0 <TIM2_IRQHandler+0x158>)
 80029d4:	0018      	movs	r0, r3
 80029d6:	f002 f85e 	bl	8004a96 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
  int timeout = 500;
 80029da:	23fa      	movs	r3, #250	; 0xfa
 80029dc:	005b      	lsls	r3, r3, #1
 80029de:	617b      	str	r3, [r7, #20]
  /* Toggle LED to signify interrupt */
  HAL_GPIO_TogglePin(User_LED_GPIO_Port, User_LED_Pin);
 80029e0:	23a0      	movs	r3, #160	; 0xa0
 80029e2:	05db      	lsls	r3, r3, #23
 80029e4:	2120      	movs	r1, #32
 80029e6:	0018      	movs	r0, r3
 80029e8:	f000 fccd 	bl	8003386 <HAL_GPIO_TogglePin>

  /* Toggle SS0 Pin (CS) Low to use ADC */
  HAL_GPIO_TogglePin(SS0_GPIO_Port, SS0_Pin);
 80029ec:	4b41      	ldr	r3, [pc, #260]	; (8002af4 <TIM2_IRQHandler+0x15c>)
 80029ee:	2110      	movs	r1, #16
 80029f0:	0018      	movs	r0, r3
 80029f2:	f000 fcc8 	bl	8003386 <HAL_GPIO_TogglePin>
  /* Send to DIN CH0 Select */
  HAL_SPI_Transmit(&hspi1, &adc_start, sizeof(adc_start), timeout);
 80029f6:	697b      	ldr	r3, [r7, #20]
 80029f8:	1df9      	adds	r1, r7, #7
 80029fa:	483f      	ldr	r0, [pc, #252]	; (8002af8 <TIM2_IRQHandler+0x160>)
 80029fc:	2201      	movs	r2, #1
 80029fe:	f001 fabd 	bl	8003f7c <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, &adc_ch_select, sizeof(adc_ch_select), timeout);
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	1d39      	adds	r1, r7, #4
 8002a06:	483c      	ldr	r0, [pc, #240]	; (8002af8 <TIM2_IRQHandler+0x160>)
 8002a08:	2201      	movs	r2, #1
 8002a0a:	f001 fab7 	bl	8003f7c <HAL_SPI_Transmit>
  /* Read from Dout of ADC */
  HAL_SPI_Receive(&hspi1, &adc_byte_1, sizeof(adc_byte_1), timeout);
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	1db9      	adds	r1, r7, #6
 8002a12:	4839      	ldr	r0, [pc, #228]	; (8002af8 <TIM2_IRQHandler+0x160>)
 8002a14:	2201      	movs	r2, #1
 8002a16:	f001 fbff 	bl	8004218 <HAL_SPI_Receive>
  HAL_SPI_Receive(&hspi1, &adc_byte_2, sizeof(adc_byte_2), timeout);
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	1d79      	adds	r1, r7, #5
 8002a1e:	4836      	ldr	r0, [pc, #216]	; (8002af8 <TIM2_IRQHandler+0x160>)
 8002a20:	2201      	movs	r2, #1
 8002a22:	f001 fbf9 	bl	8004218 <HAL_SPI_Receive>
  /* Toggle SS0 High (CS) to signify we're done with a round of the ADC */
  HAL_GPIO_TogglePin(SS0_GPIO_Port, SS0_Pin);
 8002a26:	4b33      	ldr	r3, [pc, #204]	; (8002af4 <TIM2_IRQHandler+0x15c>)
 8002a28:	2110      	movs	r1, #16
 8002a2a:	0018      	movs	r0, r3
 8002a2c:	f000 fcab 	bl	8003386 <HAL_GPIO_TogglePin>
  /* Set Wind_Speed_Digital to adc_value */
  wind_speed_digital = adc_byte_2;
 8002a30:	1d7b      	adds	r3, r7, #5
 8002a32:	781a      	ldrb	r2, [r3, #0]
 8002a34:	197b      	adds	r3, r7, r5
 8002a36:	801a      	strh	r2, [r3, #0]
  /* Change ADC Channel Select to the ADC Wind Sensor Temperature Output */
  // TODO: Figure out why we're getting not the right value
  adc_byte_2 = 0;
 8002a38:	1d7b      	adds	r3, r7, #5
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	701a      	strb	r2, [r3, #0]
  adc_ch_select = (uint8_t)ADC_DIN_CH1 ;
 8002a3e:	1d3b      	adds	r3, r7, #4
 8002a40:	2290      	movs	r2, #144	; 0x90
 8002a42:	701a      	strb	r2, [r3, #0]
  //adc_value = 0;
  /* Toggle SS0 Pin (CS) Low to use ADC */
  HAL_GPIO_TogglePin(SS0_GPIO_Port, SS0_Pin);
 8002a44:	4b2b      	ldr	r3, [pc, #172]	; (8002af4 <TIM2_IRQHandler+0x15c>)
 8002a46:	2110      	movs	r1, #16
 8002a48:	0018      	movs	r0, r3
 8002a4a:	f000 fc9c 	bl	8003386 <HAL_GPIO_TogglePin>
  /* Send to DIN CH1 Select */
  HAL_SPI_Transmit(&hspi1, &adc_start, sizeof(adc_start), timeout);
 8002a4e:	697b      	ldr	r3, [r7, #20]
 8002a50:	1df9      	adds	r1, r7, #7
 8002a52:	4829      	ldr	r0, [pc, #164]	; (8002af8 <TIM2_IRQHandler+0x160>)
 8002a54:	2201      	movs	r2, #1
 8002a56:	f001 fa91 	bl	8003f7c <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1, &adc_ch_select, sizeof(adc_ch_select), timeout);
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	1d39      	adds	r1, r7, #4
 8002a5e:	4826      	ldr	r0, [pc, #152]	; (8002af8 <TIM2_IRQHandler+0x160>)
 8002a60:	2201      	movs	r2, #1
 8002a62:	f001 fa8b 	bl	8003f7c <HAL_SPI_Transmit>
  /* Read from Dout of ADC */
  HAL_SPI_Receive(&hspi1, &adc_byte_1, sizeof(adc_byte_1), timeout);
 8002a66:	697b      	ldr	r3, [r7, #20]
 8002a68:	1db9      	adds	r1, r7, #6
 8002a6a:	4823      	ldr	r0, [pc, #140]	; (8002af8 <TIM2_IRQHandler+0x160>)
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	f001 fbd3 	bl	8004218 <HAL_SPI_Receive>
  HAL_SPI_Receive(&hspi1, &adc_byte_2, sizeof(adc_byte_2), timeout);
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	1d79      	adds	r1, r7, #5
 8002a76:	4820      	ldr	r0, [pc, #128]	; (8002af8 <TIM2_IRQHandler+0x160>)
 8002a78:	2201      	movs	r2, #1
 8002a7a:	f001 fbcd 	bl	8004218 <HAL_SPI_Receive>
  /* Toggle SS0 High (CS) to signify we're done with a round of the ADC */
  HAL_GPIO_TogglePin(SS0_GPIO_Port, SS0_Pin);
 8002a7e:	4b1d      	ldr	r3, [pc, #116]	; (8002af4 <TIM2_IRQHandler+0x15c>)
 8002a80:	2110      	movs	r1, #16
 8002a82:	0018      	movs	r0, r3
 8002a84:	f000 fc7f 	bl	8003386 <HAL_GPIO_TogglePin>
  /* Set Wind_Speed_Digital to adc_value */
  wind_temp_digital = adc_byte_2;
 8002a88:	1d7b      	adds	r3, r7, #5
 8002a8a:	781a      	ldrb	r2, [r3, #0]
 8002a8c:	193b      	adds	r3, r7, r4
 8002a8e:	801a      	strh	r2, [r3, #0]
  uint8_t wind_temp_shift = reverse(wind_temp_digital);
 8002a90:	193b      	adds	r3, r7, r4
 8002a92:	881b      	ldrh	r3, [r3, #0]
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	0018      	movs	r0, r3
 8002a98:	f000 f832 	bl	8002b00 <reverse>
 8002a9c:	0003      	movs	r3, r0
 8002a9e:	001a      	movs	r2, r3
 8002aa0:	2313      	movs	r3, #19
 8002aa2:	18fb      	adds	r3, r7, r3
 8002aa4:	701a      	strb	r2, [r3, #0]

  /* Toggle SS1 Pin Low to select sensor */
  HAL_GPIO_TogglePin(SS1_GPIO_Port, SS1_Pin);
 8002aa6:	4b13      	ldr	r3, [pc, #76]	; (8002af4 <TIM2_IRQHandler+0x15c>)
 8002aa8:	2120      	movs	r1, #32
 8002aaa:	0018      	movs	r0, r3
 8002aac:	f000 fc6b 	bl	8003386 <HAL_GPIO_TogglePin>
  // TODO: Read from Sensor
  HAL_GPIO_TogglePin(SS1_GPIO_Port, SS1_Pin);
 8002ab0:	4b10      	ldr	r3, [pc, #64]	; (8002af4 <TIM2_IRQHandler+0x15c>)
 8002ab2:	2120      	movs	r1, #32
 8002ab4:	0018      	movs	r0, r3
 8002ab6:	f000 fc66 	bl	8003386 <HAL_GPIO_TogglePin>
  /* Toggle SS1 High to un-select sensor */

  /* Toggle SS2 Pin Low to select sensor */
  HAL_GPIO_TogglePin(SS2_GPIO_Port, SS2_Pin);
 8002aba:	4b10      	ldr	r3, [pc, #64]	; (8002afc <TIM2_IRQHandler+0x164>)
 8002abc:	2101      	movs	r1, #1
 8002abe:	0018      	movs	r0, r3
 8002ac0:	f000 fc61 	bl	8003386 <HAL_GPIO_TogglePin>
  // TODO: Read from Sensor
  HAL_GPIO_TogglePin(SS2_GPIO_Port, SS2_Pin);
 8002ac4:	4b0d      	ldr	r3, [pc, #52]	; (8002afc <TIM2_IRQHandler+0x164>)
 8002ac6:	2101      	movs	r1, #1
 8002ac8:	0018      	movs	r0, r3
 8002aca:	f000 fc5c 	bl	8003386 <HAL_GPIO_TogglePin>
  /* Toggle SS2 High to un-select sensor */

  /* Calculations Done Here */
  float wind_speed = calculate_wind_speed(wind_speed_digital, wind_temp_digital);
 8002ace:	193b      	adds	r3, r7, r4
 8002ad0:	881a      	ldrh	r2, [r3, #0]
 8002ad2:	197b      	adds	r3, r7, r5
 8002ad4:	881b      	ldrh	r3, [r3, #0]
 8002ad6:	0011      	movs	r1, r2
 8002ad8:	0018      	movs	r0, r3
 8002ada:	f000 f86d 	bl	8002bb8 <calculate_wind_speed>
 8002ade:	1c03      	adds	r3, r0, #0
 8002ae0:	60fb      	str	r3, [r7, #12]
  int t = 0;
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	60bb      	str	r3, [r7, #8]
  /* USER CODE END TIM2_IRQn 1 */
}
 8002ae6:	46c0      	nop			; (mov r8, r8)
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	b008      	add	sp, #32
 8002aec:	bdb0      	pop	{r4, r5, r7, pc}
 8002aee:	46c0      	nop			; (mov r8, r8)
 8002af0:	200000e4 	.word	0x200000e4
 8002af4:	50000800 	.word	0x50000800
 8002af8:	2000008c 	.word	0x2000008c
 8002afc:	50000400 	.word	0x50000400

08002b00 <reverse>:
/* USER CODE BEGIN 1 */
/**
 * 	@brief Function handles converting from LSB o MSB and vice versa
 */
static uint16_t reverse(uint8_t x)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	0002      	movs	r2, r0
 8002b08:	1dfb      	adds	r3, r7, #7
 8002b0a:	701a      	strb	r2, [r3, #0]
	/* Retrieved from http://www.geekviewpoint.com/java/bitwise/reverse_bits_short */
	uint8_t modX = x;
 8002b0c:	230f      	movs	r3, #15
 8002b0e:	18fb      	adds	r3, r7, r3
 8002b10:	1dfa      	adds	r2, r7, #7
 8002b12:	7812      	ldrb	r2, [r2, #0]
 8002b14:	701a      	strb	r2, [r3, #0]
	uint8_t y = 0;
 8002b16:	230e      	movs	r3, #14
 8002b18:	18fb      	adds	r3, r7, r3
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	701a      	strb	r2, [r3, #0]
	int position = 7;
 8002b1e:	2307      	movs	r3, #7
 8002b20:	60bb      	str	r3, [r7, #8]
	for(; position >= 0; position--){
 8002b22:	e016      	b.n	8002b52 <reverse+0x52>
		y += ((modX&1) << position);
 8002b24:	200f      	movs	r0, #15
 8002b26:	183b      	adds	r3, r7, r0
 8002b28:	781b      	ldrb	r3, [r3, #0]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	401a      	ands	r2, r3
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	409a      	lsls	r2, r3
 8002b32:	0013      	movs	r3, r2
 8002b34:	b2d9      	uxtb	r1, r3
 8002b36:	220e      	movs	r2, #14
 8002b38:	18bb      	adds	r3, r7, r2
 8002b3a:	18ba      	adds	r2, r7, r2
 8002b3c:	7812      	ldrb	r2, [r2, #0]
 8002b3e:	188a      	adds	r2, r1, r2
 8002b40:	701a      	strb	r2, [r3, #0]
		modX >>= 1;
 8002b42:	183b      	adds	r3, r7, r0
 8002b44:	183a      	adds	r2, r7, r0
 8002b46:	7812      	ldrb	r2, [r2, #0]
 8002b48:	0852      	lsrs	r2, r2, #1
 8002b4a:	701a      	strb	r2, [r3, #0]
	for(; position >= 0; position--){
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	3b01      	subs	r3, #1
 8002b50:	60bb      	str	r3, [r7, #8]
 8002b52:	68bb      	ldr	r3, [r7, #8]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	dae5      	bge.n	8002b24 <reverse+0x24>
	}
	return (uint16_t) y << 1;
 8002b58:	230e      	movs	r3, #14
 8002b5a:	18fb      	adds	r3, r7, r3
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	18db      	adds	r3, r3, r3
 8002b62:	b29b      	uxth	r3, r3
}
 8002b64:	0018      	movs	r0, r3
 8002b66:	46bd      	mov	sp, r7
 8002b68:	b004      	add	sp, #16
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <adc_to_voltage>:
/**
 * 	@brief Function handles converting adc value to a voltage.
 * 	Call reverse_and_shift_adc_value before hand.
 */
static float adc_to_voltage(uint16_t adc_value)
{
 8002b6c:	b590      	push	{r4, r7, lr}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	0002      	movs	r2, r0
 8002b74:	1dbb      	adds	r3, r7, #6
 8002b76:	801a      	strh	r2, [r3, #0]
	return 5.0 * adc_value / 1024;;
 8002b78:	1dbb      	adds	r3, r7, #6
 8002b7a:	881b      	ldrh	r3, [r3, #0]
 8002b7c:	0018      	movs	r0, r3
 8002b7e:	f7ff fb4d 	bl	800221c <__aeabi_i2d>
 8002b82:	2200      	movs	r2, #0
 8002b84:	4b0a      	ldr	r3, [pc, #40]	; (8002bb0 <adc_to_voltage+0x44>)
 8002b86:	f7fe fd73 	bl	8001670 <__aeabi_dmul>
 8002b8a:	0003      	movs	r3, r0
 8002b8c:	000c      	movs	r4, r1
 8002b8e:	0018      	movs	r0, r3
 8002b90:	0021      	movs	r1, r4
 8002b92:	2200      	movs	r2, #0
 8002b94:	4b07      	ldr	r3, [pc, #28]	; (8002bb4 <adc_to_voltage+0x48>)
 8002b96:	f7fe f961 	bl	8000e5c <__aeabi_ddiv>
 8002b9a:	0003      	movs	r3, r0
 8002b9c:	000c      	movs	r4, r1
 8002b9e:	0018      	movs	r0, r3
 8002ba0:	0021      	movs	r1, r4
 8002ba2:	f7ff fbc7 	bl	8002334 <__aeabi_d2f>
 8002ba6:	1c03      	adds	r3, r0, #0
}
 8002ba8:	1c18      	adds	r0, r3, #0
 8002baa:	46bd      	mov	sp, r7
 8002bac:	b003      	add	sp, #12
 8002bae:	bd90      	pop	{r4, r7, pc}
 8002bb0:	40140000 	.word	0x40140000
 8002bb4:	40900000 	.word	0x40900000

08002bb8 <calculate_wind_speed>:
 *	TODO: Wait 40 seconds until we do the first measurement to let the wind sensor stabilize
 *	TODO: Use the Bosch sensor for ambiant temperature instead of the onboard Modern Device Sensor
 * 	https://moderndevice.com/uncategorized/calibrating-rev-p-wind-sensor-new-regression/?preview=true
 */
static float calculate_wind_speed(uint16_t wind_speed_adc, uint16_t wind_temp_adc)
{
 8002bb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002bba:	b087      	sub	sp, #28
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	0002      	movs	r2, r0
 8002bc0:	1dbb      	adds	r3, r7, #6
 8002bc2:	801a      	strh	r2, [r3, #0]
 8002bc4:	1d3b      	adds	r3, r7, #4
 8002bc6:	1c0a      	adds	r2, r1, #0
 8002bc8:	801a      	strh	r2, [r3, #0]
	// Format ADC values
	wind_speed_adc = reverse(wind_speed_adc);
 8002bca:	1dbb      	adds	r3, r7, #6
 8002bcc:	881b      	ldrh	r3, [r3, #0]
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	1dbc      	adds	r4, r7, #6
 8002bd2:	0018      	movs	r0, r3
 8002bd4:	f7ff ff94 	bl	8002b00 <reverse>
 8002bd8:	0003      	movs	r3, r0
 8002bda:	8023      	strh	r3, [r4, #0]
	wind_temp_adc = reverse(wind_temp_adc);
 8002bdc:	1d3b      	adds	r3, r7, #4
 8002bde:	881b      	ldrh	r3, [r3, #0]
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	1d3c      	adds	r4, r7, #4
 8002be4:	0018      	movs	r0, r3
 8002be6:	f7ff ff8b 	bl	8002b00 <reverse>
 8002bea:	0003      	movs	r3, r0
 8002bec:	8023      	strh	r3, [r4, #0]

	// Calculate Vin from ADC
	float wind_speed_vout = adc_to_voltage(wind_speed_adc);
 8002bee:	1dbb      	adds	r3, r7, #6
 8002bf0:	881b      	ldrh	r3, [r3, #0]
 8002bf2:	0018      	movs	r0, r3
 8002bf4:	f7ff ffba 	bl	8002b6c <adc_to_voltage>
 8002bf8:	1c03      	adds	r3, r0, #0
 8002bfa:	617b      	str	r3, [r7, #20]
	float wind_temp_vout = adc_to_voltage(wind_temp_adc);
 8002bfc:	1d3b      	adds	r3, r7, #4
 8002bfe:	881b      	ldrh	r3, [r3, #0]
 8002c00:	0018      	movs	r0, r3
 8002c02:	f7ff ffb3 	bl	8002b6c <adc_to_voltage>
 8002c06:	1c03      	adds	r3, r0, #0
 8002c08:	613b      	str	r3, [r7, #16]

	// Zero Voltage not set, set here
	if (zero_voltage == -1) {
 8002c0a:	4b38      	ldr	r3, [pc, #224]	; (8002cec <calculate_wind_speed+0x134>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4938      	ldr	r1, [pc, #224]	; (8002cf0 <calculate_wind_speed+0x138>)
 8002c10:	1c18      	adds	r0, r3, #0
 8002c12:	f7fd fb4f 	bl	80002b4 <__aeabi_fcmpeq>
 8002c16:	1e03      	subs	r3, r0, #0
 8002c18:	d002      	beq.n	8002c20 <calculate_wind_speed+0x68>
		zero_voltage = wind_speed_vout;
 8002c1a:	4b34      	ldr	r3, [pc, #208]	; (8002cec <calculate_wind_speed+0x134>)
 8002c1c:	697a      	ldr	r2, [r7, #20]
 8002c1e:	601a      	str	r2, [r3, #0]
	}

	// Calculate Ambient Temperature
	float TempAmb = (wind_temp_vout - 0.400) / 0.0195;
 8002c20:	6938      	ldr	r0, [r7, #16]
 8002c22:	f7ff fb35 	bl	8002290 <__aeabi_f2d>
 8002c26:	4a33      	ldr	r2, [pc, #204]	; (8002cf4 <calculate_wind_speed+0x13c>)
 8002c28:	4b33      	ldr	r3, [pc, #204]	; (8002cf8 <calculate_wind_speed+0x140>)
 8002c2a:	f7fe ff93 	bl	8001b54 <__aeabi_dsub>
 8002c2e:	0003      	movs	r3, r0
 8002c30:	000c      	movs	r4, r1
 8002c32:	0018      	movs	r0, r3
 8002c34:	0021      	movs	r1, r4
 8002c36:	4a31      	ldr	r2, [pc, #196]	; (8002cfc <calculate_wind_speed+0x144>)
 8002c38:	4b31      	ldr	r3, [pc, #196]	; (8002d00 <calculate_wind_speed+0x148>)
 8002c3a:	f7fe f90f 	bl	8000e5c <__aeabi_ddiv>
 8002c3e:	0003      	movs	r3, r0
 8002c40:	000c      	movs	r4, r1
 8002c42:	0018      	movs	r0, r3
 8002c44:	0021      	movs	r1, r4
 8002c46:	f7ff fb75 	bl	8002334 <__aeabi_d2f>
 8002c4a:	1c03      	adds	r3, r0, #0
 8002c4c:	60fb      	str	r3, [r7, #12]

	// Calculate the Wind Speed in MPH
	float wind_speed = (wind_speed_vout - zero_voltage) / (3.038517 * pow(TempAmb, 0.115157));
 8002c4e:	4b27      	ldr	r3, [pc, #156]	; (8002cec <calculate_wind_speed+0x134>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	1c19      	adds	r1, r3, #0
 8002c54:	6978      	ldr	r0, [r7, #20]
 8002c56:	f7fd fc21 	bl	800049c <__aeabi_fsub>
 8002c5a:	1c03      	adds	r3, r0, #0
 8002c5c:	1c18      	adds	r0, r3, #0
 8002c5e:	f7ff fb17 	bl	8002290 <__aeabi_f2d>
 8002c62:	0005      	movs	r5, r0
 8002c64:	000e      	movs	r6, r1
 8002c66:	68f8      	ldr	r0, [r7, #12]
 8002c68:	f7ff fb12 	bl	8002290 <__aeabi_f2d>
 8002c6c:	4b25      	ldr	r3, [pc, #148]	; (8002d04 <calculate_wind_speed+0x14c>)
 8002c6e:	4c26      	ldr	r4, [pc, #152]	; (8002d08 <calculate_wind_speed+0x150>)
 8002c70:	001a      	movs	r2, r3
 8002c72:	0023      	movs	r3, r4
 8002c74:	f002 fb16 	bl	80052a4 <pow>
 8002c78:	4a24      	ldr	r2, [pc, #144]	; (8002d0c <calculate_wind_speed+0x154>)
 8002c7a:	4b25      	ldr	r3, [pc, #148]	; (8002d10 <calculate_wind_speed+0x158>)
 8002c7c:	f7fe fcf8 	bl	8001670 <__aeabi_dmul>
 8002c80:	0003      	movs	r3, r0
 8002c82:	000c      	movs	r4, r1
 8002c84:	001a      	movs	r2, r3
 8002c86:	0023      	movs	r3, r4
 8002c88:	0028      	movs	r0, r5
 8002c8a:	0031      	movs	r1, r6
 8002c8c:	f7fe f8e6 	bl	8000e5c <__aeabi_ddiv>
 8002c90:	0003      	movs	r3, r0
 8002c92:	000c      	movs	r4, r1
 8002c94:	0018      	movs	r0, r3
 8002c96:	0021      	movs	r1, r4
 8002c98:	f7ff fb4c 	bl	8002334 <__aeabi_d2f>
 8002c9c:	1c03      	adds	r3, r0, #0
 8002c9e:	60bb      	str	r3, [r7, #8]
	wind_speed /= 0.087288;
 8002ca0:	68b8      	ldr	r0, [r7, #8]
 8002ca2:	f7ff faf5 	bl	8002290 <__aeabi_f2d>
 8002ca6:	4a1b      	ldr	r2, [pc, #108]	; (8002d14 <calculate_wind_speed+0x15c>)
 8002ca8:	4b1b      	ldr	r3, [pc, #108]	; (8002d18 <calculate_wind_speed+0x160>)
 8002caa:	f7fe f8d7 	bl	8000e5c <__aeabi_ddiv>
 8002cae:	0003      	movs	r3, r0
 8002cb0:	000c      	movs	r4, r1
 8002cb2:	0018      	movs	r0, r3
 8002cb4:	0021      	movs	r1, r4
 8002cb6:	f7ff fb3d 	bl	8002334 <__aeabi_d2f>
 8002cba:	1c03      	adds	r3, r0, #0
 8002cbc:	60bb      	str	r3, [r7, #8]
	wind_speed = pow(wind_speed, 3.009364);
 8002cbe:	68b8      	ldr	r0, [r7, #8]
 8002cc0:	f7ff fae6 	bl	8002290 <__aeabi_f2d>
 8002cc4:	4b15      	ldr	r3, [pc, #84]	; (8002d1c <calculate_wind_speed+0x164>)
 8002cc6:	4c16      	ldr	r4, [pc, #88]	; (8002d20 <calculate_wind_speed+0x168>)
 8002cc8:	001a      	movs	r2, r3
 8002cca:	0023      	movs	r3, r4
 8002ccc:	f002 faea 	bl	80052a4 <pow>
 8002cd0:	0003      	movs	r3, r0
 8002cd2:	000c      	movs	r4, r1
 8002cd4:	0018      	movs	r0, r3
 8002cd6:	0021      	movs	r1, r4
 8002cd8:	f7ff fb2c 	bl	8002334 <__aeabi_d2f>
 8002cdc:	1c03      	adds	r3, r0, #0
 8002cde:	60bb      	str	r3, [r7, #8]
	return wind_speed;
 8002ce0:	68bb      	ldr	r3, [r7, #8]
}
 8002ce2:	1c18      	adds	r0, r3, #0
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	b007      	add	sp, #28
 8002ce8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cea:	46c0      	nop			; (mov r8, r8)
 8002cec:	20000000 	.word	0x20000000
 8002cf0:	bf800000 	.word	0xbf800000
 8002cf4:	9999999a 	.word	0x9999999a
 8002cf8:	3fd99999 	.word	0x3fd99999
 8002cfc:	d916872b 	.word	0xd916872b
 8002d00:	3f93f7ce 	.word	0x3f93f7ce
 8002d04:	dce7cd03 	.word	0xdce7cd03
 8002d08:	3fbd7aed 	.word	0x3fbd7aed
 8002d0c:	003ab863 	.word	0x003ab863
 8002d10:	40084ee2 	.word	0x40084ee2
 8002d14:	a1554fbe 	.word	0xa1554fbe
 8002d18:	3fb65881 	.word	0x3fb65881
 8002d1c:	6ece13f5 	.word	0x6ece13f5
 8002d20:	4008132d 	.word	0x4008132d

08002d24 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8002d28:	4b17      	ldr	r3, [pc, #92]	; (8002d88 <SystemInit+0x64>)
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	4b16      	ldr	r3, [pc, #88]	; (8002d88 <SystemInit+0x64>)
 8002d2e:	2180      	movs	r1, #128	; 0x80
 8002d30:	0049      	lsls	r1, r1, #1
 8002d32:	430a      	orrs	r2, r1
 8002d34:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8002d36:	4b14      	ldr	r3, [pc, #80]	; (8002d88 <SystemInit+0x64>)
 8002d38:	68da      	ldr	r2, [r3, #12]
 8002d3a:	4b13      	ldr	r3, [pc, #76]	; (8002d88 <SystemInit+0x64>)
 8002d3c:	4913      	ldr	r1, [pc, #76]	; (8002d8c <SystemInit+0x68>)
 8002d3e:	400a      	ands	r2, r1
 8002d40:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8002d42:	4b11      	ldr	r3, [pc, #68]	; (8002d88 <SystemInit+0x64>)
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	4b10      	ldr	r3, [pc, #64]	; (8002d88 <SystemInit+0x64>)
 8002d48:	4911      	ldr	r1, [pc, #68]	; (8002d90 <SystemInit+0x6c>)
 8002d4a:	400a      	ands	r2, r1
 8002d4c:	601a      	str	r2, [r3, #0]

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8002d4e:	4b0e      	ldr	r3, [pc, #56]	; (8002d88 <SystemInit+0x64>)
 8002d50:	689a      	ldr	r2, [r3, #8]
 8002d52:	4b0d      	ldr	r3, [pc, #52]	; (8002d88 <SystemInit+0x64>)
 8002d54:	2101      	movs	r1, #1
 8002d56:	438a      	bics	r2, r1
 8002d58:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8002d5a:	4b0b      	ldr	r3, [pc, #44]	; (8002d88 <SystemInit+0x64>)
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	4b0a      	ldr	r3, [pc, #40]	; (8002d88 <SystemInit+0x64>)
 8002d60:	490c      	ldr	r1, [pc, #48]	; (8002d94 <SystemInit+0x70>)
 8002d62:	400a      	ands	r2, r1
 8002d64:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8002d66:	4b08      	ldr	r3, [pc, #32]	; (8002d88 <SystemInit+0x64>)
 8002d68:	68da      	ldr	r2, [r3, #12]
 8002d6a:	4b07      	ldr	r3, [pc, #28]	; (8002d88 <SystemInit+0x64>)
 8002d6c:	490a      	ldr	r1, [pc, #40]	; (8002d98 <SystemInit+0x74>)
 8002d6e:	400a      	ands	r2, r1
 8002d70:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8002d72:	4b05      	ldr	r3, [pc, #20]	; (8002d88 <SystemInit+0x64>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002d78:	4b08      	ldr	r3, [pc, #32]	; (8002d9c <SystemInit+0x78>)
 8002d7a:	2280      	movs	r2, #128	; 0x80
 8002d7c:	0512      	lsls	r2, r2, #20
 8002d7e:	609a      	str	r2, [r3, #8]
#endif
}
 8002d80:	46c0      	nop			; (mov r8, r8)
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}
 8002d86:	46c0      	nop			; (mov r8, r8)
 8002d88:	40021000 	.word	0x40021000
 8002d8c:	88ff400c 	.word	0x88ff400c
 8002d90:	fef6fff6 	.word	0xfef6fff6
 8002d94:	fffbffff 	.word	0xfffbffff
 8002d98:	ff02ffff 	.word	0xff02ffff
 8002d9c:	e000ed00 	.word	0xe000ed00

08002da0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8002da0:	480d      	ldr	r0, [pc, #52]	; (8002dd8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8002da2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8002da4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002da6:	e003      	b.n	8002db0 <LoopCopyDataInit>

08002da8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002da8:	4b0c      	ldr	r3, [pc, #48]	; (8002ddc <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8002daa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002dac:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002dae:	3104      	adds	r1, #4

08002db0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8002db0:	480b      	ldr	r0, [pc, #44]	; (8002de0 <LoopForever+0xa>)
  ldr  r3, =_edata
 8002db2:	4b0c      	ldr	r3, [pc, #48]	; (8002de4 <LoopForever+0xe>)
  adds  r2, r0, r1
 8002db4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002db6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002db8:	d3f6      	bcc.n	8002da8 <CopyDataInit>
  ldr  r2, =_sbss
 8002dba:	4a0b      	ldr	r2, [pc, #44]	; (8002de8 <LoopForever+0x12>)
  b  LoopFillZerobss
 8002dbc:	e002      	b.n	8002dc4 <LoopFillZerobss>

08002dbe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8002dbe:	2300      	movs	r3, #0
  str  r3, [r2]
 8002dc0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002dc2:	3204      	adds	r2, #4

08002dc4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8002dc4:	4b09      	ldr	r3, [pc, #36]	; (8002dec <LoopForever+0x16>)
  cmp  r2, r3
 8002dc6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002dc8:	d3f9      	bcc.n	8002dbe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8002dca:	f7ff ffab 	bl	8002d24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002dce:	f002 fa3d 	bl	800524c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002dd2:	f7ff fb51 	bl	8002478 <main>

08002dd6 <LoopForever>:

LoopForever:
    b LoopForever
 8002dd6:	e7fe      	b.n	8002dd6 <LoopForever>
   ldr   r0, =_estack
 8002dd8:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8002ddc:	08006430 	.word	0x08006430
  ldr  r0, =_sdata
 8002de0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002de4:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8002de8:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8002dec:	20000124 	.word	0x20000124

08002df0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002df0:	e7fe      	b.n	8002df0 <ADC1_COMP_IRQHandler>
	...

08002df4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002dfa:	1dfb      	adds	r3, r7, #7
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002e00:	4b0b      	ldr	r3, [pc, #44]	; (8002e30 <HAL_Init+0x3c>)
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	4b0a      	ldr	r3, [pc, #40]	; (8002e30 <HAL_Init+0x3c>)
 8002e06:	2140      	movs	r1, #64	; 0x40
 8002e08:	430a      	orrs	r2, r1
 8002e0a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002e0c:	2000      	movs	r0, #0
 8002e0e:	f000 f811 	bl	8002e34 <HAL_InitTick>
 8002e12:	1e03      	subs	r3, r0, #0
 8002e14:	d003      	beq.n	8002e1e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8002e16:	1dfb      	adds	r3, r7, #7
 8002e18:	2201      	movs	r2, #1
 8002e1a:	701a      	strb	r2, [r3, #0]
 8002e1c:	e001      	b.n	8002e22 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002e1e:	f7ff fd11 	bl	8002844 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002e22:	1dfb      	adds	r3, r7, #7
 8002e24:	781b      	ldrb	r3, [r3, #0]
}
 8002e26:	0018      	movs	r0, r3
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	b002      	add	sp, #8
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	46c0      	nop			; (mov r8, r8)
 8002e30:	40022000 	.word	0x40022000

08002e34 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b084      	sub	sp, #16
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002e3c:	230f      	movs	r3, #15
 8002e3e:	18fb      	adds	r3, r7, r3
 8002e40:	2200      	movs	r2, #0
 8002e42:	701a      	strb	r2, [r3, #0]

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8002e44:	4b0f      	ldr	r3, [pc, #60]	; (8002e84 <HAL_InitTick+0x50>)
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	23fa      	movs	r3, #250	; 0xfa
 8002e4a:	0099      	lsls	r1, r3, #2
 8002e4c:	0010      	movs	r0, r2
 8002e4e:	f7fd f95b 	bl	8000108 <__udivsi3>
 8002e52:	0003      	movs	r3, r0
 8002e54:	0018      	movs	r0, r3
 8002e56:	f000 f8ee 	bl	8003036 <HAL_SYSTICK_Config>
 8002e5a:	1e03      	subs	r3, r0, #0
 8002e5c:	d004      	beq.n	8002e68 <HAL_InitTick+0x34>
  {
    status = HAL_ERROR;
 8002e5e:	230f      	movs	r3, #15
 8002e60:	18fb      	adds	r3, r7, r3
 8002e62:	2201      	movs	r2, #1
 8002e64:	701a      	strb	r2, [r3, #0]
 8002e66:	e006      	b.n	8002e76 <HAL_InitTick+0x42>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8002e68:	6879      	ldr	r1, [r7, #4]
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	425b      	negs	r3, r3
 8002e6e:	2200      	movs	r2, #0
 8002e70:	0018      	movs	r0, r3
 8002e72:	f000 f8bb 	bl	8002fec <HAL_NVIC_SetPriority>
  }

  /* Return function status */
  return status;
 8002e76:	230f      	movs	r3, #15
 8002e78:	18fb      	adds	r3, r7, r3
 8002e7a:	781b      	ldrb	r3, [r3, #0]
}
 8002e7c:	0018      	movs	r0, r3
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	b004      	add	sp, #16
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	20000004 	.word	0x20000004

08002e88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
  return uwTick;
 8002e8c:	4b02      	ldr	r3, [pc, #8]	; (8002e98 <HAL_GetTick+0x10>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
}
 8002e90:	0018      	movs	r0, r3
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
 8002e96:	46c0      	nop			; (mov r8, r8)
 8002e98:	20000120 	.word	0x20000120

08002e9c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b082      	sub	sp, #8
 8002ea0:	af00      	add	r7, sp, #0
 8002ea2:	0002      	movs	r2, r0
 8002ea4:	1dfb      	adds	r3, r7, #7
 8002ea6:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8002ea8:	1dfb      	adds	r3, r7, #7
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	001a      	movs	r2, r3
 8002eae:	231f      	movs	r3, #31
 8002eb0:	401a      	ands	r2, r3
 8002eb2:	4b04      	ldr	r3, [pc, #16]	; (8002ec4 <NVIC_EnableIRQ+0x28>)
 8002eb4:	2101      	movs	r1, #1
 8002eb6:	4091      	lsls	r1, r2
 8002eb8:	000a      	movs	r2, r1
 8002eba:	601a      	str	r2, [r3, #0]
}
 8002ebc:	46c0      	nop			; (mov r8, r8)
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	b002      	add	sp, #8
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	e000e100 	.word	0xe000e100

08002ec8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ec8:	b590      	push	{r4, r7, lr}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	0002      	movs	r2, r0
 8002ed0:	6039      	str	r1, [r7, #0]
 8002ed2:	1dfb      	adds	r3, r7, #7
 8002ed4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8002ed6:	1dfb      	adds	r3, r7, #7
 8002ed8:	781b      	ldrb	r3, [r3, #0]
 8002eda:	2b7f      	cmp	r3, #127	; 0x7f
 8002edc:	d932      	bls.n	8002f44 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002ede:	4a2f      	ldr	r2, [pc, #188]	; (8002f9c <NVIC_SetPriority+0xd4>)
 8002ee0:	1dfb      	adds	r3, r7, #7
 8002ee2:	781b      	ldrb	r3, [r3, #0]
 8002ee4:	0019      	movs	r1, r3
 8002ee6:	230f      	movs	r3, #15
 8002ee8:	400b      	ands	r3, r1
 8002eea:	3b08      	subs	r3, #8
 8002eec:	089b      	lsrs	r3, r3, #2
 8002eee:	3306      	adds	r3, #6
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	18d3      	adds	r3, r2, r3
 8002ef4:	3304      	adds	r3, #4
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	1dfa      	adds	r2, r7, #7
 8002efa:	7812      	ldrb	r2, [r2, #0]
 8002efc:	0011      	movs	r1, r2
 8002efe:	2203      	movs	r2, #3
 8002f00:	400a      	ands	r2, r1
 8002f02:	00d2      	lsls	r2, r2, #3
 8002f04:	21ff      	movs	r1, #255	; 0xff
 8002f06:	4091      	lsls	r1, r2
 8002f08:	000a      	movs	r2, r1
 8002f0a:	43d2      	mvns	r2, r2
 8002f0c:	401a      	ands	r2, r3
 8002f0e:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	019b      	lsls	r3, r3, #6
 8002f14:	22ff      	movs	r2, #255	; 0xff
 8002f16:	401a      	ands	r2, r3
 8002f18:	1dfb      	adds	r3, r7, #7
 8002f1a:	781b      	ldrb	r3, [r3, #0]
 8002f1c:	0018      	movs	r0, r3
 8002f1e:	2303      	movs	r3, #3
 8002f20:	4003      	ands	r3, r0
 8002f22:	00db      	lsls	r3, r3, #3
 8002f24:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f26:	481d      	ldr	r0, [pc, #116]	; (8002f9c <NVIC_SetPriority+0xd4>)
 8002f28:	1dfb      	adds	r3, r7, #7
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	001c      	movs	r4, r3
 8002f2e:	230f      	movs	r3, #15
 8002f30:	4023      	ands	r3, r4
 8002f32:	3b08      	subs	r3, #8
 8002f34:	089b      	lsrs	r3, r3, #2
 8002f36:	430a      	orrs	r2, r1
 8002f38:	3306      	adds	r3, #6
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	18c3      	adds	r3, r0, r3
 8002f3e:	3304      	adds	r3, #4
 8002f40:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002f42:	e027      	b.n	8002f94 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f44:	4a16      	ldr	r2, [pc, #88]	; (8002fa0 <NVIC_SetPriority+0xd8>)
 8002f46:	1dfb      	adds	r3, r7, #7
 8002f48:	781b      	ldrb	r3, [r3, #0]
 8002f4a:	b25b      	sxtb	r3, r3
 8002f4c:	089b      	lsrs	r3, r3, #2
 8002f4e:	33c0      	adds	r3, #192	; 0xc0
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	589b      	ldr	r3, [r3, r2]
 8002f54:	1dfa      	adds	r2, r7, #7
 8002f56:	7812      	ldrb	r2, [r2, #0]
 8002f58:	0011      	movs	r1, r2
 8002f5a:	2203      	movs	r2, #3
 8002f5c:	400a      	ands	r2, r1
 8002f5e:	00d2      	lsls	r2, r2, #3
 8002f60:	21ff      	movs	r1, #255	; 0xff
 8002f62:	4091      	lsls	r1, r2
 8002f64:	000a      	movs	r2, r1
 8002f66:	43d2      	mvns	r2, r2
 8002f68:	401a      	ands	r2, r3
 8002f6a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	019b      	lsls	r3, r3, #6
 8002f70:	22ff      	movs	r2, #255	; 0xff
 8002f72:	401a      	ands	r2, r3
 8002f74:	1dfb      	adds	r3, r7, #7
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	0018      	movs	r0, r3
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	4003      	ands	r3, r0
 8002f7e:	00db      	lsls	r3, r3, #3
 8002f80:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002f82:	4807      	ldr	r0, [pc, #28]	; (8002fa0 <NVIC_SetPriority+0xd8>)
 8002f84:	1dfb      	adds	r3, r7, #7
 8002f86:	781b      	ldrb	r3, [r3, #0]
 8002f88:	b25b      	sxtb	r3, r3
 8002f8a:	089b      	lsrs	r3, r3, #2
 8002f8c:	430a      	orrs	r2, r1
 8002f8e:	33c0      	adds	r3, #192	; 0xc0
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	501a      	str	r2, [r3, r0]
}
 8002f94:	46c0      	nop			; (mov r8, r8)
 8002f96:	46bd      	mov	sp, r7
 8002f98:	b003      	add	sp, #12
 8002f9a:	bd90      	pop	{r4, r7, pc}
 8002f9c:	e000ed00 	.word	0xe000ed00
 8002fa0:	e000e100 	.word	0xe000e100

08002fa4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	3b01      	subs	r3, #1
 8002fb0:	4a0c      	ldr	r2, [pc, #48]	; (8002fe4 <SysTick_Config+0x40>)
 8002fb2:	4293      	cmp	r3, r2
 8002fb4:	d901      	bls.n	8002fba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	e010      	b.n	8002fdc <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002fba:	4b0b      	ldr	r3, [pc, #44]	; (8002fe8 <SysTick_Config+0x44>)
 8002fbc:	687a      	ldr	r2, [r7, #4]
 8002fbe:	3a01      	subs	r2, #1
 8002fc0:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	425b      	negs	r3, r3
 8002fc6:	2103      	movs	r1, #3
 8002fc8:	0018      	movs	r0, r3
 8002fca:	f7ff ff7d 	bl	8002ec8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002fce:	4b06      	ldr	r3, [pc, #24]	; (8002fe8 <SysTick_Config+0x44>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002fd4:	4b04      	ldr	r3, [pc, #16]	; (8002fe8 <SysTick_Config+0x44>)
 8002fd6:	2207      	movs	r2, #7
 8002fd8:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002fda:	2300      	movs	r3, #0
}
 8002fdc:	0018      	movs	r0, r3
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	b002      	add	sp, #8
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	00ffffff 	.word	0x00ffffff
 8002fe8:	e000e010 	.word	0xe000e010

08002fec <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b084      	sub	sp, #16
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	60b9      	str	r1, [r7, #8]
 8002ff4:	607a      	str	r2, [r7, #4]
 8002ff6:	210f      	movs	r1, #15
 8002ff8:	187b      	adds	r3, r7, r1
 8002ffa:	1c02      	adds	r2, r0, #0
 8002ffc:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002ffe:	68ba      	ldr	r2, [r7, #8]
 8003000:	187b      	adds	r3, r7, r1
 8003002:	781b      	ldrb	r3, [r3, #0]
 8003004:	b25b      	sxtb	r3, r3
 8003006:	0011      	movs	r1, r2
 8003008:	0018      	movs	r0, r3
 800300a:	f7ff ff5d 	bl	8002ec8 <NVIC_SetPriority>
}
 800300e:	46c0      	nop			; (mov r8, r8)
 8003010:	46bd      	mov	sp, r7
 8003012:	b004      	add	sp, #16
 8003014:	bd80      	pop	{r7, pc}

08003016 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b082      	sub	sp, #8
 800301a:	af00      	add	r7, sp, #0
 800301c:	0002      	movs	r2, r0
 800301e:	1dfb      	adds	r3, r7, #7
 8003020:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003022:	1dfb      	adds	r3, r7, #7
 8003024:	781b      	ldrb	r3, [r3, #0]
 8003026:	b25b      	sxtb	r3, r3
 8003028:	0018      	movs	r0, r3
 800302a:	f7ff ff37 	bl	8002e9c <NVIC_EnableIRQ>
}
 800302e:	46c0      	nop			; (mov r8, r8)
 8003030:	46bd      	mov	sp, r7
 8003032:	b002      	add	sp, #8
 8003034:	bd80      	pop	{r7, pc}

08003036 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003036:	b580      	push	{r7, lr}
 8003038:	b082      	sub	sp, #8
 800303a:	af00      	add	r7, sp, #0
 800303c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	0018      	movs	r0, r3
 8003042:	f7ff ffaf 	bl	8002fa4 <SysTick_Config>
 8003046:	0003      	movs	r3, r0
}
 8003048:	0018      	movs	r0, r3
 800304a:	46bd      	mov	sp, r7
 800304c:	b002      	add	sp, #8
 800304e:	bd80      	pop	{r7, pc}

08003050 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b086      	sub	sp, #24
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800305a:	2300      	movs	r3, #0
 800305c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800305e:	2300      	movs	r3, #0
 8003060:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8003062:	2300      	movs	r3, #0
 8003064:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8003066:	e155      	b.n	8003314 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	2101      	movs	r1, #1
 800306e:	697a      	ldr	r2, [r7, #20]
 8003070:	4091      	lsls	r1, r2
 8003072:	000a      	movs	r2, r1
 8003074:	4013      	ands	r3, r2
 8003076:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d100      	bne.n	8003080 <HAL_GPIO_Init+0x30>
 800307e:	e146      	b.n	800330e <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	2b02      	cmp	r3, #2
 8003086:	d003      	beq.n	8003090 <HAL_GPIO_Init+0x40>
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	2b12      	cmp	r3, #18
 800308e:	d123      	bne.n	80030d8 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3U];
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	08da      	lsrs	r2, r3, #3
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	3208      	adds	r2, #8
 8003098:	0092      	lsls	r2, r2, #2
 800309a:	58d3      	ldr	r3, [r2, r3]
 800309c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	2207      	movs	r2, #7
 80030a2:	4013      	ands	r3, r2
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	220f      	movs	r2, #15
 80030a8:	409a      	lsls	r2, r3
 80030aa:	0013      	movs	r3, r2
 80030ac:	43da      	mvns	r2, r3
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	4013      	ands	r3, r2
 80030b2:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	691a      	ldr	r2, [r3, #16]
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	2107      	movs	r1, #7
 80030bc:	400b      	ands	r3, r1
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	409a      	lsls	r2, r3
 80030c2:	0013      	movs	r3, r2
 80030c4:	693a      	ldr	r2, [r7, #16]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	08da      	lsrs	r2, r3, #3
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	3208      	adds	r2, #8
 80030d2:	0092      	lsls	r2, r2, #2
 80030d4:	6939      	ldr	r1, [r7, #16]
 80030d6:	50d1      	str	r1, [r2, r3]
      } 

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d00b      	beq.n	80030f8 <HAL_GPIO_Init+0xa8>
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	2b02      	cmp	r3, #2
 80030e6:	d007      	beq.n	80030f8 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80030ec:	2b11      	cmp	r3, #17
 80030ee:	d003      	beq.n	80030f8 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	685b      	ldr	r3, [r3, #4]
 80030f4:	2b12      	cmp	r3, #18
 80030f6:	d130      	bne.n	800315a <HAL_GPIO_Init+0x10a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	689b      	ldr	r3, [r3, #8]
 80030fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	005b      	lsls	r3, r3, #1
 8003102:	2203      	movs	r2, #3
 8003104:	409a      	lsls	r2, r3
 8003106:	0013      	movs	r3, r2
 8003108:	43da      	mvns	r2, r3
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	4013      	ands	r3, r2
 800310e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	68da      	ldr	r2, [r3, #12]
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	005b      	lsls	r3, r3, #1
 8003118:	409a      	lsls	r2, r3
 800311a:	0013      	movs	r3, r2
 800311c:	693a      	ldr	r2, [r7, #16]
 800311e:	4313      	orrs	r3, r2
 8003120:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	693a      	ldr	r2, [r7, #16]
 8003126:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp= GPIOx->OTYPER;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800312e:	2201      	movs	r2, #1
 8003130:	697b      	ldr	r3, [r7, #20]
 8003132:	409a      	lsls	r2, r3
 8003134:	0013      	movs	r3, r2
 8003136:	43da      	mvns	r2, r3
 8003138:	693b      	ldr	r3, [r7, #16]
 800313a:	4013      	ands	r3, r2
 800313c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	685b      	ldr	r3, [r3, #4]
 8003142:	091b      	lsrs	r3, r3, #4
 8003144:	2201      	movs	r2, #1
 8003146:	401a      	ands	r2, r3
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	409a      	lsls	r2, r3
 800314c:	0013      	movs	r3, r2
 800314e:	693a      	ldr	r2, [r7, #16]
 8003150:	4313      	orrs	r3, r2
 8003152:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	605a      	str	r2, [r3, #4]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	005b      	lsls	r3, r3, #1
 8003164:	2203      	movs	r2, #3
 8003166:	409a      	lsls	r2, r3
 8003168:	0013      	movs	r3, r2
 800316a:	43da      	mvns	r2, r3
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	4013      	ands	r3, r2
 8003170:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	685b      	ldr	r3, [r3, #4]
 8003176:	2203      	movs	r2, #3
 8003178:	401a      	ands	r2, r3
 800317a:	697b      	ldr	r3, [r7, #20]
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	409a      	lsls	r2, r3
 8003180:	0013      	movs	r3, r2
 8003182:	693a      	ldr	r2, [r7, #16]
 8003184:	4313      	orrs	r3, r2
 8003186:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	693a      	ldr	r2, [r7, #16]
 800318c:	601a      	str	r2, [r3, #0]

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	005b      	lsls	r3, r3, #1
 8003198:	2203      	movs	r2, #3
 800319a:	409a      	lsls	r2, r3
 800319c:	0013      	movs	r3, r2
 800319e:	43da      	mvns	r2, r3
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	4013      	ands	r3, r2
 80031a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	689a      	ldr	r2, [r3, #8]
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	005b      	lsls	r3, r3, #1
 80031ae:	409a      	lsls	r2, r3
 80031b0:	0013      	movs	r3, r2
 80031b2:	693a      	ldr	r2, [r7, #16]
 80031b4:	4313      	orrs	r3, r2
 80031b6:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	693a      	ldr	r2, [r7, #16]
 80031bc:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	685a      	ldr	r2, [r3, #4]
 80031c2:	2380      	movs	r3, #128	; 0x80
 80031c4:	055b      	lsls	r3, r3, #21
 80031c6:	4013      	ands	r3, r2
 80031c8:	d100      	bne.n	80031cc <HAL_GPIO_Init+0x17c>
 80031ca:	e0a0      	b.n	800330e <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031cc:	4b57      	ldr	r3, [pc, #348]	; (800332c <HAL_GPIO_Init+0x2dc>)
 80031ce:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031d0:	4b56      	ldr	r3, [pc, #344]	; (800332c <HAL_GPIO_Init+0x2dc>)
 80031d2:	2101      	movs	r1, #1
 80031d4:	430a      	orrs	r2, r1
 80031d6:	635a      	str	r2, [r3, #52]	; 0x34
        
        temp = SYSCFG->EXTICR[position >> 2U];
 80031d8:	4a55      	ldr	r2, [pc, #340]	; (8003330 <HAL_GPIO_Init+0x2e0>)
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	089b      	lsrs	r3, r3, #2
 80031de:	3302      	adds	r3, #2
 80031e0:	009b      	lsls	r3, r3, #2
 80031e2:	589b      	ldr	r3, [r3, r2]
 80031e4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	2203      	movs	r2, #3
 80031ea:	4013      	ands	r3, r2
 80031ec:	009b      	lsls	r3, r3, #2
 80031ee:	220f      	movs	r2, #15
 80031f0:	409a      	lsls	r2, r3
 80031f2:	0013      	movs	r3, r2
 80031f4:	43da      	mvns	r2, r3
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	4013      	ands	r3, r2
 80031fa:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80031fc:	687a      	ldr	r2, [r7, #4]
 80031fe:	23a0      	movs	r3, #160	; 0xa0
 8003200:	05db      	lsls	r3, r3, #23
 8003202:	429a      	cmp	r2, r3
 8003204:	d01f      	beq.n	8003246 <HAL_GPIO_Init+0x1f6>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4a4a      	ldr	r2, [pc, #296]	; (8003334 <HAL_GPIO_Init+0x2e4>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d019      	beq.n	8003242 <HAL_GPIO_Init+0x1f2>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4a49      	ldr	r2, [pc, #292]	; (8003338 <HAL_GPIO_Init+0x2e8>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d013      	beq.n	800323e <HAL_GPIO_Init+0x1ee>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a48      	ldr	r2, [pc, #288]	; (800333c <HAL_GPIO_Init+0x2ec>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d00d      	beq.n	800323a <HAL_GPIO_Init+0x1ea>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4a47      	ldr	r2, [pc, #284]	; (8003340 <HAL_GPIO_Init+0x2f0>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d007      	beq.n	8003236 <HAL_GPIO_Init+0x1e6>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a46      	ldr	r2, [pc, #280]	; (8003344 <HAL_GPIO_Init+0x2f4>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d101      	bne.n	8003232 <HAL_GPIO_Init+0x1e2>
 800322e:	2305      	movs	r3, #5
 8003230:	e00a      	b.n	8003248 <HAL_GPIO_Init+0x1f8>
 8003232:	2306      	movs	r3, #6
 8003234:	e008      	b.n	8003248 <HAL_GPIO_Init+0x1f8>
 8003236:	2304      	movs	r3, #4
 8003238:	e006      	b.n	8003248 <HAL_GPIO_Init+0x1f8>
 800323a:	2303      	movs	r3, #3
 800323c:	e004      	b.n	8003248 <HAL_GPIO_Init+0x1f8>
 800323e:	2302      	movs	r3, #2
 8003240:	e002      	b.n	8003248 <HAL_GPIO_Init+0x1f8>
 8003242:	2301      	movs	r3, #1
 8003244:	e000      	b.n	8003248 <HAL_GPIO_Init+0x1f8>
 8003246:	2300      	movs	r3, #0
 8003248:	697a      	ldr	r2, [r7, #20]
 800324a:	2103      	movs	r1, #3
 800324c:	400a      	ands	r2, r1
 800324e:	0092      	lsls	r2, r2, #2
 8003250:	4093      	lsls	r3, r2
 8003252:	693a      	ldr	r2, [r7, #16]
 8003254:	4313      	orrs	r3, r2
 8003256:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003258:	4935      	ldr	r1, [pc, #212]	; (8003330 <HAL_GPIO_Init+0x2e0>)
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	089b      	lsrs	r3, r3, #2
 800325e:	3302      	adds	r3, #2
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	693a      	ldr	r2, [r7, #16]
 8003264:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003266:	4b38      	ldr	r3, [pc, #224]	; (8003348 <HAL_GPIO_Init+0x2f8>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	43da      	mvns	r2, r3
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	4013      	ands	r3, r2
 8003274:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	685a      	ldr	r2, [r3, #4]
 800327a:	2380      	movs	r3, #128	; 0x80
 800327c:	025b      	lsls	r3, r3, #9
 800327e:	4013      	ands	r3, r2
 8003280:	d003      	beq.n	800328a <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 8003282:	693a      	ldr	r2, [r7, #16]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	4313      	orrs	r3, r2
 8003288:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800328a:	4b2f      	ldr	r3, [pc, #188]	; (8003348 <HAL_GPIO_Init+0x2f8>)
 800328c:	693a      	ldr	r2, [r7, #16]
 800328e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8003290:	4b2d      	ldr	r3, [pc, #180]	; (8003348 <HAL_GPIO_Init+0x2f8>)
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	43da      	mvns	r2, r3
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	4013      	ands	r3, r2
 800329e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	685a      	ldr	r2, [r3, #4]
 80032a4:	2380      	movs	r3, #128	; 0x80
 80032a6:	029b      	lsls	r3, r3, #10
 80032a8:	4013      	ands	r3, r2
 80032aa:	d003      	beq.n	80032b4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80032ac:	693a      	ldr	r2, [r7, #16]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80032b4:	4b24      	ldr	r3, [pc, #144]	; (8003348 <HAL_GPIO_Init+0x2f8>)
 80032b6:	693a      	ldr	r2, [r7, #16]
 80032b8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032ba:	4b23      	ldr	r3, [pc, #140]	; (8003348 <HAL_GPIO_Init+0x2f8>)
 80032bc:	689b      	ldr	r3, [r3, #8]
 80032be:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	43da      	mvns	r2, r3
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	4013      	ands	r3, r2
 80032c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	685a      	ldr	r2, [r3, #4]
 80032ce:	2380      	movs	r3, #128	; 0x80
 80032d0:	035b      	lsls	r3, r3, #13
 80032d2:	4013      	ands	r3, r2
 80032d4:	d003      	beq.n	80032de <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80032d6:	693a      	ldr	r2, [r7, #16]
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	4313      	orrs	r3, r2
 80032dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80032de:	4b1a      	ldr	r3, [pc, #104]	; (8003348 <HAL_GPIO_Init+0x2f8>)
 80032e0:	693a      	ldr	r2, [r7, #16]
 80032e2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80032e4:	4b18      	ldr	r3, [pc, #96]	; (8003348 <HAL_GPIO_Init+0x2f8>)
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	43da      	mvns	r2, r3
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	4013      	ands	r3, r2
 80032f2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	685a      	ldr	r2, [r3, #4]
 80032f8:	2380      	movs	r3, #128	; 0x80
 80032fa:	039b      	lsls	r3, r3, #14
 80032fc:	4013      	ands	r3, r2
 80032fe:	d003      	beq.n	8003308 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8003300:	693a      	ldr	r2, [r7, #16]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	4313      	orrs	r3, r2
 8003306:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003308:	4b0f      	ldr	r3, [pc, #60]	; (8003348 <HAL_GPIO_Init+0x2f8>)
 800330a:	693a      	ldr	r2, [r7, #16]
 800330c:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	3301      	adds	r3, #1
 8003312:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	681a      	ldr	r2, [r3, #0]
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	40da      	lsrs	r2, r3
 800331c:	1e13      	subs	r3, r2, #0
 800331e:	d000      	beq.n	8003322 <HAL_GPIO_Init+0x2d2>
 8003320:	e6a2      	b.n	8003068 <HAL_GPIO_Init+0x18>
  }
}
 8003322:	46c0      	nop			; (mov r8, r8)
 8003324:	46bd      	mov	sp, r7
 8003326:	b006      	add	sp, #24
 8003328:	bd80      	pop	{r7, pc}
 800332a:	46c0      	nop			; (mov r8, r8)
 800332c:	40021000 	.word	0x40021000
 8003330:	40010000 	.word	0x40010000
 8003334:	50000400 	.word	0x50000400
 8003338:	50000800 	.word	0x50000800
 800333c:	50000c00 	.word	0x50000c00
 8003340:	50001000 	.word	0x50001000
 8003344:	50001c00 	.word	0x50001c00
 8003348:	40010400 	.word	0x40010400

0800334c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b082      	sub	sp, #8
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
 8003354:	0008      	movs	r0, r1
 8003356:	0011      	movs	r1, r2
 8003358:	1cbb      	adds	r3, r7, #2
 800335a:	1c02      	adds	r2, r0, #0
 800335c:	801a      	strh	r2, [r3, #0]
 800335e:	1c7b      	adds	r3, r7, #1
 8003360:	1c0a      	adds	r2, r1, #0
 8003362:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 8003364:	1c7b      	adds	r3, r7, #1
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	2b00      	cmp	r3, #0
 800336a:	d004      	beq.n	8003376 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800336c:	1cbb      	adds	r3, r7, #2
 800336e:	881a      	ldrh	r2, [r3, #0]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8003374:	e003      	b.n	800337e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8003376:	1cbb      	adds	r3, r7, #2
 8003378:	881a      	ldrh	r2, [r3, #0]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800337e:	46c0      	nop			; (mov r8, r8)
 8003380:	46bd      	mov	sp, r7
 8003382:	b002      	add	sp, #8
 8003384:	bd80      	pop	{r7, pc}

08003386 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b082      	sub	sp, #8
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
 800338e:	000a      	movs	r2, r1
 8003390:	1cbb      	adds	r3, r7, #2
 8003392:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	695a      	ldr	r2, [r3, #20]
 8003398:	1cbb      	adds	r3, r7, #2
 800339a:	881b      	ldrh	r3, [r3, #0]
 800339c:	405a      	eors	r2, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	615a      	str	r2, [r3, #20]
}
 80033a2:	46c0      	nop			; (mov r8, r8)
 80033a4:	46bd      	mov	sp, r7
 80033a6:	b002      	add	sp, #8
 80033a8:	bd80      	pop	{r7, pc}
	...

080033ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033ac:	b5b0      	push	{r4, r5, r7, lr}
 80033ae:	b08a      	sub	sp, #40	; 0x28
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d102      	bne.n	80033c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	f000 fbbc 	bl	8003b38 <HAL_RCC_OscConfig+0x78c>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033c0:	4bc8      	ldr	r3, [pc, #800]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	220c      	movs	r2, #12
 80033c6:	4013      	ands	r3, r2
 80033c8:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033ca:	4bc6      	ldr	r3, [pc, #792]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 80033cc:	68da      	ldr	r2, [r3, #12]
 80033ce:	2380      	movs	r3, #128	; 0x80
 80033d0:	025b      	lsls	r3, r3, #9
 80033d2:	4013      	ands	r3, r2
 80033d4:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	2201      	movs	r2, #1
 80033dc:	4013      	ands	r3, r2
 80033de:	d100      	bne.n	80033e2 <HAL_RCC_OscConfig+0x36>
 80033e0:	e07e      	b.n	80034e0 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	2b08      	cmp	r3, #8
 80033e6:	d007      	beq.n	80033f8 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80033e8:	69fb      	ldr	r3, [r7, #28]
 80033ea:	2b0c      	cmp	r3, #12
 80033ec:	d112      	bne.n	8003414 <HAL_RCC_OscConfig+0x68>
 80033ee:	69ba      	ldr	r2, [r7, #24]
 80033f0:	2380      	movs	r3, #128	; 0x80
 80033f2:	025b      	lsls	r3, r3, #9
 80033f4:	429a      	cmp	r2, r3
 80033f6:	d10d      	bne.n	8003414 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033f8:	4bba      	ldr	r3, [pc, #744]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	2380      	movs	r3, #128	; 0x80
 80033fe:	029b      	lsls	r3, r3, #10
 8003400:	4013      	ands	r3, r2
 8003402:	d100      	bne.n	8003406 <HAL_RCC_OscConfig+0x5a>
 8003404:	e06b      	b.n	80034de <HAL_RCC_OscConfig+0x132>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	685b      	ldr	r3, [r3, #4]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d167      	bne.n	80034de <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	f000 fb92 	bl	8003b38 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	685a      	ldr	r2, [r3, #4]
 8003418:	2380      	movs	r3, #128	; 0x80
 800341a:	025b      	lsls	r3, r3, #9
 800341c:	429a      	cmp	r2, r3
 800341e:	d107      	bne.n	8003430 <HAL_RCC_OscConfig+0x84>
 8003420:	4bb0      	ldr	r3, [pc, #704]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	4baf      	ldr	r3, [pc, #700]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 8003426:	2180      	movs	r1, #128	; 0x80
 8003428:	0249      	lsls	r1, r1, #9
 800342a:	430a      	orrs	r2, r1
 800342c:	601a      	str	r2, [r3, #0]
 800342e:	e027      	b.n	8003480 <HAL_RCC_OscConfig+0xd4>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	23a0      	movs	r3, #160	; 0xa0
 8003436:	02db      	lsls	r3, r3, #11
 8003438:	429a      	cmp	r2, r3
 800343a:	d10e      	bne.n	800345a <HAL_RCC_OscConfig+0xae>
 800343c:	4ba9      	ldr	r3, [pc, #676]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 800343e:	681a      	ldr	r2, [r3, #0]
 8003440:	4ba8      	ldr	r3, [pc, #672]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 8003442:	2180      	movs	r1, #128	; 0x80
 8003444:	02c9      	lsls	r1, r1, #11
 8003446:	430a      	orrs	r2, r1
 8003448:	601a      	str	r2, [r3, #0]
 800344a:	4ba6      	ldr	r3, [pc, #664]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 800344c:	681a      	ldr	r2, [r3, #0]
 800344e:	4ba5      	ldr	r3, [pc, #660]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 8003450:	2180      	movs	r1, #128	; 0x80
 8003452:	0249      	lsls	r1, r1, #9
 8003454:	430a      	orrs	r2, r1
 8003456:	601a      	str	r2, [r3, #0]
 8003458:	e012      	b.n	8003480 <HAL_RCC_OscConfig+0xd4>
 800345a:	4ba2      	ldr	r3, [pc, #648]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	4ba1      	ldr	r3, [pc, #644]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 8003460:	49a1      	ldr	r1, [pc, #644]	; (80036e8 <HAL_RCC_OscConfig+0x33c>)
 8003462:	400a      	ands	r2, r1
 8003464:	601a      	str	r2, [r3, #0]
 8003466:	4b9f      	ldr	r3, [pc, #636]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 8003468:	681a      	ldr	r2, [r3, #0]
 800346a:	2380      	movs	r3, #128	; 0x80
 800346c:	025b      	lsls	r3, r3, #9
 800346e:	4013      	ands	r3, r2
 8003470:	60fb      	str	r3, [r7, #12]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	4b9b      	ldr	r3, [pc, #620]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	4b9a      	ldr	r3, [pc, #616]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 800347a:	499c      	ldr	r1, [pc, #624]	; (80036ec <HAL_RCC_OscConfig+0x340>)
 800347c:	400a      	ands	r2, r1
 800347e:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d015      	beq.n	80034b4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003488:	f7ff fcfe 	bl	8002e88 <HAL_GetTick>
 800348c:	0003      	movs	r3, r0
 800348e:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003490:	e009      	b.n	80034a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003492:	f7ff fcf9 	bl	8002e88 <HAL_GetTick>
 8003496:	0002      	movs	r2, r0
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	1ad3      	subs	r3, r2, r3
 800349c:	2b64      	cmp	r3, #100	; 0x64
 800349e:	d902      	bls.n	80034a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80034a0:	2303      	movs	r3, #3
 80034a2:	f000 fb49 	bl	8003b38 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80034a6:	4b8f      	ldr	r3, [pc, #572]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 80034a8:	681a      	ldr	r2, [r3, #0]
 80034aa:	2380      	movs	r3, #128	; 0x80
 80034ac:	029b      	lsls	r3, r3, #10
 80034ae:	4013      	ands	r3, r2
 80034b0:	d0ef      	beq.n	8003492 <HAL_RCC_OscConfig+0xe6>
 80034b2:	e015      	b.n	80034e0 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034b4:	f7ff fce8 	bl	8002e88 <HAL_GetTick>
 80034b8:	0003      	movs	r3, r0
 80034ba:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80034bc:	e008      	b.n	80034d0 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80034be:	f7ff fce3 	bl	8002e88 <HAL_GetTick>
 80034c2:	0002      	movs	r2, r0
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	1ad3      	subs	r3, r2, r3
 80034c8:	2b64      	cmp	r3, #100	; 0x64
 80034ca:	d901      	bls.n	80034d0 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	e333      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80034d0:	4b84      	ldr	r3, [pc, #528]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 80034d2:	681a      	ldr	r2, [r3, #0]
 80034d4:	2380      	movs	r3, #128	; 0x80
 80034d6:	029b      	lsls	r3, r3, #10
 80034d8:	4013      	ands	r3, r2
 80034da:	d1f0      	bne.n	80034be <HAL_RCC_OscConfig+0x112>
 80034dc:	e000      	b.n	80034e0 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034de:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	2202      	movs	r2, #2
 80034e6:	4013      	ands	r3, r2
 80034e8:	d100      	bne.n	80034ec <HAL_RCC_OscConfig+0x140>
 80034ea:	e098      	b.n	800361e <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	68db      	ldr	r3, [r3, #12]
 80034f0:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 80034f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f4:	2220      	movs	r2, #32
 80034f6:	4013      	ands	r3, r2
 80034f8:	d009      	beq.n	800350e <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 80034fa:	4b7a      	ldr	r3, [pc, #488]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 80034fc:	681a      	ldr	r2, [r3, #0]
 80034fe:	4b79      	ldr	r3, [pc, #484]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 8003500:	2120      	movs	r1, #32
 8003502:	430a      	orrs	r2, r1
 8003504:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8003506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003508:	2220      	movs	r2, #32
 800350a:	4393      	bics	r3, r2
 800350c:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	2b04      	cmp	r3, #4
 8003512:	d005      	beq.n	8003520 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	2b0c      	cmp	r3, #12
 8003518:	d13d      	bne.n	8003596 <HAL_RCC_OscConfig+0x1ea>
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d13a      	bne.n	8003596 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8003520:	4b70      	ldr	r3, [pc, #448]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2204      	movs	r2, #4
 8003526:	4013      	ands	r3, r2
 8003528:	d004      	beq.n	8003534 <HAL_RCC_OscConfig+0x188>
 800352a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800352c:	2b00      	cmp	r3, #0
 800352e:	d101      	bne.n	8003534 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	e301      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003534:	4b6b      	ldr	r3, [pc, #428]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	4a6d      	ldr	r2, [pc, #436]	; (80036f0 <HAL_RCC_OscConfig+0x344>)
 800353a:	4013      	ands	r3, r2
 800353c:	0019      	movs	r1, r3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	691b      	ldr	r3, [r3, #16]
 8003542:	021a      	lsls	r2, r3, #8
 8003544:	4b67      	ldr	r3, [pc, #412]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 8003546:	430a      	orrs	r2, r1
 8003548:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800354a:	4b66      	ldr	r3, [pc, #408]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	2209      	movs	r2, #9
 8003550:	4393      	bics	r3, r2
 8003552:	0019      	movs	r1, r3
 8003554:	4b63      	ldr	r3, [pc, #396]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 8003556:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003558:	430a      	orrs	r2, r1
 800355a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800355c:	f000 fc20 	bl	8003da0 <HAL_RCC_GetSysClockFreq>
 8003560:	0001      	movs	r1, r0
 8003562:	4b60      	ldr	r3, [pc, #384]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 8003564:	68db      	ldr	r3, [r3, #12]
 8003566:	091b      	lsrs	r3, r3, #4
 8003568:	220f      	movs	r2, #15
 800356a:	4013      	ands	r3, r2
 800356c:	4a61      	ldr	r2, [pc, #388]	; (80036f4 <HAL_RCC_OscConfig+0x348>)
 800356e:	5cd3      	ldrb	r3, [r2, r3]
 8003570:	000a      	movs	r2, r1
 8003572:	40da      	lsrs	r2, r3
 8003574:	4b60      	ldr	r3, [pc, #384]	; (80036f8 <HAL_RCC_OscConfig+0x34c>)
 8003576:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (TICK_INT_PRIORITY);
 8003578:	2513      	movs	r5, #19
 800357a:	197c      	adds	r4, r7, r5
 800357c:	2000      	movs	r0, #0
 800357e:	f7ff fc59 	bl	8002e34 <HAL_InitTick>
 8003582:	0003      	movs	r3, r0
 8003584:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8003586:	197b      	adds	r3, r7, r5
 8003588:	781b      	ldrb	r3, [r3, #0]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d047      	beq.n	800361e <HAL_RCC_OscConfig+0x272>
      {
        return status;
 800358e:	2313      	movs	r3, #19
 8003590:	18fb      	adds	r3, r7, r3
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	e2d0      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8003596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003598:	2b00      	cmp	r3, #0
 800359a:	d027      	beq.n	80035ec <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800359c:	4b51      	ldr	r3, [pc, #324]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	2209      	movs	r2, #9
 80035a2:	4393      	bics	r3, r2
 80035a4:	0019      	movs	r1, r3
 80035a6:	4b4f      	ldr	r3, [pc, #316]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 80035a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035aa:	430a      	orrs	r2, r1
 80035ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035ae:	f7ff fc6b 	bl	8002e88 <HAL_GetTick>
 80035b2:	0003      	movs	r3, r0
 80035b4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80035b6:	e008      	b.n	80035ca <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035b8:	f7ff fc66 	bl	8002e88 <HAL_GetTick>
 80035bc:	0002      	movs	r2, r0
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	1ad3      	subs	r3, r2, r3
 80035c2:	2b02      	cmp	r3, #2
 80035c4:	d901      	bls.n	80035ca <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 80035c6:	2303      	movs	r3, #3
 80035c8:	e2b6      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80035ca:	4b46      	ldr	r3, [pc, #280]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2204      	movs	r2, #4
 80035d0:	4013      	ands	r3, r2
 80035d2:	d0f1      	beq.n	80035b8 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035d4:	4b43      	ldr	r3, [pc, #268]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	4a45      	ldr	r2, [pc, #276]	; (80036f0 <HAL_RCC_OscConfig+0x344>)
 80035da:	4013      	ands	r3, r2
 80035dc:	0019      	movs	r1, r3
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	691b      	ldr	r3, [r3, #16]
 80035e2:	021a      	lsls	r2, r3, #8
 80035e4:	4b3f      	ldr	r3, [pc, #252]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 80035e6:	430a      	orrs	r2, r1
 80035e8:	605a      	str	r2, [r3, #4]
 80035ea:	e018      	b.n	800361e <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035ec:	4b3d      	ldr	r3, [pc, #244]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	4b3c      	ldr	r3, [pc, #240]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 80035f2:	2101      	movs	r1, #1
 80035f4:	438a      	bics	r2, r1
 80035f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035f8:	f7ff fc46 	bl	8002e88 <HAL_GetTick>
 80035fc:	0003      	movs	r3, r0
 80035fe:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003600:	e008      	b.n	8003614 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003602:	f7ff fc41 	bl	8002e88 <HAL_GetTick>
 8003606:	0002      	movs	r2, r0
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	1ad3      	subs	r3, r2, r3
 800360c:	2b02      	cmp	r3, #2
 800360e:	d901      	bls.n	8003614 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8003610:	2303      	movs	r3, #3
 8003612:	e291      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003614:	4b33      	ldr	r3, [pc, #204]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	2204      	movs	r2, #4
 800361a:	4013      	ands	r3, r2
 800361c:	d1f1      	bne.n	8003602 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	2210      	movs	r2, #16
 8003624:	4013      	ands	r3, r2
 8003626:	d100      	bne.n	800362a <HAL_RCC_OscConfig+0x27e>
 8003628:	e09f      	b.n	800376a <HAL_RCC_OscConfig+0x3be>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 800362a:	69fb      	ldr	r3, [r7, #28]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d13f      	bne.n	80036b0 <HAL_RCC_OscConfig+0x304>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003630:	4b2c      	ldr	r3, [pc, #176]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	2380      	movs	r3, #128	; 0x80
 8003636:	009b      	lsls	r3, r3, #2
 8003638:	4013      	ands	r3, r2
 800363a:	d005      	beq.n	8003648 <HAL_RCC_OscConfig+0x29c>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	69db      	ldr	r3, [r3, #28]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d101      	bne.n	8003648 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8003644:	2301      	movs	r3, #1
 8003646:	e277      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003648:	4b26      	ldr	r3, [pc, #152]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	4a2b      	ldr	r2, [pc, #172]	; (80036fc <HAL_RCC_OscConfig+0x350>)
 800364e:	4013      	ands	r3, r2
 8003650:	0019      	movs	r1, r3
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003656:	4b23      	ldr	r3, [pc, #140]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 8003658:	430a      	orrs	r2, r1
 800365a:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800365c:	4b21      	ldr	r3, [pc, #132]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	021b      	lsls	r3, r3, #8
 8003662:	0a19      	lsrs	r1, r3, #8
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6a1b      	ldr	r3, [r3, #32]
 8003668:	061a      	lsls	r2, r3, #24
 800366a:	4b1e      	ldr	r3, [pc, #120]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 800366c:	430a      	orrs	r2, r1
 800366e:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003674:	0b5b      	lsrs	r3, r3, #13
 8003676:	3301      	adds	r3, #1
 8003678:	2280      	movs	r2, #128	; 0x80
 800367a:	0212      	lsls	r2, r2, #8
 800367c:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800367e:	4b19      	ldr	r3, [pc, #100]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 8003680:	68db      	ldr	r3, [r3, #12]
 8003682:	091b      	lsrs	r3, r3, #4
 8003684:	210f      	movs	r1, #15
 8003686:	400b      	ands	r3, r1
 8003688:	491a      	ldr	r1, [pc, #104]	; (80036f4 <HAL_RCC_OscConfig+0x348>)
 800368a:	5ccb      	ldrb	r3, [r1, r3]
 800368c:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800368e:	4b1a      	ldr	r3, [pc, #104]	; (80036f8 <HAL_RCC_OscConfig+0x34c>)
 8003690:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8003692:	2513      	movs	r5, #19
 8003694:	197c      	adds	r4, r7, r5
 8003696:	2000      	movs	r0, #0
 8003698:	f7ff fbcc 	bl	8002e34 <HAL_InitTick>
 800369c:	0003      	movs	r3, r0
 800369e:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80036a0:	197b      	adds	r3, r7, r5
 80036a2:	781b      	ldrb	r3, [r3, #0]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d060      	beq.n	800376a <HAL_RCC_OscConfig+0x3be>
        {
          return status;
 80036a8:	2313      	movs	r3, #19
 80036aa:	18fb      	adds	r3, r7, r3
 80036ac:	781b      	ldrb	r3, [r3, #0]
 80036ae:	e243      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	69db      	ldr	r3, [r3, #28]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d03e      	beq.n	8003736 <HAL_RCC_OscConfig+0x38a>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80036b8:	4b0a      	ldr	r3, [pc, #40]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	4b09      	ldr	r3, [pc, #36]	; (80036e4 <HAL_RCC_OscConfig+0x338>)
 80036be:	2180      	movs	r1, #128	; 0x80
 80036c0:	0049      	lsls	r1, r1, #1
 80036c2:	430a      	orrs	r2, r1
 80036c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036c6:	f7ff fbdf 	bl	8002e88 <HAL_GetTick>
 80036ca:	0003      	movs	r3, r0
 80036cc:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80036ce:	e017      	b.n	8003700 <HAL_RCC_OscConfig+0x354>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80036d0:	f7ff fbda 	bl	8002e88 <HAL_GetTick>
 80036d4:	0002      	movs	r2, r0
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d910      	bls.n	8003700 <HAL_RCC_OscConfig+0x354>
          {
            return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e22a      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
 80036e2:	46c0      	nop			; (mov r8, r8)
 80036e4:	40021000 	.word	0x40021000
 80036e8:	fffeffff 	.word	0xfffeffff
 80036ec:	fffbffff 	.word	0xfffbffff
 80036f0:	ffffe0ff 	.word	0xffffe0ff
 80036f4:	080063c8 	.word	0x080063c8
 80036f8:	20000004 	.word	0x20000004
 80036fc:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003700:	4bc6      	ldr	r3, [pc, #792]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	2380      	movs	r3, #128	; 0x80
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	4013      	ands	r3, r2
 800370a:	d0e1      	beq.n	80036d0 <HAL_RCC_OscConfig+0x324>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800370c:	4bc3      	ldr	r3, [pc, #780]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	4ac3      	ldr	r2, [pc, #780]	; (8003a20 <HAL_RCC_OscConfig+0x674>)
 8003712:	4013      	ands	r3, r2
 8003714:	0019      	movs	r1, r3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800371a:	4bc0      	ldr	r3, [pc, #768]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 800371c:	430a      	orrs	r2, r1
 800371e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003720:	4bbe      	ldr	r3, [pc, #760]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	021b      	lsls	r3, r3, #8
 8003726:	0a19      	lsrs	r1, r3, #8
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6a1b      	ldr	r3, [r3, #32]
 800372c:	061a      	lsls	r2, r3, #24
 800372e:	4bbb      	ldr	r3, [pc, #748]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 8003730:	430a      	orrs	r2, r1
 8003732:	605a      	str	r2, [r3, #4]
 8003734:	e019      	b.n	800376a <HAL_RCC_OscConfig+0x3be>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003736:	4bb9      	ldr	r3, [pc, #740]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	4bb8      	ldr	r3, [pc, #736]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 800373c:	49b9      	ldr	r1, [pc, #740]	; (8003a24 <HAL_RCC_OscConfig+0x678>)
 800373e:	400a      	ands	r2, r1
 8003740:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003742:	f7ff fba1 	bl	8002e88 <HAL_GetTick>
 8003746:	0003      	movs	r3, r0
 8003748:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800374a:	e008      	b.n	800375e <HAL_RCC_OscConfig+0x3b2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800374c:	f7ff fb9c 	bl	8002e88 <HAL_GetTick>
 8003750:	0002      	movs	r2, r0
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	1ad3      	subs	r3, r2, r3
 8003756:	2b02      	cmp	r3, #2
 8003758:	d901      	bls.n	800375e <HAL_RCC_OscConfig+0x3b2>
          {
            return HAL_TIMEOUT;
 800375a:	2303      	movs	r3, #3
 800375c:	e1ec      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800375e:	4baf      	ldr	r3, [pc, #700]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	2380      	movs	r3, #128	; 0x80
 8003764:	009b      	lsls	r3, r3, #2
 8003766:	4013      	ands	r3, r2
 8003768:	d1f0      	bne.n	800374c <HAL_RCC_OscConfig+0x3a0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	2208      	movs	r2, #8
 8003770:	4013      	ands	r3, r2
 8003772:	d036      	beq.n	80037e2 <HAL_RCC_OscConfig+0x436>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	695b      	ldr	r3, [r3, #20]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d019      	beq.n	80037b0 <HAL_RCC_OscConfig+0x404>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800377c:	4ba7      	ldr	r3, [pc, #668]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 800377e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003780:	4ba6      	ldr	r3, [pc, #664]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 8003782:	2101      	movs	r1, #1
 8003784:	430a      	orrs	r2, r1
 8003786:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003788:	f7ff fb7e 	bl	8002e88 <HAL_GetTick>
 800378c:	0003      	movs	r3, r0
 800378e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8003790:	e008      	b.n	80037a4 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003792:	f7ff fb79 	bl	8002e88 <HAL_GetTick>
 8003796:	0002      	movs	r2, r0
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	1ad3      	subs	r3, r2, r3
 800379c:	2b02      	cmp	r3, #2
 800379e:	d901      	bls.n	80037a4 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 80037a0:	2303      	movs	r3, #3
 80037a2:	e1c9      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80037a4:	4b9d      	ldr	r3, [pc, #628]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 80037a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037a8:	2202      	movs	r2, #2
 80037aa:	4013      	ands	r3, r2
 80037ac:	d0f1      	beq.n	8003792 <HAL_RCC_OscConfig+0x3e6>
 80037ae:	e018      	b.n	80037e2 <HAL_RCC_OscConfig+0x436>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037b0:	4b9a      	ldr	r3, [pc, #616]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 80037b2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80037b4:	4b99      	ldr	r3, [pc, #612]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 80037b6:	2101      	movs	r1, #1
 80037b8:	438a      	bics	r2, r1
 80037ba:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037bc:	f7ff fb64 	bl	8002e88 <HAL_GetTick>
 80037c0:	0003      	movs	r3, r0
 80037c2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80037c4:	e008      	b.n	80037d8 <HAL_RCC_OscConfig+0x42c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037c6:	f7ff fb5f 	bl	8002e88 <HAL_GetTick>
 80037ca:	0002      	movs	r2, r0
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	1ad3      	subs	r3, r2, r3
 80037d0:	2b02      	cmp	r3, #2
 80037d2:	d901      	bls.n	80037d8 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 80037d4:	2303      	movs	r3, #3
 80037d6:	e1af      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80037d8:	4b90      	ldr	r3, [pc, #576]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 80037da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037dc:	2202      	movs	r2, #2
 80037de:	4013      	ands	r3, r2
 80037e0:	d1f1      	bne.n	80037c6 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	2204      	movs	r2, #4
 80037e8:	4013      	ands	r3, r2
 80037ea:	d100      	bne.n	80037ee <HAL_RCC_OscConfig+0x442>
 80037ec:	e0af      	b.n	800394e <HAL_RCC_OscConfig+0x5a2>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037ee:	2323      	movs	r3, #35	; 0x23
 80037f0:	18fb      	adds	r3, r7, r3
 80037f2:	2200      	movs	r2, #0
 80037f4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037f6:	4b89      	ldr	r3, [pc, #548]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 80037f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037fa:	2380      	movs	r3, #128	; 0x80
 80037fc:	055b      	lsls	r3, r3, #21
 80037fe:	4013      	ands	r3, r2
 8003800:	d10a      	bne.n	8003818 <HAL_RCC_OscConfig+0x46c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003802:	4b86      	ldr	r3, [pc, #536]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 8003804:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003806:	4b85      	ldr	r3, [pc, #532]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 8003808:	2180      	movs	r1, #128	; 0x80
 800380a:	0549      	lsls	r1, r1, #21
 800380c:	430a      	orrs	r2, r1
 800380e:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8003810:	2323      	movs	r3, #35	; 0x23
 8003812:	18fb      	adds	r3, r7, r3
 8003814:	2201      	movs	r2, #1
 8003816:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003818:	4b83      	ldr	r3, [pc, #524]	; (8003a28 <HAL_RCC_OscConfig+0x67c>)
 800381a:	681a      	ldr	r2, [r3, #0]
 800381c:	2380      	movs	r3, #128	; 0x80
 800381e:	005b      	lsls	r3, r3, #1
 8003820:	4013      	ands	r3, r2
 8003822:	d11a      	bne.n	800385a <HAL_RCC_OscConfig+0x4ae>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003824:	4b80      	ldr	r3, [pc, #512]	; (8003a28 <HAL_RCC_OscConfig+0x67c>)
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	4b7f      	ldr	r3, [pc, #508]	; (8003a28 <HAL_RCC_OscConfig+0x67c>)
 800382a:	2180      	movs	r1, #128	; 0x80
 800382c:	0049      	lsls	r1, r1, #1
 800382e:	430a      	orrs	r2, r1
 8003830:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003832:	f7ff fb29 	bl	8002e88 <HAL_GetTick>
 8003836:	0003      	movs	r3, r0
 8003838:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800383a:	e008      	b.n	800384e <HAL_RCC_OscConfig+0x4a2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800383c:	f7ff fb24 	bl	8002e88 <HAL_GetTick>
 8003840:	0002      	movs	r2, r0
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	2b64      	cmp	r3, #100	; 0x64
 8003848:	d901      	bls.n	800384e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	e174      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800384e:	4b76      	ldr	r3, [pc, #472]	; (8003a28 <HAL_RCC_OscConfig+0x67c>)
 8003850:	681a      	ldr	r2, [r3, #0]
 8003852:	2380      	movs	r3, #128	; 0x80
 8003854:	005b      	lsls	r3, r3, #1
 8003856:	4013      	ands	r3, r2
 8003858:	d0f0      	beq.n	800383c <HAL_RCC_OscConfig+0x490>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	689a      	ldr	r2, [r3, #8]
 800385e:	2380      	movs	r3, #128	; 0x80
 8003860:	005b      	lsls	r3, r3, #1
 8003862:	429a      	cmp	r2, r3
 8003864:	d107      	bne.n	8003876 <HAL_RCC_OscConfig+0x4ca>
 8003866:	4b6d      	ldr	r3, [pc, #436]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 8003868:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800386a:	4b6c      	ldr	r3, [pc, #432]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 800386c:	2180      	movs	r1, #128	; 0x80
 800386e:	0049      	lsls	r1, r1, #1
 8003870:	430a      	orrs	r2, r1
 8003872:	651a      	str	r2, [r3, #80]	; 0x50
 8003874:	e031      	b.n	80038da <HAL_RCC_OscConfig+0x52e>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d10c      	bne.n	8003898 <HAL_RCC_OscConfig+0x4ec>
 800387e:	4b67      	ldr	r3, [pc, #412]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 8003880:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003882:	4b66      	ldr	r3, [pc, #408]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 8003884:	4967      	ldr	r1, [pc, #412]	; (8003a24 <HAL_RCC_OscConfig+0x678>)
 8003886:	400a      	ands	r2, r1
 8003888:	651a      	str	r2, [r3, #80]	; 0x50
 800388a:	4b64      	ldr	r3, [pc, #400]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 800388c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800388e:	4b63      	ldr	r3, [pc, #396]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 8003890:	4966      	ldr	r1, [pc, #408]	; (8003a2c <HAL_RCC_OscConfig+0x680>)
 8003892:	400a      	ands	r2, r1
 8003894:	651a      	str	r2, [r3, #80]	; 0x50
 8003896:	e020      	b.n	80038da <HAL_RCC_OscConfig+0x52e>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	689a      	ldr	r2, [r3, #8]
 800389c:	23a0      	movs	r3, #160	; 0xa0
 800389e:	00db      	lsls	r3, r3, #3
 80038a0:	429a      	cmp	r2, r3
 80038a2:	d10e      	bne.n	80038c2 <HAL_RCC_OscConfig+0x516>
 80038a4:	4b5d      	ldr	r3, [pc, #372]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 80038a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80038a8:	4b5c      	ldr	r3, [pc, #368]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 80038aa:	2180      	movs	r1, #128	; 0x80
 80038ac:	00c9      	lsls	r1, r1, #3
 80038ae:	430a      	orrs	r2, r1
 80038b0:	651a      	str	r2, [r3, #80]	; 0x50
 80038b2:	4b5a      	ldr	r3, [pc, #360]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 80038b4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80038b6:	4b59      	ldr	r3, [pc, #356]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 80038b8:	2180      	movs	r1, #128	; 0x80
 80038ba:	0049      	lsls	r1, r1, #1
 80038bc:	430a      	orrs	r2, r1
 80038be:	651a      	str	r2, [r3, #80]	; 0x50
 80038c0:	e00b      	b.n	80038da <HAL_RCC_OscConfig+0x52e>
 80038c2:	4b56      	ldr	r3, [pc, #344]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 80038c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80038c6:	4b55      	ldr	r3, [pc, #340]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 80038c8:	4956      	ldr	r1, [pc, #344]	; (8003a24 <HAL_RCC_OscConfig+0x678>)
 80038ca:	400a      	ands	r2, r1
 80038cc:	651a      	str	r2, [r3, #80]	; 0x50
 80038ce:	4b53      	ldr	r3, [pc, #332]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 80038d0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80038d2:	4b52      	ldr	r3, [pc, #328]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 80038d4:	4955      	ldr	r1, [pc, #340]	; (8003a2c <HAL_RCC_OscConfig+0x680>)
 80038d6:	400a      	ands	r2, r1
 80038d8:	651a      	str	r2, [r3, #80]	; 0x50
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	689b      	ldr	r3, [r3, #8]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d015      	beq.n	800390e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038e2:	f7ff fad1 	bl	8002e88 <HAL_GetTick>
 80038e6:	0003      	movs	r3, r0
 80038e8:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80038ea:	e009      	b.n	8003900 <HAL_RCC_OscConfig+0x554>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80038ec:	f7ff facc 	bl	8002e88 <HAL_GetTick>
 80038f0:	0002      	movs	r2, r0
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	1ad3      	subs	r3, r2, r3
 80038f6:	4a4e      	ldr	r2, [pc, #312]	; (8003a30 <HAL_RCC_OscConfig+0x684>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d901      	bls.n	8003900 <HAL_RCC_OscConfig+0x554>
        {
          return HAL_TIMEOUT;
 80038fc:	2303      	movs	r3, #3
 80038fe:	e11b      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003900:	4b46      	ldr	r3, [pc, #280]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 8003902:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003904:	2380      	movs	r3, #128	; 0x80
 8003906:	009b      	lsls	r3, r3, #2
 8003908:	4013      	ands	r3, r2
 800390a:	d0ef      	beq.n	80038ec <HAL_RCC_OscConfig+0x540>
 800390c:	e014      	b.n	8003938 <HAL_RCC_OscConfig+0x58c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800390e:	f7ff fabb 	bl	8002e88 <HAL_GetTick>
 8003912:	0003      	movs	r3, r0
 8003914:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003916:	e009      	b.n	800392c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003918:	f7ff fab6 	bl	8002e88 <HAL_GetTick>
 800391c:	0002      	movs	r2, r0
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	1ad3      	subs	r3, r2, r3
 8003922:	4a43      	ldr	r2, [pc, #268]	; (8003a30 <HAL_RCC_OscConfig+0x684>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d901      	bls.n	800392c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003928:	2303      	movs	r3, #3
 800392a:	e105      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800392c:	4b3b      	ldr	r3, [pc, #236]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 800392e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003930:	2380      	movs	r3, #128	; 0x80
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	4013      	ands	r3, r2
 8003936:	d1ef      	bne.n	8003918 <HAL_RCC_OscConfig+0x56c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003938:	2323      	movs	r3, #35	; 0x23
 800393a:	18fb      	adds	r3, r7, r3
 800393c:	781b      	ldrb	r3, [r3, #0]
 800393e:	2b01      	cmp	r3, #1
 8003940:	d105      	bne.n	800394e <HAL_RCC_OscConfig+0x5a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003942:	4b36      	ldr	r3, [pc, #216]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 8003944:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003946:	4b35      	ldr	r3, [pc, #212]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 8003948:	493a      	ldr	r1, [pc, #232]	; (8003a34 <HAL_RCC_OscConfig+0x688>)
 800394a:	400a      	ands	r2, r1
 800394c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	2220      	movs	r2, #32
 8003954:	4013      	ands	r3, r2
 8003956:	d049      	beq.n	80039ec <HAL_RCC_OscConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	699b      	ldr	r3, [r3, #24]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d026      	beq.n	80039ae <HAL_RCC_OscConfig+0x602>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8003960:	4b2e      	ldr	r3, [pc, #184]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 8003962:	689a      	ldr	r2, [r3, #8]
 8003964:	4b2d      	ldr	r3, [pc, #180]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 8003966:	2101      	movs	r1, #1
 8003968:	430a      	orrs	r2, r1
 800396a:	609a      	str	r2, [r3, #8]
 800396c:	4b2b      	ldr	r3, [pc, #172]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 800396e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003970:	4b2a      	ldr	r3, [pc, #168]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 8003972:	2101      	movs	r1, #1
 8003974:	430a      	orrs	r2, r1
 8003976:	635a      	str	r2, [r3, #52]	; 0x34
 8003978:	4b2f      	ldr	r3, [pc, #188]	; (8003a38 <HAL_RCC_OscConfig+0x68c>)
 800397a:	6a1a      	ldr	r2, [r3, #32]
 800397c:	4b2e      	ldr	r3, [pc, #184]	; (8003a38 <HAL_RCC_OscConfig+0x68c>)
 800397e:	2180      	movs	r1, #128	; 0x80
 8003980:	0189      	lsls	r1, r1, #6
 8003982:	430a      	orrs	r2, r1
 8003984:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003986:	f7ff fa7f 	bl	8002e88 <HAL_GetTick>
 800398a:	0003      	movs	r3, r0
 800398c:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800398e:	e008      	b.n	80039a2 <HAL_RCC_OscConfig+0x5f6>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003990:	f7ff fa7a 	bl	8002e88 <HAL_GetTick>
 8003994:	0002      	movs	r2, r0
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	2b02      	cmp	r3, #2
 800399c:	d901      	bls.n	80039a2 <HAL_RCC_OscConfig+0x5f6>
          {
            return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e0ca      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80039a2:	4b1e      	ldr	r3, [pc, #120]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	2202      	movs	r2, #2
 80039a8:	4013      	ands	r3, r2
 80039aa:	d0f1      	beq.n	8003990 <HAL_RCC_OscConfig+0x5e4>
 80039ac:	e01e      	b.n	80039ec <HAL_RCC_OscConfig+0x640>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80039ae:	4b1b      	ldr	r3, [pc, #108]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 80039b0:	689a      	ldr	r2, [r3, #8]
 80039b2:	4b1a      	ldr	r3, [pc, #104]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 80039b4:	2101      	movs	r1, #1
 80039b6:	438a      	bics	r2, r1
 80039b8:	609a      	str	r2, [r3, #8]
 80039ba:	4b1f      	ldr	r3, [pc, #124]	; (8003a38 <HAL_RCC_OscConfig+0x68c>)
 80039bc:	6a1a      	ldr	r2, [r3, #32]
 80039be:	4b1e      	ldr	r3, [pc, #120]	; (8003a38 <HAL_RCC_OscConfig+0x68c>)
 80039c0:	491e      	ldr	r1, [pc, #120]	; (8003a3c <HAL_RCC_OscConfig+0x690>)
 80039c2:	400a      	ands	r2, r1
 80039c4:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039c6:	f7ff fa5f 	bl	8002e88 <HAL_GetTick>
 80039ca:	0003      	movs	r3, r0
 80039cc:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80039ce:	e008      	b.n	80039e2 <HAL_RCC_OscConfig+0x636>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80039d0:	f7ff fa5a 	bl	8002e88 <HAL_GetTick>
 80039d4:	0002      	movs	r2, r0
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d901      	bls.n	80039e2 <HAL_RCC_OscConfig+0x636>
          {
            return HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	e0aa      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80039e2:	4b0e      	ldr	r3, [pc, #56]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	2202      	movs	r2, #2
 80039e8:	4013      	ands	r3, r2
 80039ea:	d1f1      	bne.n	80039d0 <HAL_RCC_OscConfig+0x624>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d100      	bne.n	80039f6 <HAL_RCC_OscConfig+0x64a>
 80039f4:	e09f      	b.n	8003b36 <HAL_RCC_OscConfig+0x78a>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	2b0c      	cmp	r3, #12
 80039fa:	d100      	bne.n	80039fe <HAL_RCC_OscConfig+0x652>
 80039fc:	e078      	b.n	8003af0 <HAL_RCC_OscConfig+0x744>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a02:	2b02      	cmp	r3, #2
 8003a04:	d159      	bne.n	8003aba <HAL_RCC_OscConfig+0x70e>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a06:	4b05      	ldr	r3, [pc, #20]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	4b04      	ldr	r3, [pc, #16]	; (8003a1c <HAL_RCC_OscConfig+0x670>)
 8003a0c:	490c      	ldr	r1, [pc, #48]	; (8003a40 <HAL_RCC_OscConfig+0x694>)
 8003a0e:	400a      	ands	r2, r1
 8003a10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a12:	f7ff fa39 	bl	8002e88 <HAL_GetTick>
 8003a16:	0003      	movs	r3, r0
 8003a18:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003a1a:	e01c      	b.n	8003a56 <HAL_RCC_OscConfig+0x6aa>
 8003a1c:	40021000 	.word	0x40021000
 8003a20:	ffff1fff 	.word	0xffff1fff
 8003a24:	fffffeff 	.word	0xfffffeff
 8003a28:	40007000 	.word	0x40007000
 8003a2c:	fffffbff 	.word	0xfffffbff
 8003a30:	00001388 	.word	0x00001388
 8003a34:	efffffff 	.word	0xefffffff
 8003a38:	40010000 	.word	0x40010000
 8003a3c:	ffffdfff 	.word	0xffffdfff
 8003a40:	feffffff 	.word	0xfeffffff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a44:	f7ff fa20 	bl	8002e88 <HAL_GetTick>
 8003a48:	0002      	movs	r2, r0
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	1ad3      	subs	r3, r2, r3
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	d901      	bls.n	8003a56 <HAL_RCC_OscConfig+0x6aa>
          {
            return HAL_TIMEOUT;
 8003a52:	2303      	movs	r3, #3
 8003a54:	e070      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003a56:	4b3a      	ldr	r3, [pc, #232]	; (8003b40 <HAL_RCC_OscConfig+0x794>)
 8003a58:	681a      	ldr	r2, [r3, #0]
 8003a5a:	2380      	movs	r3, #128	; 0x80
 8003a5c:	049b      	lsls	r3, r3, #18
 8003a5e:	4013      	ands	r3, r2
 8003a60:	d1f0      	bne.n	8003a44 <HAL_RCC_OscConfig+0x698>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a62:	4b37      	ldr	r3, [pc, #220]	; (8003b40 <HAL_RCC_OscConfig+0x794>)
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	4a37      	ldr	r2, [pc, #220]	; (8003b44 <HAL_RCC_OscConfig+0x798>)
 8003a68:	4013      	ands	r3, r2
 8003a6a:	0019      	movs	r1, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a74:	431a      	orrs	r2, r3
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a7a:	431a      	orrs	r2, r3
 8003a7c:	4b30      	ldr	r3, [pc, #192]	; (8003b40 <HAL_RCC_OscConfig+0x794>)
 8003a7e:	430a      	orrs	r2, r1
 8003a80:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a82:	4b2f      	ldr	r3, [pc, #188]	; (8003b40 <HAL_RCC_OscConfig+0x794>)
 8003a84:	681a      	ldr	r2, [r3, #0]
 8003a86:	4b2e      	ldr	r3, [pc, #184]	; (8003b40 <HAL_RCC_OscConfig+0x794>)
 8003a88:	2180      	movs	r1, #128	; 0x80
 8003a8a:	0449      	lsls	r1, r1, #17
 8003a8c:	430a      	orrs	r2, r1
 8003a8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a90:	f7ff f9fa 	bl	8002e88 <HAL_GetTick>
 8003a94:	0003      	movs	r3, r0
 8003a96:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003a98:	e008      	b.n	8003aac <HAL_RCC_OscConfig+0x700>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a9a:	f7ff f9f5 	bl	8002e88 <HAL_GetTick>
 8003a9e:	0002      	movs	r2, r0
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	2b02      	cmp	r3, #2
 8003aa6:	d901      	bls.n	8003aac <HAL_RCC_OscConfig+0x700>
          {
            return HAL_TIMEOUT;
 8003aa8:	2303      	movs	r3, #3
 8003aaa:	e045      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8003aac:	4b24      	ldr	r3, [pc, #144]	; (8003b40 <HAL_RCC_OscConfig+0x794>)
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	2380      	movs	r3, #128	; 0x80
 8003ab2:	049b      	lsls	r3, r3, #18
 8003ab4:	4013      	ands	r3, r2
 8003ab6:	d0f0      	beq.n	8003a9a <HAL_RCC_OscConfig+0x6ee>
 8003ab8:	e03d      	b.n	8003b36 <HAL_RCC_OscConfig+0x78a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aba:	4b21      	ldr	r3, [pc, #132]	; (8003b40 <HAL_RCC_OscConfig+0x794>)
 8003abc:	681a      	ldr	r2, [r3, #0]
 8003abe:	4b20      	ldr	r3, [pc, #128]	; (8003b40 <HAL_RCC_OscConfig+0x794>)
 8003ac0:	4921      	ldr	r1, [pc, #132]	; (8003b48 <HAL_RCC_OscConfig+0x79c>)
 8003ac2:	400a      	ands	r2, r1
 8003ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ac6:	f7ff f9df 	bl	8002e88 <HAL_GetTick>
 8003aca:	0003      	movs	r3, r0
 8003acc:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003ace:	e008      	b.n	8003ae2 <HAL_RCC_OscConfig+0x736>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ad0:	f7ff f9da 	bl	8002e88 <HAL_GetTick>
 8003ad4:	0002      	movs	r2, r0
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	1ad3      	subs	r3, r2, r3
 8003ada:	2b02      	cmp	r3, #2
 8003adc:	d901      	bls.n	8003ae2 <HAL_RCC_OscConfig+0x736>
          {
            return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e02a      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8003ae2:	4b17      	ldr	r3, [pc, #92]	; (8003b40 <HAL_RCC_OscConfig+0x794>)
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	2380      	movs	r3, #128	; 0x80
 8003ae8:	049b      	lsls	r3, r3, #18
 8003aea:	4013      	ands	r3, r2
 8003aec:	d1f0      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x724>
 8003aee:	e022      	b.n	8003b36 <HAL_RCC_OscConfig+0x78a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d101      	bne.n	8003afc <HAL_RCC_OscConfig+0x750>
      {
        return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e01d      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003afc:	4b10      	ldr	r3, [pc, #64]	; (8003b40 <HAL_RCC_OscConfig+0x794>)
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b02:	69ba      	ldr	r2, [r7, #24]
 8003b04:	2380      	movs	r3, #128	; 0x80
 8003b06:	025b      	lsls	r3, r3, #9
 8003b08:	401a      	ands	r2, r3
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	d10f      	bne.n	8003b32 <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003b12:	69ba      	ldr	r2, [r7, #24]
 8003b14:	23f0      	movs	r3, #240	; 0xf0
 8003b16:	039b      	lsls	r3, r3, #14
 8003b18:	401a      	ands	r2, r3
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b1e:	429a      	cmp	r2, r3
 8003b20:	d107      	bne.n	8003b32 <HAL_RCC_OscConfig+0x786>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8003b22:	69ba      	ldr	r2, [r7, #24]
 8003b24:	23c0      	movs	r3, #192	; 0xc0
 8003b26:	041b      	lsls	r3, r3, #16
 8003b28:	401a      	ands	r2, r3
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d001      	beq.n	8003b36 <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	e000      	b.n	8003b38 <HAL_RCC_OscConfig+0x78c>
        }
      }
    }
  }

  return HAL_OK;
 8003b36:	2300      	movs	r3, #0
}
 8003b38:	0018      	movs	r0, r3
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	b00a      	add	sp, #40	; 0x28
 8003b3e:	bdb0      	pop	{r4, r5, r7, pc}
 8003b40:	40021000 	.word	0x40021000
 8003b44:	ff02ffff 	.word	0xff02ffff
 8003b48:	feffffff 	.word	0xfeffffff

08003b4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b4c:	b5b0      	push	{r4, r5, r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d101      	bne.n	8003b60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e10d      	b.n	8003d7c <HAL_RCC_ClockConfig+0x230>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b60:	4b88      	ldr	r3, [pc, #544]	; (8003d84 <HAL_RCC_ClockConfig+0x238>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	2201      	movs	r2, #1
 8003b66:	4013      	ands	r3, r2
 8003b68:	683a      	ldr	r2, [r7, #0]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d911      	bls.n	8003b92 <HAL_RCC_ClockConfig+0x46>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b6e:	4b85      	ldr	r3, [pc, #532]	; (8003d84 <HAL_RCC_ClockConfig+0x238>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	2201      	movs	r2, #1
 8003b74:	4393      	bics	r3, r2
 8003b76:	0019      	movs	r1, r3
 8003b78:	4b82      	ldr	r3, [pc, #520]	; (8003d84 <HAL_RCC_ClockConfig+0x238>)
 8003b7a:	683a      	ldr	r2, [r7, #0]
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b80:	4b80      	ldr	r3, [pc, #512]	; (8003d84 <HAL_RCC_ClockConfig+0x238>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	2201      	movs	r2, #1
 8003b86:	4013      	ands	r3, r2
 8003b88:	683a      	ldr	r2, [r7, #0]
 8003b8a:	429a      	cmp	r2, r3
 8003b8c:	d001      	beq.n	8003b92 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e0f4      	b.n	8003d7c <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2202      	movs	r2, #2
 8003b98:	4013      	ands	r3, r2
 8003b9a:	d009      	beq.n	8003bb0 <HAL_RCC_ClockConfig+0x64>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b9c:	4b7a      	ldr	r3, [pc, #488]	; (8003d88 <HAL_RCC_ClockConfig+0x23c>)
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	22f0      	movs	r2, #240	; 0xf0
 8003ba2:	4393      	bics	r3, r2
 8003ba4:	0019      	movs	r1, r3
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	689a      	ldr	r2, [r3, #8]
 8003baa:	4b77      	ldr	r3, [pc, #476]	; (8003d88 <HAL_RCC_ClockConfig+0x23c>)
 8003bac:	430a      	orrs	r2, r1
 8003bae:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	4013      	ands	r3, r2
 8003bb8:	d100      	bne.n	8003bbc <HAL_RCC_ClockConfig+0x70>
 8003bba:	e089      	b.n	8003cd0 <HAL_RCC_ClockConfig+0x184>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	685b      	ldr	r3, [r3, #4]
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d107      	bne.n	8003bd4 <HAL_RCC_ClockConfig+0x88>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003bc4:	4b70      	ldr	r3, [pc, #448]	; (8003d88 <HAL_RCC_ClockConfig+0x23c>)
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	2380      	movs	r3, #128	; 0x80
 8003bca:	029b      	lsls	r3, r3, #10
 8003bcc:	4013      	ands	r3, r2
 8003bce:	d120      	bne.n	8003c12 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e0d3      	b.n	8003d7c <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	2b03      	cmp	r3, #3
 8003bda:	d107      	bne.n	8003bec <HAL_RCC_ClockConfig+0xa0>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003bdc:	4b6a      	ldr	r3, [pc, #424]	; (8003d88 <HAL_RCC_ClockConfig+0x23c>)
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	2380      	movs	r3, #128	; 0x80
 8003be2:	049b      	lsls	r3, r3, #18
 8003be4:	4013      	ands	r3, r2
 8003be6:	d114      	bne.n	8003c12 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e0c7      	b.n	8003d7c <HAL_RCC_ClockConfig+0x230>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	2b01      	cmp	r3, #1
 8003bf2:	d106      	bne.n	8003c02 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003bf4:	4b64      	ldr	r3, [pc, #400]	; (8003d88 <HAL_RCC_ClockConfig+0x23c>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	2204      	movs	r2, #4
 8003bfa:	4013      	ands	r3, r2
 8003bfc:	d109      	bne.n	8003c12 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e0bc      	b.n	8003d7c <HAL_RCC_ClockConfig+0x230>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003c02:	4b61      	ldr	r3, [pc, #388]	; (8003d88 <HAL_RCC_ClockConfig+0x23c>)
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	2380      	movs	r3, #128	; 0x80
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	4013      	ands	r3, r2
 8003c0c:	d101      	bne.n	8003c12 <HAL_RCC_ClockConfig+0xc6>
      {
        return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e0b4      	b.n	8003d7c <HAL_RCC_ClockConfig+0x230>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c12:	4b5d      	ldr	r3, [pc, #372]	; (8003d88 <HAL_RCC_ClockConfig+0x23c>)
 8003c14:	68db      	ldr	r3, [r3, #12]
 8003c16:	2203      	movs	r2, #3
 8003c18:	4393      	bics	r3, r2
 8003c1a:	0019      	movs	r1, r3
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	685a      	ldr	r2, [r3, #4]
 8003c20:	4b59      	ldr	r3, [pc, #356]	; (8003d88 <HAL_RCC_ClockConfig+0x23c>)
 8003c22:	430a      	orrs	r2, r1
 8003c24:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c26:	f7ff f92f 	bl	8002e88 <HAL_GetTick>
 8003c2a:	0003      	movs	r3, r0
 8003c2c:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	2b02      	cmp	r3, #2
 8003c34:	d111      	bne.n	8003c5a <HAL_RCC_ClockConfig+0x10e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c36:	e009      	b.n	8003c4c <HAL_RCC_ClockConfig+0x100>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c38:	f7ff f926 	bl	8002e88 <HAL_GetTick>
 8003c3c:	0002      	movs	r2, r0
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	4a52      	ldr	r2, [pc, #328]	; (8003d8c <HAL_RCC_ClockConfig+0x240>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d901      	bls.n	8003c4c <HAL_RCC_ClockConfig+0x100>
        {
          return HAL_TIMEOUT;
 8003c48:	2303      	movs	r3, #3
 8003c4a:	e097      	b.n	8003d7c <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003c4c:	4b4e      	ldr	r3, [pc, #312]	; (8003d88 <HAL_RCC_ClockConfig+0x23c>)
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	220c      	movs	r2, #12
 8003c52:	4013      	ands	r3, r2
 8003c54:	2b08      	cmp	r3, #8
 8003c56:	d1ef      	bne.n	8003c38 <HAL_RCC_ClockConfig+0xec>
 8003c58:	e03a      	b.n	8003cd0 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	2b03      	cmp	r3, #3
 8003c60:	d111      	bne.n	8003c86 <HAL_RCC_ClockConfig+0x13a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c62:	e009      	b.n	8003c78 <HAL_RCC_ClockConfig+0x12c>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c64:	f7ff f910 	bl	8002e88 <HAL_GetTick>
 8003c68:	0002      	movs	r2, r0
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	4a47      	ldr	r2, [pc, #284]	; (8003d8c <HAL_RCC_ClockConfig+0x240>)
 8003c70:	4293      	cmp	r3, r2
 8003c72:	d901      	bls.n	8003c78 <HAL_RCC_ClockConfig+0x12c>
        {
          return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	e081      	b.n	8003d7c <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c78:	4b43      	ldr	r3, [pc, #268]	; (8003d88 <HAL_RCC_ClockConfig+0x23c>)
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	220c      	movs	r2, #12
 8003c7e:	4013      	ands	r3, r2
 8003c80:	2b0c      	cmp	r3, #12
 8003c82:	d1ef      	bne.n	8003c64 <HAL_RCC_ClockConfig+0x118>
 8003c84:	e024      	b.n	8003cd0 <HAL_RCC_ClockConfig+0x184>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	2b01      	cmp	r3, #1
 8003c8c:	d11b      	bne.n	8003cc6 <HAL_RCC_ClockConfig+0x17a>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003c8e:	e009      	b.n	8003ca4 <HAL_RCC_ClockConfig+0x158>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c90:	f7ff f8fa 	bl	8002e88 <HAL_GetTick>
 8003c94:	0002      	movs	r2, r0
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	1ad3      	subs	r3, r2, r3
 8003c9a:	4a3c      	ldr	r2, [pc, #240]	; (8003d8c <HAL_RCC_ClockConfig+0x240>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d901      	bls.n	8003ca4 <HAL_RCC_ClockConfig+0x158>
        {
          return HAL_TIMEOUT;
 8003ca0:	2303      	movs	r3, #3
 8003ca2:	e06b      	b.n	8003d7c <HAL_RCC_ClockConfig+0x230>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003ca4:	4b38      	ldr	r3, [pc, #224]	; (8003d88 <HAL_RCC_ClockConfig+0x23c>)
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	220c      	movs	r2, #12
 8003caa:	4013      	ands	r3, r2
 8003cac:	2b04      	cmp	r3, #4
 8003cae:	d1ef      	bne.n	8003c90 <HAL_RCC_ClockConfig+0x144>
 8003cb0:	e00e      	b.n	8003cd0 <HAL_RCC_ClockConfig+0x184>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cb2:	f7ff f8e9 	bl	8002e88 <HAL_GetTick>
 8003cb6:	0002      	movs	r2, r0
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	1ad3      	subs	r3, r2, r3
 8003cbc:	4a33      	ldr	r2, [pc, #204]	; (8003d8c <HAL_RCC_ClockConfig+0x240>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d901      	bls.n	8003cc6 <HAL_RCC_ClockConfig+0x17a>
        {
          return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e05a      	b.n	8003d7c <HAL_RCC_ClockConfig+0x230>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003cc6:	4b30      	ldr	r3, [pc, #192]	; (8003d88 <HAL_RCC_ClockConfig+0x23c>)
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	220c      	movs	r2, #12
 8003ccc:	4013      	ands	r3, r2
 8003cce:	d1f0      	bne.n	8003cb2 <HAL_RCC_ClockConfig+0x166>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003cd0:	4b2c      	ldr	r3, [pc, #176]	; (8003d84 <HAL_RCC_ClockConfig+0x238>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	2201      	movs	r2, #1
 8003cd6:	4013      	ands	r3, r2
 8003cd8:	683a      	ldr	r2, [r7, #0]
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	d211      	bcs.n	8003d02 <HAL_RCC_ClockConfig+0x1b6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cde:	4b29      	ldr	r3, [pc, #164]	; (8003d84 <HAL_RCC_ClockConfig+0x238>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	2201      	movs	r2, #1
 8003ce4:	4393      	bics	r3, r2
 8003ce6:	0019      	movs	r1, r3
 8003ce8:	4b26      	ldr	r3, [pc, #152]	; (8003d84 <HAL_RCC_ClockConfig+0x238>)
 8003cea:	683a      	ldr	r2, [r7, #0]
 8003cec:	430a      	orrs	r2, r1
 8003cee:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cf0:	4b24      	ldr	r3, [pc, #144]	; (8003d84 <HAL_RCC_ClockConfig+0x238>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	4013      	ands	r3, r2
 8003cf8:	683a      	ldr	r2, [r7, #0]
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d001      	beq.n	8003d02 <HAL_RCC_ClockConfig+0x1b6>
    {
      return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e03c      	b.n	8003d7c <HAL_RCC_ClockConfig+0x230>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	2204      	movs	r2, #4
 8003d08:	4013      	ands	r3, r2
 8003d0a:	d009      	beq.n	8003d20 <HAL_RCC_ClockConfig+0x1d4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d0c:	4b1e      	ldr	r3, [pc, #120]	; (8003d88 <HAL_RCC_ClockConfig+0x23c>)
 8003d0e:	68db      	ldr	r3, [r3, #12]
 8003d10:	4a1f      	ldr	r2, [pc, #124]	; (8003d90 <HAL_RCC_ClockConfig+0x244>)
 8003d12:	4013      	ands	r3, r2
 8003d14:	0019      	movs	r1, r3
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	68da      	ldr	r2, [r3, #12]
 8003d1a:	4b1b      	ldr	r3, [pc, #108]	; (8003d88 <HAL_RCC_ClockConfig+0x23c>)
 8003d1c:	430a      	orrs	r2, r1
 8003d1e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	2208      	movs	r2, #8
 8003d26:	4013      	ands	r3, r2
 8003d28:	d00a      	beq.n	8003d40 <HAL_RCC_ClockConfig+0x1f4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003d2a:	4b17      	ldr	r3, [pc, #92]	; (8003d88 <HAL_RCC_ClockConfig+0x23c>)
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	4a19      	ldr	r2, [pc, #100]	; (8003d94 <HAL_RCC_ClockConfig+0x248>)
 8003d30:	4013      	ands	r3, r2
 8003d32:	0019      	movs	r1, r3
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	691b      	ldr	r3, [r3, #16]
 8003d38:	00da      	lsls	r2, r3, #3
 8003d3a:	4b13      	ldr	r3, [pc, #76]	; (8003d88 <HAL_RCC_ClockConfig+0x23c>)
 8003d3c:	430a      	orrs	r2, r1
 8003d3e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d40:	f000 f82e 	bl	8003da0 <HAL_RCC_GetSysClockFreq>
 8003d44:	0001      	movs	r1, r0
 8003d46:	4b10      	ldr	r3, [pc, #64]	; (8003d88 <HAL_RCC_ClockConfig+0x23c>)
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	091b      	lsrs	r3, r3, #4
 8003d4c:	220f      	movs	r2, #15
 8003d4e:	4013      	ands	r3, r2
 8003d50:	4a11      	ldr	r2, [pc, #68]	; (8003d98 <HAL_RCC_ClockConfig+0x24c>)
 8003d52:	5cd3      	ldrb	r3, [r2, r3]
 8003d54:	000a      	movs	r2, r1
 8003d56:	40da      	lsrs	r2, r3
 8003d58:	4b10      	ldr	r3, [pc, #64]	; (8003d9c <HAL_RCC_ClockConfig+0x250>)
 8003d5a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(TICK_INT_PRIORITY);
 8003d5c:	250b      	movs	r5, #11
 8003d5e:	197c      	adds	r4, r7, r5
 8003d60:	2000      	movs	r0, #0
 8003d62:	f7ff f867 	bl	8002e34 <HAL_InitTick>
 8003d66:	0003      	movs	r3, r0
 8003d68:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8003d6a:	197b      	adds	r3, r7, r5
 8003d6c:	781b      	ldrb	r3, [r3, #0]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d003      	beq.n	8003d7a <HAL_RCC_ClockConfig+0x22e>
  {
    return status;
 8003d72:	230b      	movs	r3, #11
 8003d74:	18fb      	adds	r3, r7, r3
 8003d76:	781b      	ldrb	r3, [r3, #0]
 8003d78:	e000      	b.n	8003d7c <HAL_RCC_ClockConfig+0x230>
  }

  return HAL_OK;
 8003d7a:	2300      	movs	r3, #0
}
 8003d7c:	0018      	movs	r0, r3
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	b004      	add	sp, #16
 8003d82:	bdb0      	pop	{r4, r5, r7, pc}
 8003d84:	40022000 	.word	0x40022000
 8003d88:	40021000 	.word	0x40021000
 8003d8c:	00001388 	.word	0x00001388
 8003d90:	fffff8ff 	.word	0xfffff8ff
 8003d94:	ffffc7ff 	.word	0xffffc7ff
 8003d98:	080063c8 	.word	0x080063c8
 8003d9c:	20000004 	.word	0x20000004

08003da0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b086      	sub	sp, #24
 8003da4:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8003da6:	4b3b      	ldr	r3, [pc, #236]	; (8003e94 <HAL_RCC_GetSysClockFreq+0xf4>)
 8003da8:	68db      	ldr	r3, [r3, #12]
 8003daa:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	220c      	movs	r2, #12
 8003db0:	4013      	ands	r3, r2
 8003db2:	2b08      	cmp	r3, #8
 8003db4:	d00e      	beq.n	8003dd4 <HAL_RCC_GetSysClockFreq+0x34>
 8003db6:	2b0c      	cmp	r3, #12
 8003db8:	d00f      	beq.n	8003dda <HAL_RCC_GetSysClockFreq+0x3a>
 8003dba:	2b04      	cmp	r3, #4
 8003dbc:	d157      	bne.n	8003e6e <HAL_RCC_GetSysClockFreq+0xce>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003dbe:	4b35      	ldr	r3, [pc, #212]	; (8003e94 <HAL_RCC_GetSysClockFreq+0xf4>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	2210      	movs	r2, #16
 8003dc4:	4013      	ands	r3, r2
 8003dc6:	d002      	beq.n	8003dce <HAL_RCC_GetSysClockFreq+0x2e>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8003dc8:	4b33      	ldr	r3, [pc, #204]	; (8003e98 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003dca:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8003dcc:	e05d      	b.n	8003e8a <HAL_RCC_GetSysClockFreq+0xea>
        sysclockfreq =  HSI_VALUE;
 8003dce:	4b33      	ldr	r3, [pc, #204]	; (8003e9c <HAL_RCC_GetSysClockFreq+0xfc>)
 8003dd0:	613b      	str	r3, [r7, #16]
      break;
 8003dd2:	e05a      	b.n	8003e8a <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003dd4:	4b32      	ldr	r3, [pc, #200]	; (8003ea0 <HAL_RCC_GetSysClockFreq+0x100>)
 8003dd6:	613b      	str	r3, [r7, #16]
      break;
 8003dd8:	e057      	b.n	8003e8a <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	0c9b      	lsrs	r3, r3, #18
 8003dde:	220f      	movs	r2, #15
 8003de0:	4013      	ands	r3, r2
 8003de2:	4a30      	ldr	r2, [pc, #192]	; (8003ea4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003de4:	5cd3      	ldrb	r3, [r2, r3]
 8003de6:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	0d9b      	lsrs	r3, r3, #22
 8003dec:	2203      	movs	r2, #3
 8003dee:	4013      	ands	r3, r2
 8003df0:	3301      	adds	r3, #1
 8003df2:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003df4:	4b27      	ldr	r3, [pc, #156]	; (8003e94 <HAL_RCC_GetSysClockFreq+0xf4>)
 8003df6:	68da      	ldr	r2, [r3, #12]
 8003df8:	2380      	movs	r3, #128	; 0x80
 8003dfa:	025b      	lsls	r3, r3, #9
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	d00f      	beq.n	8003e20 <HAL_RCC_GetSysClockFreq+0x80>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 8003e00:	68b9      	ldr	r1, [r7, #8]
 8003e02:	000a      	movs	r2, r1
 8003e04:	0152      	lsls	r2, r2, #5
 8003e06:	1a52      	subs	r2, r2, r1
 8003e08:	0193      	lsls	r3, r2, #6
 8003e0a:	1a9b      	subs	r3, r3, r2
 8003e0c:	00db      	lsls	r3, r3, #3
 8003e0e:	185b      	adds	r3, r3, r1
 8003e10:	025b      	lsls	r3, r3, #9
 8003e12:	6879      	ldr	r1, [r7, #4]
 8003e14:	0018      	movs	r0, r3
 8003e16:	f7fc f977 	bl	8000108 <__udivsi3>
 8003e1a:	0003      	movs	r3, r0
 8003e1c:	617b      	str	r3, [r7, #20]
 8003e1e:	e023      	b.n	8003e68 <HAL_RCC_GetSysClockFreq+0xc8>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003e20:	4b1c      	ldr	r3, [pc, #112]	; (8003e94 <HAL_RCC_GetSysClockFreq+0xf4>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	2210      	movs	r2, #16
 8003e26:	4013      	ands	r3, r2
 8003e28:	d00f      	beq.n	8003e4a <HAL_RCC_GetSysClockFreq+0xaa>
        {
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8003e2a:	68b9      	ldr	r1, [r7, #8]
 8003e2c:	000a      	movs	r2, r1
 8003e2e:	0152      	lsls	r2, r2, #5
 8003e30:	1a52      	subs	r2, r2, r1
 8003e32:	0193      	lsls	r3, r2, #6
 8003e34:	1a9b      	subs	r3, r3, r2
 8003e36:	00db      	lsls	r3, r3, #3
 8003e38:	185b      	adds	r3, r3, r1
 8003e3a:	021b      	lsls	r3, r3, #8
 8003e3c:	6879      	ldr	r1, [r7, #4]
 8003e3e:	0018      	movs	r0, r3
 8003e40:	f7fc f962 	bl	8000108 <__udivsi3>
 8003e44:	0003      	movs	r3, r0
 8003e46:	617b      	str	r3, [r7, #20]
 8003e48:	e00e      	b.n	8003e68 <HAL_RCC_GetSysClockFreq+0xc8>
        }
        else
        {
         pllvco = (HSI_VALUE * pllm) / plld;
 8003e4a:	68b9      	ldr	r1, [r7, #8]
 8003e4c:	000a      	movs	r2, r1
 8003e4e:	0152      	lsls	r2, r2, #5
 8003e50:	1a52      	subs	r2, r2, r1
 8003e52:	0193      	lsls	r3, r2, #6
 8003e54:	1a9b      	subs	r3, r3, r2
 8003e56:	00db      	lsls	r3, r3, #3
 8003e58:	185b      	adds	r3, r3, r1
 8003e5a:	029b      	lsls	r3, r3, #10
 8003e5c:	6879      	ldr	r1, [r7, #4]
 8003e5e:	0018      	movs	r0, r3
 8003e60:	f7fc f952 	bl	8000108 <__udivsi3>
 8003e64:	0003      	movs	r3, r0
 8003e66:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	613b      	str	r3, [r7, #16]
      break;
 8003e6c:	e00d      	b.n	8003e8a <HAL_RCC_GetSysClockFreq+0xea>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003e6e:	4b09      	ldr	r3, [pc, #36]	; (8003e94 <HAL_RCC_GetSysClockFreq+0xf4>)
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	0b5b      	lsrs	r3, r3, #13
 8003e74:	2207      	movs	r2, #7
 8003e76:	4013      	ands	r3, r2
 8003e78:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	3301      	adds	r3, #1
 8003e7e:	2280      	movs	r2, #128	; 0x80
 8003e80:	0212      	lsls	r2, r2, #8
 8003e82:	409a      	lsls	r2, r3
 8003e84:	0013      	movs	r3, r2
 8003e86:	613b      	str	r3, [r7, #16]
      break;
 8003e88:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8003e8a:	693b      	ldr	r3, [r7, #16]
}
 8003e8c:	0018      	movs	r0, r3
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	b006      	add	sp, #24
 8003e92:	bd80      	pop	{r7, pc}
 8003e94:	40021000 	.word	0x40021000
 8003e98:	003d0900 	.word	0x003d0900
 8003e9c:	00f42400 	.word	0x00f42400
 8003ea0:	007a1200 	.word	0x007a1200
 8003ea4:	080063d8 	.word	0x080063d8

08003ea8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b082      	sub	sp, #8
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d101      	bne.n	8003eba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e059      	b.n	8003f6e <HAL_SPI_Init+0xc6>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2251      	movs	r2, #81	; 0x51
 8003ec4:	5c9b      	ldrb	r3, [r3, r2]
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d107      	bne.n	8003edc <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2250      	movs	r2, #80	; 0x50
 8003ed0:	2100      	movs	r1, #0
 8003ed2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	0018      	movs	r0, r3
 8003ed8:	f7fe fcc8 	bl	800286c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2251      	movs	r2, #81	; 0x51
 8003ee0:	2102      	movs	r1, #2
 8003ee2:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	2140      	movs	r1, #64	; 0x40
 8003ef0:	438a      	bics	r2, r1
 8003ef2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	685a      	ldr	r2, [r3, #4]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	431a      	orrs	r2, r3
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	68db      	ldr	r3, [r3, #12]
 8003f02:	431a      	orrs	r2, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	691b      	ldr	r3, [r3, #16]
 8003f08:	431a      	orrs	r2, r3
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	695b      	ldr	r3, [r3, #20]
 8003f0e:	431a      	orrs	r2, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6999      	ldr	r1, [r3, #24]
 8003f14:	2380      	movs	r3, #128	; 0x80
 8003f16:	009b      	lsls	r3, r3, #2
 8003f18:	400b      	ands	r3, r1
 8003f1a:	431a      	orrs	r2, r3
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	69db      	ldr	r3, [r3, #28]
 8003f20:	431a      	orrs	r2, r3
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a1b      	ldr	r3, [r3, #32]
 8003f26:	431a      	orrs	r2, r3
 8003f28:	0011      	movs	r1, r2
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	430a      	orrs	r2, r1
 8003f34:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	699b      	ldr	r3, [r3, #24]
 8003f3a:	0c1b      	lsrs	r3, r3, #16
 8003f3c:	2204      	movs	r2, #4
 8003f3e:	4013      	ands	r3, r2
 8003f40:	0019      	movs	r1, r3
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	430a      	orrs	r2, r1
 8003f4c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	69da      	ldr	r2, [r3, #28]
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4907      	ldr	r1, [pc, #28]	; (8003f78 <HAL_SPI_Init+0xd0>)
 8003f5a:	400a      	ands	r2, r1
 8003f5c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2251      	movs	r2, #81	; 0x51
 8003f68:	2101      	movs	r1, #1
 8003f6a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f6c:	2300      	movs	r3, #0
}
 8003f6e:	0018      	movs	r0, r3
 8003f70:	46bd      	mov	sp, r7
 8003f72:	b002      	add	sp, #8
 8003f74:	bd80      	pop	{r7, pc}
 8003f76:	46c0      	nop			; (mov r8, r8)
 8003f78:	fffff7ff 	.word	0xfffff7ff

08003f7c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b088      	sub	sp, #32
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	60f8      	str	r0, [r7, #12]
 8003f84:	60b9      	str	r1, [r7, #8]
 8003f86:	603b      	str	r3, [r7, #0]
 8003f88:	1dbb      	adds	r3, r7, #6
 8003f8a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003f8c:	231f      	movs	r3, #31
 8003f8e:	18fb      	adds	r3, r7, r3
 8003f90:	2200      	movs	r2, #0
 8003f92:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2250      	movs	r2, #80	; 0x50
 8003f98:	5c9b      	ldrb	r3, [r3, r2]
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d101      	bne.n	8003fa2 <HAL_SPI_Transmit+0x26>
 8003f9e:	2302      	movs	r3, #2
 8003fa0:	e136      	b.n	8004210 <HAL_SPI_Transmit+0x294>
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2250      	movs	r2, #80	; 0x50
 8003fa6:	2101      	movs	r1, #1
 8003fa8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003faa:	f7fe ff6d 	bl	8002e88 <HAL_GetTick>
 8003fae:	0003      	movs	r3, r0
 8003fb0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003fb2:	2316      	movs	r3, #22
 8003fb4:	18fb      	adds	r3, r7, r3
 8003fb6:	1dba      	adds	r2, r7, #6
 8003fb8:	8812      	ldrh	r2, [r2, #0]
 8003fba:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	2251      	movs	r2, #81	; 0x51
 8003fc0:	5c9b      	ldrb	r3, [r3, r2]
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	2b01      	cmp	r3, #1
 8003fc6:	d004      	beq.n	8003fd2 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8003fc8:	231f      	movs	r3, #31
 8003fca:	18fb      	adds	r3, r7, r3
 8003fcc:	2202      	movs	r2, #2
 8003fce:	701a      	strb	r2, [r3, #0]
    goto error;
 8003fd0:	e113      	b.n	80041fa <HAL_SPI_Transmit+0x27e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003fd2:	68bb      	ldr	r3, [r7, #8]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d003      	beq.n	8003fe0 <HAL_SPI_Transmit+0x64>
 8003fd8:	1dbb      	adds	r3, r7, #6
 8003fda:	881b      	ldrh	r3, [r3, #0]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d104      	bne.n	8003fea <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8003fe0:	231f      	movs	r3, #31
 8003fe2:	18fb      	adds	r3, r7, r3
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	701a      	strb	r2, [r3, #0]
    goto error;
 8003fe8:	e107      	b.n	80041fa <HAL_SPI_Transmit+0x27e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2251      	movs	r2, #81	; 0x51
 8003fee:	2103      	movs	r1, #3
 8003ff0:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	68ba      	ldr	r2, [r7, #8]
 8003ffc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	1dba      	adds	r2, r7, #6
 8004002:	8812      	ldrh	r2, [r2, #0]
 8004004:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	1dba      	adds	r2, r7, #6
 800400a:	8812      	ldrh	r2, [r2, #0]
 800400c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	2200      	movs	r2, #0
 8004012:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	2200      	movs	r2, #0
 8004018:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2200      	movs	r2, #0
 800401e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	2200      	movs	r2, #0
 8004024:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	689a      	ldr	r2, [r3, #8]
 8004030:	2380      	movs	r3, #128	; 0x80
 8004032:	021b      	lsls	r3, r3, #8
 8004034:	429a      	cmp	r2, r3
 8004036:	d108      	bne.n	800404a <HAL_SPI_Transmit+0xce>
  {
    SPI_1LINE_TX(hspi);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	681a      	ldr	r2, [r3, #0]
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	2180      	movs	r1, #128	; 0x80
 8004044:	01c9      	lsls	r1, r1, #7
 8004046:	430a      	orrs	r2, r1
 8004048:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	2240      	movs	r2, #64	; 0x40
 8004052:	4013      	ands	r3, r2
 8004054:	2b40      	cmp	r3, #64	; 0x40
 8004056:	d007      	beq.n	8004068 <HAL_SPI_Transmit+0xec>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2140      	movs	r1, #64	; 0x40
 8004064:	430a      	orrs	r2, r1
 8004066:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	68da      	ldr	r2, [r3, #12]
 800406c:	2380      	movs	r3, #128	; 0x80
 800406e:	011b      	lsls	r3, r3, #4
 8004070:	429a      	cmp	r2, r3
 8004072:	d14e      	bne.n	8004112 <HAL_SPI_Transmit+0x196>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d004      	beq.n	8004086 <HAL_SPI_Transmit+0x10a>
 800407c:	2316      	movs	r3, #22
 800407e:	18fb      	adds	r3, r7, r3
 8004080:	881b      	ldrh	r3, [r3, #0]
 8004082:	2b01      	cmp	r3, #1
 8004084:	d13f      	bne.n	8004106 <HAL_SPI_Transmit+0x18a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800408a:	881a      	ldrh	r2, [r3, #0]
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004096:	1c9a      	adds	r2, r3, #2
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040a0:	b29b      	uxth	r3, r3
 80040a2:	3b01      	subs	r3, #1
 80040a4:	b29a      	uxth	r2, r3
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80040aa:	e02c      	b.n	8004106 <HAL_SPI_Transmit+0x18a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	689b      	ldr	r3, [r3, #8]
 80040b2:	2202      	movs	r2, #2
 80040b4:	4013      	ands	r3, r2
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d112      	bne.n	80040e0 <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040be:	881a      	ldrh	r2, [r3, #0]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ca:	1c9a      	adds	r2, r3, #2
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	3b01      	subs	r3, #1
 80040d8:	b29a      	uxth	r2, r3
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	86da      	strh	r2, [r3, #54]	; 0x36
 80040de:	e012      	b.n	8004106 <HAL_SPI_Transmit+0x18a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80040e0:	f7fe fed2 	bl	8002e88 <HAL_GetTick>
 80040e4:	0002      	movs	r2, r0
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	683a      	ldr	r2, [r7, #0]
 80040ec:	429a      	cmp	r2, r3
 80040ee:	d802      	bhi.n	80040f6 <HAL_SPI_Transmit+0x17a>
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	3301      	adds	r3, #1
 80040f4:	d102      	bne.n	80040fc <HAL_SPI_Transmit+0x180>
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d104      	bne.n	8004106 <HAL_SPI_Transmit+0x18a>
        {
          errorcode = HAL_TIMEOUT;
 80040fc:	231f      	movs	r3, #31
 80040fe:	18fb      	adds	r3, r7, r3
 8004100:	2203      	movs	r2, #3
 8004102:	701a      	strb	r2, [r3, #0]
          goto error;
 8004104:	e079      	b.n	80041fa <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800410a:	b29b      	uxth	r3, r3
 800410c:	2b00      	cmp	r3, #0
 800410e:	d1cd      	bne.n	80040ac <HAL_SPI_Transmit+0x130>
 8004110:	e04f      	b.n	80041b2 <HAL_SPI_Transmit+0x236>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d004      	beq.n	8004124 <HAL_SPI_Transmit+0x1a8>
 800411a:	2316      	movs	r3, #22
 800411c:	18fb      	adds	r3, r7, r3
 800411e:	881b      	ldrh	r3, [r3, #0]
 8004120:	2b01      	cmp	r3, #1
 8004122:	d141      	bne.n	80041a8 <HAL_SPI_Transmit+0x22c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	330c      	adds	r3, #12
 800412e:	7812      	ldrb	r2, [r2, #0]
 8004130:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004136:	1c5a      	adds	r2, r3, #1
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004140:	b29b      	uxth	r3, r3
 8004142:	3b01      	subs	r3, #1
 8004144:	b29a      	uxth	r2, r3
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800414a:	e02d      	b.n	80041a8 <HAL_SPI_Transmit+0x22c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	689b      	ldr	r3, [r3, #8]
 8004152:	2202      	movs	r2, #2
 8004154:	4013      	ands	r3, r2
 8004156:	2b02      	cmp	r3, #2
 8004158:	d113      	bne.n	8004182 <HAL_SPI_Transmit+0x206>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	330c      	adds	r3, #12
 8004164:	7812      	ldrb	r2, [r2, #0]
 8004166:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800416c:	1c5a      	adds	r2, r3, #1
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004176:	b29b      	uxth	r3, r3
 8004178:	3b01      	subs	r3, #1
 800417a:	b29a      	uxth	r2, r3
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004180:	e012      	b.n	80041a8 <HAL_SPI_Transmit+0x22c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004182:	f7fe fe81 	bl	8002e88 <HAL_GetTick>
 8004186:	0002      	movs	r2, r0
 8004188:	69bb      	ldr	r3, [r7, #24]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	683a      	ldr	r2, [r7, #0]
 800418e:	429a      	cmp	r2, r3
 8004190:	d802      	bhi.n	8004198 <HAL_SPI_Transmit+0x21c>
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	3301      	adds	r3, #1
 8004196:	d102      	bne.n	800419e <HAL_SPI_Transmit+0x222>
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d104      	bne.n	80041a8 <HAL_SPI_Transmit+0x22c>
        {
          errorcode = HAL_TIMEOUT;
 800419e:	231f      	movs	r3, #31
 80041a0:	18fb      	adds	r3, r7, r3
 80041a2:	2203      	movs	r2, #3
 80041a4:	701a      	strb	r2, [r3, #0]
          goto error;
 80041a6:	e028      	b.n	80041fa <HAL_SPI_Transmit+0x27e>
    while (hspi->TxXferCount > 0U)
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d1cc      	bne.n	800414c <HAL_SPI_Transmit+0x1d0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80041b2:	69ba      	ldr	r2, [r7, #24]
 80041b4:	6839      	ldr	r1, [r7, #0]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	0018      	movs	r0, r3
 80041ba:	f000 fbe1 	bl	8004980 <SPI_EndRxTxTransaction>
 80041be:	1e03      	subs	r3, r0, #0
 80041c0:	d002      	beq.n	80041c8 <HAL_SPI_Transmit+0x24c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2220      	movs	r2, #32
 80041c6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d10a      	bne.n	80041e6 <HAL_SPI_Transmit+0x26a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80041d0:	2300      	movs	r3, #0
 80041d2:	613b      	str	r3, [r7, #16]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	613b      	str	r3, [r7, #16]
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	689b      	ldr	r3, [r3, #8]
 80041e2:	613b      	str	r3, [r7, #16]
 80041e4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d004      	beq.n	80041f8 <HAL_SPI_Transmit+0x27c>
  {
    errorcode = HAL_ERROR;
 80041ee:	231f      	movs	r3, #31
 80041f0:	18fb      	adds	r3, r7, r3
 80041f2:	2201      	movs	r2, #1
 80041f4:	701a      	strb	r2, [r3, #0]
 80041f6:	e000      	b.n	80041fa <HAL_SPI_Transmit+0x27e>
  }

error:
 80041f8:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2251      	movs	r2, #81	; 0x51
 80041fe:	2101      	movs	r1, #1
 8004200:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2250      	movs	r2, #80	; 0x50
 8004206:	2100      	movs	r1, #0
 8004208:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800420a:	231f      	movs	r3, #31
 800420c:	18fb      	adds	r3, r7, r3
 800420e:	781b      	ldrb	r3, [r3, #0]
}
 8004210:	0018      	movs	r0, r3
 8004212:	46bd      	mov	sp, r7
 8004214:	b008      	add	sp, #32
 8004216:	bd80      	pop	{r7, pc}

08004218 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004218:	b590      	push	{r4, r7, lr}
 800421a:	b089      	sub	sp, #36	; 0x24
 800421c:	af02      	add	r7, sp, #8
 800421e:	60f8      	str	r0, [r7, #12]
 8004220:	60b9      	str	r1, [r7, #8]
 8004222:	603b      	str	r3, [r7, #0]
 8004224:	1dbb      	adds	r3, r7, #6
 8004226:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004228:	2317      	movs	r3, #23
 800422a:	18fb      	adds	r3, r7, r3
 800422c:	2200      	movs	r2, #0
 800422e:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	685a      	ldr	r2, [r3, #4]
 8004234:	2382      	movs	r3, #130	; 0x82
 8004236:	005b      	lsls	r3, r3, #1
 8004238:	429a      	cmp	r2, r3
 800423a:	d113      	bne.n	8004264 <HAL_SPI_Receive+0x4c>
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d10f      	bne.n	8004264 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	2251      	movs	r2, #81	; 0x51
 8004248:	2104      	movs	r1, #4
 800424a:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800424c:	1dbb      	adds	r3, r7, #6
 800424e:	881c      	ldrh	r4, [r3, #0]
 8004250:	68ba      	ldr	r2, [r7, #8]
 8004252:	68b9      	ldr	r1, [r7, #8]
 8004254:	68f8      	ldr	r0, [r7, #12]
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	9300      	str	r3, [sp, #0]
 800425a:	0023      	movs	r3, r4
 800425c:	f000 f8fa 	bl	8004454 <HAL_SPI_TransmitReceive>
 8004260:	0003      	movs	r3, r0
 8004262:	e0f1      	b.n	8004448 <HAL_SPI_Receive+0x230>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2250      	movs	r2, #80	; 0x50
 8004268:	5c9b      	ldrb	r3, [r3, r2]
 800426a:	2b01      	cmp	r3, #1
 800426c:	d101      	bne.n	8004272 <HAL_SPI_Receive+0x5a>
 800426e:	2302      	movs	r3, #2
 8004270:	e0ea      	b.n	8004448 <HAL_SPI_Receive+0x230>
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2250      	movs	r2, #80	; 0x50
 8004276:	2101      	movs	r1, #1
 8004278:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800427a:	f7fe fe05 	bl	8002e88 <HAL_GetTick>
 800427e:	0003      	movs	r3, r0
 8004280:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2251      	movs	r2, #81	; 0x51
 8004286:	5c9b      	ldrb	r3, [r3, r2]
 8004288:	b2db      	uxtb	r3, r3
 800428a:	2b01      	cmp	r3, #1
 800428c:	d004      	beq.n	8004298 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 800428e:	2317      	movs	r3, #23
 8004290:	18fb      	adds	r3, r7, r3
 8004292:	2202      	movs	r2, #2
 8004294:	701a      	strb	r2, [r3, #0]
    goto error;
 8004296:	e0cc      	b.n	8004432 <HAL_SPI_Receive+0x21a>
  }

  if ((pData == NULL) || (Size == 0U))
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d003      	beq.n	80042a6 <HAL_SPI_Receive+0x8e>
 800429e:	1dbb      	adds	r3, r7, #6
 80042a0:	881b      	ldrh	r3, [r3, #0]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d104      	bne.n	80042b0 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 80042a6:	2317      	movs	r3, #23
 80042a8:	18fb      	adds	r3, r7, r3
 80042aa:	2201      	movs	r2, #1
 80042ac:	701a      	strb	r2, [r3, #0]
    goto error;
 80042ae:	e0c0      	b.n	8004432 <HAL_SPI_Receive+0x21a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2251      	movs	r2, #81	; 0x51
 80042b4:	2104      	movs	r1, #4
 80042b6:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2200      	movs	r2, #0
 80042bc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	68ba      	ldr	r2, [r7, #8]
 80042c2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	1dba      	adds	r2, r7, #6
 80042c8:	8812      	ldrh	r2, [r2, #0]
 80042ca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	1dba      	adds	r2, r7, #6
 80042d0:	8812      	ldrh	r2, [r2, #0]
 80042d2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2200      	movs	r2, #0
 80042d8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2200      	movs	r2, #0
 80042de:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2200      	movs	r2, #0
 80042e4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2200      	movs	r2, #0
 80042ea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2200      	movs	r2, #0
 80042f0:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	689a      	ldr	r2, [r3, #8]
 80042f6:	2380      	movs	r3, #128	; 0x80
 80042f8:	021b      	lsls	r3, r3, #8
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d107      	bne.n	800430e <HAL_SPI_Receive+0xf6>
  {
    SPI_1LINE_RX(hspi);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	4951      	ldr	r1, [pc, #324]	; (8004450 <HAL_SPI_Receive+0x238>)
 800430a:	400a      	ands	r2, r1
 800430c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2240      	movs	r2, #64	; 0x40
 8004316:	4013      	ands	r3, r2
 8004318:	2b40      	cmp	r3, #64	; 0x40
 800431a:	d007      	beq.n	800432c <HAL_SPI_Receive+0x114>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	2140      	movs	r1, #64	; 0x40
 8004328:	430a      	orrs	r2, r1
 800432a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	68db      	ldr	r3, [r3, #12]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d164      	bne.n	80043fe <HAL_SPI_Receive+0x1e6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004334:	e02f      	b.n	8004396 <HAL_SPI_Receive+0x17e>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	689b      	ldr	r3, [r3, #8]
 800433c:	2201      	movs	r2, #1
 800433e:	4013      	ands	r3, r2
 8004340:	2b01      	cmp	r3, #1
 8004342:	d115      	bne.n	8004370 <HAL_SPI_Receive+0x158>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	330c      	adds	r3, #12
 800434a:	001a      	movs	r2, r3
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004350:	7812      	ldrb	r2, [r2, #0]
 8004352:	b2d2      	uxtb	r2, r2
 8004354:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800435a:	1c5a      	adds	r2, r3, #1
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004364:	b29b      	uxth	r3, r3
 8004366:	3b01      	subs	r3, #1
 8004368:	b29a      	uxth	r2, r3
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800436e:	e012      	b.n	8004396 <HAL_SPI_Receive+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004370:	f7fe fd8a 	bl	8002e88 <HAL_GetTick>
 8004374:	0002      	movs	r2, r0
 8004376:	693b      	ldr	r3, [r7, #16]
 8004378:	1ad3      	subs	r3, r2, r3
 800437a:	683a      	ldr	r2, [r7, #0]
 800437c:	429a      	cmp	r2, r3
 800437e:	d802      	bhi.n	8004386 <HAL_SPI_Receive+0x16e>
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	3301      	adds	r3, #1
 8004384:	d102      	bne.n	800438c <HAL_SPI_Receive+0x174>
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d104      	bne.n	8004396 <HAL_SPI_Receive+0x17e>
        {
          errorcode = HAL_TIMEOUT;
 800438c:	2317      	movs	r3, #23
 800438e:	18fb      	adds	r3, r7, r3
 8004390:	2203      	movs	r2, #3
 8004392:	701a      	strb	r2, [r3, #0]
          goto error;
 8004394:	e04d      	b.n	8004432 <HAL_SPI_Receive+0x21a>
    while (hspi->RxXferCount > 0U)
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800439a:	b29b      	uxth	r3, r3
 800439c:	2b00      	cmp	r3, #0
 800439e:	d1ca      	bne.n	8004336 <HAL_SPI_Receive+0x11e>
 80043a0:	e032      	b.n	8004408 <HAL_SPI_Receive+0x1f0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	2201      	movs	r2, #1
 80043aa:	4013      	ands	r3, r2
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d113      	bne.n	80043d8 <HAL_SPI_Receive+0x1c0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	68da      	ldr	r2, [r3, #12]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043ba:	b292      	uxth	r2, r2
 80043bc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043c2:	1c9a      	adds	r2, r3, #2
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043cc:	b29b      	uxth	r3, r3
 80043ce:	3b01      	subs	r3, #1
 80043d0:	b29a      	uxth	r2, r3
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80043d6:	e012      	b.n	80043fe <HAL_SPI_Receive+0x1e6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80043d8:	f7fe fd56 	bl	8002e88 <HAL_GetTick>
 80043dc:	0002      	movs	r2, r0
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	1ad3      	subs	r3, r2, r3
 80043e2:	683a      	ldr	r2, [r7, #0]
 80043e4:	429a      	cmp	r2, r3
 80043e6:	d802      	bhi.n	80043ee <HAL_SPI_Receive+0x1d6>
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	3301      	adds	r3, #1
 80043ec:	d102      	bne.n	80043f4 <HAL_SPI_Receive+0x1dc>
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d104      	bne.n	80043fe <HAL_SPI_Receive+0x1e6>
        {
          errorcode = HAL_TIMEOUT;
 80043f4:	2317      	movs	r3, #23
 80043f6:	18fb      	adds	r3, r7, r3
 80043f8:	2203      	movs	r2, #3
 80043fa:	701a      	strb	r2, [r3, #0]
          goto error;
 80043fc:	e019      	b.n	8004432 <HAL_SPI_Receive+0x21a>
    while (hspi->RxXferCount > 0U)
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004402:	b29b      	uxth	r3, r3
 8004404:	2b00      	cmp	r3, #0
 8004406:	d1cc      	bne.n	80043a2 <HAL_SPI_Receive+0x18a>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004408:	693a      	ldr	r2, [r7, #16]
 800440a:	6839      	ldr	r1, [r7, #0]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	0018      	movs	r0, r3
 8004410:	f000 fa4c 	bl	80048ac <SPI_EndRxTransaction>
 8004414:	1e03      	subs	r3, r0, #0
 8004416:	d002      	beq.n	800441e <HAL_SPI_Receive+0x206>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2220      	movs	r2, #32
 800441c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004422:	2b00      	cmp	r3, #0
 8004424:	d004      	beq.n	8004430 <HAL_SPI_Receive+0x218>
  {
    errorcode = HAL_ERROR;
 8004426:	2317      	movs	r3, #23
 8004428:	18fb      	adds	r3, r7, r3
 800442a:	2201      	movs	r2, #1
 800442c:	701a      	strb	r2, [r3, #0]
 800442e:	e000      	b.n	8004432 <HAL_SPI_Receive+0x21a>
  }

error :
 8004430:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2251      	movs	r2, #81	; 0x51
 8004436:	2101      	movs	r1, #1
 8004438:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2250      	movs	r2, #80	; 0x50
 800443e:	2100      	movs	r1, #0
 8004440:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8004442:	2317      	movs	r3, #23
 8004444:	18fb      	adds	r3, r7, r3
 8004446:	781b      	ldrb	r3, [r3, #0]
}
 8004448:	0018      	movs	r0, r3
 800444a:	46bd      	mov	sp, r7
 800444c:	b007      	add	sp, #28
 800444e:	bd90      	pop	{r4, r7, pc}
 8004450:	ffffbfff 	.word	0xffffbfff

08004454 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b08c      	sub	sp, #48	; 0x30
 8004458:	af00      	add	r7, sp, #0
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	60b9      	str	r1, [r7, #8]
 800445e:	607a      	str	r2, [r7, #4]
 8004460:	001a      	movs	r2, r3
 8004462:	1cbb      	adds	r3, r7, #2
 8004464:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004466:	2301      	movs	r3, #1
 8004468:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800446a:	232b      	movs	r3, #43	; 0x2b
 800446c:	18fb      	adds	r3, r7, r3
 800446e:	2200      	movs	r2, #0
 8004470:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2250      	movs	r2, #80	; 0x50
 8004476:	5c9b      	ldrb	r3, [r3, r2]
 8004478:	2b01      	cmp	r3, #1
 800447a:	d101      	bne.n	8004480 <HAL_SPI_TransmitReceive+0x2c>
 800447c:	2302      	movs	r3, #2
 800447e:	e1a1      	b.n	80047c4 <HAL_SPI_TransmitReceive+0x370>
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2250      	movs	r2, #80	; 0x50
 8004484:	2101      	movs	r1, #1
 8004486:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004488:	f7fe fcfe 	bl	8002e88 <HAL_GetTick>
 800448c:	0003      	movs	r3, r0
 800448e:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004490:	2023      	movs	r0, #35	; 0x23
 8004492:	183b      	adds	r3, r7, r0
 8004494:	68fa      	ldr	r2, [r7, #12]
 8004496:	2151      	movs	r1, #81	; 0x51
 8004498:	5c52      	ldrb	r2, [r2, r1]
 800449a:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80044a2:	231a      	movs	r3, #26
 80044a4:	18fb      	adds	r3, r7, r3
 80044a6:	1cba      	adds	r2, r7, #2
 80044a8:	8812      	ldrh	r2, [r2, #0]
 80044aa:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80044ac:	183b      	adds	r3, r7, r0
 80044ae:	781b      	ldrb	r3, [r3, #0]
 80044b0:	2b01      	cmp	r3, #1
 80044b2:	d012      	beq.n	80044da <HAL_SPI_TransmitReceive+0x86>
 80044b4:	69fa      	ldr	r2, [r7, #28]
 80044b6:	2382      	movs	r3, #130	; 0x82
 80044b8:	005b      	lsls	r3, r3, #1
 80044ba:	429a      	cmp	r2, r3
 80044bc:	d108      	bne.n	80044d0 <HAL_SPI_TransmitReceive+0x7c>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d104      	bne.n	80044d0 <HAL_SPI_TransmitReceive+0x7c>
 80044c6:	2323      	movs	r3, #35	; 0x23
 80044c8:	18fb      	adds	r3, r7, r3
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	2b04      	cmp	r3, #4
 80044ce:	d004      	beq.n	80044da <HAL_SPI_TransmitReceive+0x86>
  {
    errorcode = HAL_BUSY;
 80044d0:	232b      	movs	r3, #43	; 0x2b
 80044d2:	18fb      	adds	r3, r7, r3
 80044d4:	2202      	movs	r2, #2
 80044d6:	701a      	strb	r2, [r3, #0]
    goto error;
 80044d8:	e169      	b.n	80047ae <HAL_SPI_TransmitReceive+0x35a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80044da:	68bb      	ldr	r3, [r7, #8]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d006      	beq.n	80044ee <HAL_SPI_TransmitReceive+0x9a>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d003      	beq.n	80044ee <HAL_SPI_TransmitReceive+0x9a>
 80044e6:	1cbb      	adds	r3, r7, #2
 80044e8:	881b      	ldrh	r3, [r3, #0]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d104      	bne.n	80044f8 <HAL_SPI_TransmitReceive+0xa4>
  {
    errorcode = HAL_ERROR;
 80044ee:	232b      	movs	r3, #43	; 0x2b
 80044f0:	18fb      	adds	r3, r7, r3
 80044f2:	2201      	movs	r2, #1
 80044f4:	701a      	strb	r2, [r3, #0]
    goto error;
 80044f6:	e15a      	b.n	80047ae <HAL_SPI_TransmitReceive+0x35a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	2251      	movs	r2, #81	; 0x51
 80044fc:	5c9b      	ldrb	r3, [r3, r2]
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	2b04      	cmp	r3, #4
 8004502:	d003      	beq.n	800450c <HAL_SPI_TransmitReceive+0xb8>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2251      	movs	r2, #81	; 0x51
 8004508:	2105      	movs	r1, #5
 800450a:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2200      	movs	r2, #0
 8004510:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	1cba      	adds	r2, r7, #2
 800451c:	8812      	ldrh	r2, [r2, #0]
 800451e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	1cba      	adds	r2, r7, #2
 8004524:	8812      	ldrh	r2, [r2, #0]
 8004526:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	68ba      	ldr	r2, [r7, #8]
 800452c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	1cba      	adds	r2, r7, #2
 8004532:	8812      	ldrh	r2, [r2, #0]
 8004534:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	1cba      	adds	r2, r7, #2
 800453a:	8812      	ldrh	r2, [r2, #0]
 800453c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2200      	movs	r2, #0
 8004542:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2200      	movs	r2, #0
 8004548:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	2240      	movs	r2, #64	; 0x40
 8004552:	4013      	ands	r3, r2
 8004554:	2b40      	cmp	r3, #64	; 0x40
 8004556:	d007      	beq.n	8004568 <HAL_SPI_TransmitReceive+0x114>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	2140      	movs	r1, #64	; 0x40
 8004564:	430a      	orrs	r2, r1
 8004566:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	68da      	ldr	r2, [r3, #12]
 800456c:	2380      	movs	r3, #128	; 0x80
 800456e:	011b      	lsls	r3, r3, #4
 8004570:	429a      	cmp	r2, r3
 8004572:	d000      	beq.n	8004576 <HAL_SPI_TransmitReceive+0x122>
 8004574:	e07a      	b.n	800466c <HAL_SPI_TransmitReceive+0x218>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	685b      	ldr	r3, [r3, #4]
 800457a:	2b00      	cmp	r3, #0
 800457c:	d004      	beq.n	8004588 <HAL_SPI_TransmitReceive+0x134>
 800457e:	231a      	movs	r3, #26
 8004580:	18fb      	adds	r3, r7, r3
 8004582:	881b      	ldrh	r3, [r3, #0]
 8004584:	2b01      	cmp	r3, #1
 8004586:	d166      	bne.n	8004656 <HAL_SPI_TransmitReceive+0x202>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800458c:	881a      	ldrh	r2, [r3, #0]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004598:	1c9a      	adds	r2, r3, #2
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045a2:	b29b      	uxth	r3, r3
 80045a4:	3b01      	subs	r3, #1
 80045a6:	b29a      	uxth	r2, r3
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045ac:	e053      	b.n	8004656 <HAL_SPI_TransmitReceive+0x202>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	2202      	movs	r2, #2
 80045b6:	4013      	ands	r3, r2
 80045b8:	2b02      	cmp	r3, #2
 80045ba:	d11b      	bne.n	80045f4 <HAL_SPI_TransmitReceive+0x1a0>
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045c0:	b29b      	uxth	r3, r3
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d016      	beq.n	80045f4 <HAL_SPI_TransmitReceive+0x1a0>
 80045c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045c8:	2b01      	cmp	r3, #1
 80045ca:	d113      	bne.n	80045f4 <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045d0:	881a      	ldrh	r2, [r3, #0]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045dc:	1c9a      	adds	r2, r3, #2
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045e6:	b29b      	uxth	r3, r3
 80045e8:	3b01      	subs	r3, #1
 80045ea:	b29a      	uxth	r2, r3
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80045f0:	2300      	movs	r3, #0
 80045f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	2201      	movs	r2, #1
 80045fc:	4013      	ands	r3, r2
 80045fe:	2b01      	cmp	r3, #1
 8004600:	d119      	bne.n	8004636 <HAL_SPI_TransmitReceive+0x1e2>
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004606:	b29b      	uxth	r3, r3
 8004608:	2b00      	cmp	r3, #0
 800460a:	d014      	beq.n	8004636 <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	68da      	ldr	r2, [r3, #12]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004616:	b292      	uxth	r2, r2
 8004618:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800461e:	1c9a      	adds	r2, r3, #2
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004628:	b29b      	uxth	r3, r3
 800462a:	3b01      	subs	r3, #1
 800462c:	b29a      	uxth	r2, r3
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004632:	2301      	movs	r3, #1
 8004634:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004636:	f7fe fc27 	bl	8002e88 <HAL_GetTick>
 800463a:	0002      	movs	r2, r0
 800463c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800463e:	1ad3      	subs	r3, r2, r3
 8004640:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004642:	429a      	cmp	r2, r3
 8004644:	d807      	bhi.n	8004656 <HAL_SPI_TransmitReceive+0x202>
 8004646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004648:	3301      	adds	r3, #1
 800464a:	d004      	beq.n	8004656 <HAL_SPI_TransmitReceive+0x202>
      {
        errorcode = HAL_TIMEOUT;
 800464c:	232b      	movs	r3, #43	; 0x2b
 800464e:	18fb      	adds	r3, r7, r3
 8004650:	2203      	movs	r2, #3
 8004652:	701a      	strb	r2, [r3, #0]
        goto error;
 8004654:	e0ab      	b.n	80047ae <HAL_SPI_TransmitReceive+0x35a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800465a:	b29b      	uxth	r3, r3
 800465c:	2b00      	cmp	r3, #0
 800465e:	d1a6      	bne.n	80045ae <HAL_SPI_TransmitReceive+0x15a>
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004664:	b29b      	uxth	r3, r3
 8004666:	2b00      	cmp	r3, #0
 8004668:	d1a1      	bne.n	80045ae <HAL_SPI_TransmitReceive+0x15a>
 800466a:	e07f      	b.n	800476c <HAL_SPI_TransmitReceive+0x318>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d005      	beq.n	8004680 <HAL_SPI_TransmitReceive+0x22c>
 8004674:	231a      	movs	r3, #26
 8004676:	18fb      	adds	r3, r7, r3
 8004678:	881b      	ldrh	r3, [r3, #0]
 800467a:	2b01      	cmp	r3, #1
 800467c:	d000      	beq.n	8004680 <HAL_SPI_TransmitReceive+0x22c>
 800467e:	e06b      	b.n	8004758 <HAL_SPI_TransmitReceive+0x304>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	330c      	adds	r3, #12
 800468a:	7812      	ldrb	r2, [r2, #0]
 800468c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004692:	1c5a      	adds	r2, r3, #1
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800469c:	b29b      	uxth	r3, r3
 800469e:	3b01      	subs	r3, #1
 80046a0:	b29a      	uxth	r2, r3
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046a6:	e057      	b.n	8004758 <HAL_SPI_TransmitReceive+0x304>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	2202      	movs	r2, #2
 80046b0:	4013      	ands	r3, r2
 80046b2:	2b02      	cmp	r3, #2
 80046b4:	d11c      	bne.n	80046f0 <HAL_SPI_TransmitReceive+0x29c>
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d017      	beq.n	80046f0 <HAL_SPI_TransmitReceive+0x29c>
 80046c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046c2:	2b01      	cmp	r3, #1
 80046c4:	d114      	bne.n	80046f0 <HAL_SPI_TransmitReceive+0x29c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	330c      	adds	r3, #12
 80046d0:	7812      	ldrb	r2, [r2, #0]
 80046d2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d8:	1c5a      	adds	r2, r3, #1
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046e2:	b29b      	uxth	r3, r3
 80046e4:	3b01      	subs	r3, #1
 80046e6:	b29a      	uxth	r2, r3
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80046ec:	2300      	movs	r3, #0
 80046ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	2201      	movs	r2, #1
 80046f8:	4013      	ands	r3, r2
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d119      	bne.n	8004732 <HAL_SPI_TransmitReceive+0x2de>
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004702:	b29b      	uxth	r3, r3
 8004704:	2b00      	cmp	r3, #0
 8004706:	d014      	beq.n	8004732 <HAL_SPI_TransmitReceive+0x2de>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	68da      	ldr	r2, [r3, #12]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004712:	b2d2      	uxtb	r2, r2
 8004714:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800471a:	1c5a      	adds	r2, r3, #1
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004724:	b29b      	uxth	r3, r3
 8004726:	3b01      	subs	r3, #1
 8004728:	b29a      	uxth	r2, r3
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800472e:	2301      	movs	r3, #1
 8004730:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004732:	f7fe fba9 	bl	8002e88 <HAL_GetTick>
 8004736:	0002      	movs	r2, r0
 8004738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800473a:	1ad3      	subs	r3, r2, r3
 800473c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800473e:	429a      	cmp	r2, r3
 8004740:	d802      	bhi.n	8004748 <HAL_SPI_TransmitReceive+0x2f4>
 8004742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004744:	3301      	adds	r3, #1
 8004746:	d102      	bne.n	800474e <HAL_SPI_TransmitReceive+0x2fa>
 8004748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800474a:	2b00      	cmp	r3, #0
 800474c:	d104      	bne.n	8004758 <HAL_SPI_TransmitReceive+0x304>
      {
        errorcode = HAL_TIMEOUT;
 800474e:	232b      	movs	r3, #43	; 0x2b
 8004750:	18fb      	adds	r3, r7, r3
 8004752:	2203      	movs	r2, #3
 8004754:	701a      	strb	r2, [r3, #0]
        goto error;
 8004756:	e02a      	b.n	80047ae <HAL_SPI_TransmitReceive+0x35a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800475c:	b29b      	uxth	r3, r3
 800475e:	2b00      	cmp	r3, #0
 8004760:	d1a2      	bne.n	80046a8 <HAL_SPI_TransmitReceive+0x254>
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004766:	b29b      	uxth	r3, r3
 8004768:	2b00      	cmp	r3, #0
 800476a:	d19d      	bne.n	80046a8 <HAL_SPI_TransmitReceive+0x254>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800476c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800476e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	0018      	movs	r0, r3
 8004774:	f000 f904 	bl	8004980 <SPI_EndRxTxTransaction>
 8004778:	1e03      	subs	r3, r0, #0
 800477a:	d007      	beq.n	800478c <HAL_SPI_TransmitReceive+0x338>
  {
    errorcode = HAL_ERROR;
 800477c:	232b      	movs	r3, #43	; 0x2b
 800477e:	18fb      	adds	r3, r7, r3
 8004780:	2201      	movs	r2, #1
 8004782:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2220      	movs	r2, #32
 8004788:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800478a:	e010      	b.n	80047ae <HAL_SPI_TransmitReceive+0x35a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	689b      	ldr	r3, [r3, #8]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d10b      	bne.n	80047ac <HAL_SPI_TransmitReceive+0x358>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004794:	2300      	movs	r3, #0
 8004796:	617b      	str	r3, [r7, #20]
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	617b      	str	r3, [r7, #20]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	689b      	ldr	r3, [r3, #8]
 80047a6:	617b      	str	r3, [r7, #20]
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	e000      	b.n	80047ae <HAL_SPI_TransmitReceive+0x35a>
  }

error :
 80047ac:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2251      	movs	r2, #81	; 0x51
 80047b2:	2101      	movs	r1, #1
 80047b4:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2250      	movs	r2, #80	; 0x50
 80047ba:	2100      	movs	r1, #0
 80047bc:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80047be:	232b      	movs	r3, #43	; 0x2b
 80047c0:	18fb      	adds	r3, r7, r3
 80047c2:	781b      	ldrb	r3, [r3, #0]
}
 80047c4:	0018      	movs	r0, r3
 80047c6:	46bd      	mov	sp, r7
 80047c8:	b00c      	add	sp, #48	; 0x30
 80047ca:	bd80      	pop	{r7, pc}

080047cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	603b      	str	r3, [r7, #0]
 80047d8:	1dfb      	adds	r3, r7, #7
 80047da:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047dc:	e050      	b.n	8004880 <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	3301      	adds	r3, #1
 80047e2:	d04d      	beq.n	8004880 <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80047e4:	f7fe fb50 	bl	8002e88 <HAL_GetTick>
 80047e8:	0002      	movs	r2, r0
 80047ea:	69bb      	ldr	r3, [r7, #24]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	683a      	ldr	r2, [r7, #0]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d902      	bls.n	80047fa <SPI_WaitFlagStateUntilTimeout+0x2e>
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d142      	bne.n	8004880 <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	685a      	ldr	r2, [r3, #4]
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	21e0      	movs	r1, #224	; 0xe0
 8004806:	438a      	bics	r2, r1
 8004808:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	685a      	ldr	r2, [r3, #4]
 800480e:	2382      	movs	r3, #130	; 0x82
 8004810:	005b      	lsls	r3, r3, #1
 8004812:	429a      	cmp	r2, r3
 8004814:	d113      	bne.n	800483e <SPI_WaitFlagStateUntilTimeout+0x72>
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	689a      	ldr	r2, [r3, #8]
 800481a:	2380      	movs	r3, #128	; 0x80
 800481c:	021b      	lsls	r3, r3, #8
 800481e:	429a      	cmp	r2, r3
 8004820:	d005      	beq.n	800482e <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	689a      	ldr	r2, [r3, #8]
 8004826:	2380      	movs	r3, #128	; 0x80
 8004828:	00db      	lsls	r3, r3, #3
 800482a:	429a      	cmp	r2, r3
 800482c:	d107      	bne.n	800483e <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681a      	ldr	r2, [r3, #0]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	2140      	movs	r1, #64	; 0x40
 800483a:	438a      	bics	r2, r1
 800483c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004842:	2380      	movs	r3, #128	; 0x80
 8004844:	019b      	lsls	r3, r3, #6
 8004846:	429a      	cmp	r2, r3
 8004848:	d110      	bne.n	800486c <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4914      	ldr	r1, [pc, #80]	; (80048a8 <SPI_WaitFlagStateUntilTimeout+0xdc>)
 8004856:	400a      	ands	r2, r1
 8004858:	601a      	str	r2, [r3, #0]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2180      	movs	r1, #128	; 0x80
 8004866:	0189      	lsls	r1, r1, #6
 8004868:	430a      	orrs	r2, r1
 800486a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	2251      	movs	r2, #81	; 0x51
 8004870:	2101      	movs	r1, #1
 8004872:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	2250      	movs	r2, #80	; 0x50
 8004878:	2100      	movs	r1, #0
 800487a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800487c:	2303      	movs	r3, #3
 800487e:	e00f      	b.n	80048a0 <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	68ba      	ldr	r2, [r7, #8]
 8004888:	4013      	ands	r3, r2
 800488a:	68ba      	ldr	r2, [r7, #8]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	425a      	negs	r2, r3
 8004890:	4153      	adcs	r3, r2
 8004892:	b2db      	uxtb	r3, r3
 8004894:	001a      	movs	r2, r3
 8004896:	1dfb      	adds	r3, r7, #7
 8004898:	781b      	ldrb	r3, [r3, #0]
 800489a:	429a      	cmp	r2, r3
 800489c:	d19f      	bne.n	80047de <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800489e:	2300      	movs	r3, #0
}
 80048a0:	0018      	movs	r0, r3
 80048a2:	46bd      	mov	sp, r7
 80048a4:	b004      	add	sp, #16
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	ffffdfff 	.word	0xffffdfff

080048ac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b086      	sub	sp, #24
 80048b0:	af02      	add	r7, sp, #8
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	60b9      	str	r1, [r7, #8]
 80048b6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	685a      	ldr	r2, [r3, #4]
 80048bc:	2382      	movs	r3, #130	; 0x82
 80048be:	005b      	lsls	r3, r3, #1
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d113      	bne.n	80048ec <SPI_EndRxTransaction+0x40>
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	689a      	ldr	r2, [r3, #8]
 80048c8:	2380      	movs	r3, #128	; 0x80
 80048ca:	021b      	lsls	r3, r3, #8
 80048cc:	429a      	cmp	r2, r3
 80048ce:	d005      	beq.n	80048dc <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	689a      	ldr	r2, [r3, #8]
 80048d4:	2380      	movs	r3, #128	; 0x80
 80048d6:	00db      	lsls	r3, r3, #3
 80048d8:	429a      	cmp	r2, r3
 80048da:	d107      	bne.n	80048ec <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	2140      	movs	r1, #64	; 0x40
 80048e8:	438a      	bics	r2, r1
 80048ea:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	685a      	ldr	r2, [r3, #4]
 80048f0:	2382      	movs	r3, #130	; 0x82
 80048f2:	005b      	lsls	r3, r3, #1
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d12b      	bne.n	8004950 <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	689a      	ldr	r2, [r3, #8]
 80048fc:	2380      	movs	r3, #128	; 0x80
 80048fe:	00db      	lsls	r3, r3, #3
 8004900:	429a      	cmp	r2, r3
 8004902:	d012      	beq.n	800492a <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004904:	68ba      	ldr	r2, [r7, #8]
 8004906:	68f8      	ldr	r0, [r7, #12]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	9300      	str	r3, [sp, #0]
 800490c:	0013      	movs	r3, r2
 800490e:	2200      	movs	r2, #0
 8004910:	2180      	movs	r1, #128	; 0x80
 8004912:	f7ff ff5b 	bl	80047cc <SPI_WaitFlagStateUntilTimeout>
 8004916:	1e03      	subs	r3, r0, #0
 8004918:	d02d      	beq.n	8004976 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800491e:	2220      	movs	r2, #32
 8004920:	431a      	orrs	r2, r3
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e026      	b.n	8004978 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800492a:	68ba      	ldr	r2, [r7, #8]
 800492c:	68f8      	ldr	r0, [r7, #12]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	9300      	str	r3, [sp, #0]
 8004932:	0013      	movs	r3, r2
 8004934:	2200      	movs	r2, #0
 8004936:	2101      	movs	r1, #1
 8004938:	f7ff ff48 	bl	80047cc <SPI_WaitFlagStateUntilTimeout>
 800493c:	1e03      	subs	r3, r0, #0
 800493e:	d01a      	beq.n	8004976 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004944:	2220      	movs	r2, #32
 8004946:	431a      	orrs	r2, r3
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800494c:	2303      	movs	r3, #3
 800494e:	e013      	b.n	8004978 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004950:	68ba      	ldr	r2, [r7, #8]
 8004952:	68f8      	ldr	r0, [r7, #12]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	9300      	str	r3, [sp, #0]
 8004958:	0013      	movs	r3, r2
 800495a:	2200      	movs	r2, #0
 800495c:	2101      	movs	r1, #1
 800495e:	f7ff ff35 	bl	80047cc <SPI_WaitFlagStateUntilTimeout>
 8004962:	1e03      	subs	r3, r0, #0
 8004964:	d007      	beq.n	8004976 <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800496a:	2220      	movs	r2, #32
 800496c:	431a      	orrs	r2, r3
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004972:	2303      	movs	r3, #3
 8004974:	e000      	b.n	8004978 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 8004976:	2300      	movs	r3, #0
}
 8004978:	0018      	movs	r0, r3
 800497a:	46bd      	mov	sp, r7
 800497c:	b004      	add	sp, #16
 800497e:	bd80      	pop	{r7, pc}

08004980 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b086      	sub	sp, #24
 8004984:	af02      	add	r7, sp, #8
 8004986:	60f8      	str	r0, [r7, #12]
 8004988:	60b9      	str	r1, [r7, #8]
 800498a:	607a      	str	r2, [r7, #4]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	685a      	ldr	r2, [r3, #4]
 8004990:	2382      	movs	r3, #130	; 0x82
 8004992:	005b      	lsls	r3, r3, #1
 8004994:	429a      	cmp	r2, r3
 8004996:	d112      	bne.n	80049be <SPI_EndRxTxTransaction+0x3e>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004998:	68ba      	ldr	r2, [r7, #8]
 800499a:	68f8      	ldr	r0, [r7, #12]
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	9300      	str	r3, [sp, #0]
 80049a0:	0013      	movs	r3, r2
 80049a2:	2200      	movs	r2, #0
 80049a4:	2180      	movs	r1, #128	; 0x80
 80049a6:	f7ff ff11 	bl	80047cc <SPI_WaitFlagStateUntilTimeout>
 80049aa:	1e03      	subs	r3, r0, #0
 80049ac:	d020      	beq.n	80049f0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049b2:	2220      	movs	r2, #32
 80049b4:	431a      	orrs	r2, r3
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	e019      	b.n	80049f2 <SPI_EndRxTxTransaction+0x72>
    }
  }
  else
  {
    /* Control RXNE flag in case of Full-Duplex transfer */
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2251      	movs	r2, #81	; 0x51
 80049c2:	5c9b      	ldrb	r3, [r3, r2]
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	2b05      	cmp	r3, #5
 80049c8:	d112      	bne.n	80049f0 <SPI_EndRxTxTransaction+0x70>
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80049ca:	68ba      	ldr	r2, [r7, #8]
 80049cc:	68f8      	ldr	r0, [r7, #12]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	9300      	str	r3, [sp, #0]
 80049d2:	0013      	movs	r3, r2
 80049d4:	2200      	movs	r2, #0
 80049d6:	2101      	movs	r1, #1
 80049d8:	f7ff fef8 	bl	80047cc <SPI_WaitFlagStateUntilTimeout>
 80049dc:	1e03      	subs	r3, r0, #0
 80049de:	d007      	beq.n	80049f0 <SPI_EndRxTxTransaction+0x70>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049e4:	2220      	movs	r2, #32
 80049e6:	431a      	orrs	r2, r3
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80049ec:	2303      	movs	r3, #3
 80049ee:	e000      	b.n	80049f2 <SPI_EndRxTxTransaction+0x72>
      }
    }
  }
  return HAL_OK;
 80049f0:	2300      	movs	r3, #0
}
 80049f2:	0018      	movs	r0, r3
 80049f4:	46bd      	mov	sp, r7
 80049f6:	b004      	add	sp, #16
 80049f8:	bd80      	pop	{r7, pc}

080049fa <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049fa:	b580      	push	{r7, lr}
 80049fc:	b082      	sub	sp, #8
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d101      	bne.n	8004a0c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e01e      	b.n	8004a4a <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2239      	movs	r2, #57	; 0x39
 8004a10:	5c9b      	ldrb	r3, [r3, r2]
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d107      	bne.n	8004a28 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2238      	movs	r2, #56	; 0x38
 8004a1c:	2100      	movs	r1, #0
 8004a1e:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	0018      	movs	r0, r3
 8004a24:	f7fd ff8a 	bl	800293c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2239      	movs	r2, #57	; 0x39
 8004a2c:	2102      	movs	r1, #2
 8004a2e:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	3304      	adds	r3, #4
 8004a38:	0019      	movs	r1, r3
 8004a3a:	0010      	movs	r0, r2
 8004a3c:	f000 fa40 	bl	8004ec0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2239      	movs	r2, #57	; 0x39
 8004a44:	2101      	movs	r1, #1
 8004a46:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	0018      	movs	r0, r3
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	b002      	add	sp, #8
 8004a50:	bd80      	pop	{r7, pc}

08004a52 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a52:	b580      	push	{r7, lr}
 8004a54:	b084      	sub	sp, #16
 8004a56:	af00      	add	r7, sp, #0
 8004a58:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	68da      	ldr	r2, [r3, #12]
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	2101      	movs	r1, #1
 8004a66:	430a      	orrs	r2, r1
 8004a68:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	2207      	movs	r2, #7
 8004a72:	4013      	ands	r3, r2
 8004a74:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2b06      	cmp	r3, #6
 8004a7a:	d007      	beq.n	8004a8c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	2101      	movs	r1, #1
 8004a88:	430a      	orrs	r2, r1
 8004a8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	0018      	movs	r0, r3
 8004a90:	46bd      	mov	sp, r7
 8004a92:	b004      	add	sp, #16
 8004a94:	bd80      	pop	{r7, pc}

08004a96 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004a96:	b580      	push	{r7, lr}
 8004a98:	b082      	sub	sp, #8
 8004a9a:	af00      	add	r7, sp, #0
 8004a9c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	691b      	ldr	r3, [r3, #16]
 8004aa4:	2202      	movs	r2, #2
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	2b02      	cmp	r3, #2
 8004aaa:	d124      	bne.n	8004af6 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68db      	ldr	r3, [r3, #12]
 8004ab2:	2202      	movs	r2, #2
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	2b02      	cmp	r3, #2
 8004ab8:	d11d      	bne.n	8004af6 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	2203      	movs	r2, #3
 8004ac0:	4252      	negs	r2, r2
 8004ac2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	699b      	ldr	r3, [r3, #24]
 8004ad0:	2203      	movs	r2, #3
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	d004      	beq.n	8004ae0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	0018      	movs	r0, r3
 8004ada:	f000 f9d9 	bl	8004e90 <HAL_TIM_IC_CaptureCallback>
 8004ade:	e007      	b.n	8004af0 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	0018      	movs	r0, r3
 8004ae4:	f000 f9cc 	bl	8004e80 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	0018      	movs	r0, r3
 8004aec:	f000 f9d8 	bl	8004ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	691b      	ldr	r3, [r3, #16]
 8004afc:	2204      	movs	r2, #4
 8004afe:	4013      	ands	r3, r2
 8004b00:	2b04      	cmp	r3, #4
 8004b02:	d125      	bne.n	8004b50 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	68db      	ldr	r3, [r3, #12]
 8004b0a:	2204      	movs	r2, #4
 8004b0c:	4013      	ands	r3, r2
 8004b0e:	2b04      	cmp	r3, #4
 8004b10:	d11e      	bne.n	8004b50 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	2205      	movs	r2, #5
 8004b18:	4252      	negs	r2, r2
 8004b1a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	2202      	movs	r2, #2
 8004b20:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	699a      	ldr	r2, [r3, #24]
 8004b28:	23c0      	movs	r3, #192	; 0xc0
 8004b2a:	009b      	lsls	r3, r3, #2
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	d004      	beq.n	8004b3a <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	0018      	movs	r0, r3
 8004b34:	f000 f9ac 	bl	8004e90 <HAL_TIM_IC_CaptureCallback>
 8004b38:	e007      	b.n	8004b4a <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	0018      	movs	r0, r3
 8004b3e:	f000 f99f 	bl	8004e80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	0018      	movs	r0, r3
 8004b46:	f000 f9ab 	bl	8004ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	2208      	movs	r2, #8
 8004b58:	4013      	ands	r3, r2
 8004b5a:	2b08      	cmp	r3, #8
 8004b5c:	d124      	bne.n	8004ba8 <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	68db      	ldr	r3, [r3, #12]
 8004b64:	2208      	movs	r2, #8
 8004b66:	4013      	ands	r3, r2
 8004b68:	2b08      	cmp	r3, #8
 8004b6a:	d11d      	bne.n	8004ba8 <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2209      	movs	r2, #9
 8004b72:	4252      	negs	r2, r2
 8004b74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2204      	movs	r2, #4
 8004b7a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	69db      	ldr	r3, [r3, #28]
 8004b82:	2203      	movs	r2, #3
 8004b84:	4013      	ands	r3, r2
 8004b86:	d004      	beq.n	8004b92 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	0018      	movs	r0, r3
 8004b8c:	f000 f980 	bl	8004e90 <HAL_TIM_IC_CaptureCallback>
 8004b90:	e007      	b.n	8004ba2 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	0018      	movs	r0, r3
 8004b96:	f000 f973 	bl	8004e80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	0018      	movs	r0, r3
 8004b9e:	f000 f97f 	bl	8004ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	691b      	ldr	r3, [r3, #16]
 8004bae:	2210      	movs	r2, #16
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	2b10      	cmp	r3, #16
 8004bb4:	d125      	bne.n	8004c02 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68db      	ldr	r3, [r3, #12]
 8004bbc:	2210      	movs	r2, #16
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	2b10      	cmp	r3, #16
 8004bc2:	d11e      	bne.n	8004c02 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	2211      	movs	r2, #17
 8004bca:	4252      	negs	r2, r2
 8004bcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	2208      	movs	r2, #8
 8004bd2:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	69da      	ldr	r2, [r3, #28]
 8004bda:	23c0      	movs	r3, #192	; 0xc0
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	4013      	ands	r3, r2
 8004be0:	d004      	beq.n	8004bec <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	0018      	movs	r0, r3
 8004be6:	f000 f953 	bl	8004e90 <HAL_TIM_IC_CaptureCallback>
 8004bea:	e007      	b.n	8004bfc <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	0018      	movs	r0, r3
 8004bf0:	f000 f946 	bl	8004e80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	0018      	movs	r0, r3
 8004bf8:	f000 f952 	bl	8004ea0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	691b      	ldr	r3, [r3, #16]
 8004c08:	2201      	movs	r2, #1
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d10f      	bne.n	8004c30 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	68db      	ldr	r3, [r3, #12]
 8004c16:	2201      	movs	r2, #1
 8004c18:	4013      	ands	r3, r2
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	d108      	bne.n	8004c30 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	2202      	movs	r2, #2
 8004c24:	4252      	negs	r2, r2
 8004c26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	0018      	movs	r0, r3
 8004c2c:	f000 f920 	bl	8004e70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	691b      	ldr	r3, [r3, #16]
 8004c36:	2240      	movs	r2, #64	; 0x40
 8004c38:	4013      	ands	r3, r2
 8004c3a:	2b40      	cmp	r3, #64	; 0x40
 8004c3c:	d10f      	bne.n	8004c5e <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	68db      	ldr	r3, [r3, #12]
 8004c44:	2240      	movs	r2, #64	; 0x40
 8004c46:	4013      	ands	r3, r2
 8004c48:	2b40      	cmp	r3, #64	; 0x40
 8004c4a:	d108      	bne.n	8004c5e <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	2241      	movs	r2, #65	; 0x41
 8004c52:	4252      	negs	r2, r2
 8004c54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	0018      	movs	r0, r3
 8004c5a:	f000 f929 	bl	8004eb0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004c5e:	46c0      	nop			; (mov r8, r8)
 8004c60:	46bd      	mov	sp, r7
 8004c62:	b002      	add	sp, #8
 8004c64:	bd80      	pop	{r7, pc}
	...

08004c68 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b084      	sub	sp, #16
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
 8004c70:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2238      	movs	r2, #56	; 0x38
 8004c76:	5c9b      	ldrb	r3, [r3, r2]
 8004c78:	2b01      	cmp	r3, #1
 8004c7a:	d101      	bne.n	8004c80 <HAL_TIM_ConfigClockSource+0x18>
 8004c7c:	2302      	movs	r3, #2
 8004c7e:	e0ab      	b.n	8004dd8 <HAL_TIM_ConfigClockSource+0x170>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2238      	movs	r2, #56	; 0x38
 8004c84:	2101      	movs	r1, #1
 8004c86:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2239      	movs	r2, #57	; 0x39
 8004c8c:	2102      	movs	r1, #2
 8004c8e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2277      	movs	r2, #119	; 0x77
 8004c9c:	4393      	bics	r3, r2
 8004c9e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	4a4f      	ldr	r2, [pc, #316]	; (8004de0 <HAL_TIM_ConfigClockSource+0x178>)
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	68fa      	ldr	r2, [r7, #12]
 8004cae:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	2b40      	cmp	r3, #64	; 0x40
 8004cb6:	d100      	bne.n	8004cba <HAL_TIM_ConfigClockSource+0x52>
 8004cb8:	e06b      	b.n	8004d92 <HAL_TIM_ConfigClockSource+0x12a>
 8004cba:	d80e      	bhi.n	8004cda <HAL_TIM_ConfigClockSource+0x72>
 8004cbc:	2b10      	cmp	r3, #16
 8004cbe:	d100      	bne.n	8004cc2 <HAL_TIM_ConfigClockSource+0x5a>
 8004cc0:	e077      	b.n	8004db2 <HAL_TIM_ConfigClockSource+0x14a>
 8004cc2:	d803      	bhi.n	8004ccc <HAL_TIM_ConfigClockSource+0x64>
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d100      	bne.n	8004cca <HAL_TIM_ConfigClockSource+0x62>
 8004cc8:	e073      	b.n	8004db2 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004cca:	e07c      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8004ccc:	2b20      	cmp	r3, #32
 8004cce:	d100      	bne.n	8004cd2 <HAL_TIM_ConfigClockSource+0x6a>
 8004cd0:	e06f      	b.n	8004db2 <HAL_TIM_ConfigClockSource+0x14a>
 8004cd2:	2b30      	cmp	r3, #48	; 0x30
 8004cd4:	d100      	bne.n	8004cd8 <HAL_TIM_ConfigClockSource+0x70>
 8004cd6:	e06c      	b.n	8004db2 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8004cd8:	e075      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8004cda:	2b70      	cmp	r3, #112	; 0x70
 8004cdc:	d00e      	beq.n	8004cfc <HAL_TIM_ConfigClockSource+0x94>
 8004cde:	d804      	bhi.n	8004cea <HAL_TIM_ConfigClockSource+0x82>
 8004ce0:	2b50      	cmp	r3, #80	; 0x50
 8004ce2:	d036      	beq.n	8004d52 <HAL_TIM_ConfigClockSource+0xea>
 8004ce4:	2b60      	cmp	r3, #96	; 0x60
 8004ce6:	d044      	beq.n	8004d72 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8004ce8:	e06d      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8004cea:	2280      	movs	r2, #128	; 0x80
 8004cec:	0152      	lsls	r2, r2, #5
 8004cee:	4293      	cmp	r3, r2
 8004cf0:	d068      	beq.n	8004dc4 <HAL_TIM_ConfigClockSource+0x15c>
 8004cf2:	2280      	movs	r2, #128	; 0x80
 8004cf4:	0192      	lsls	r2, r2, #6
 8004cf6:	4293      	cmp	r3, r2
 8004cf8:	d017      	beq.n	8004d2a <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8004cfa:	e064      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	6818      	ldr	r0, [r3, #0]
 8004d00:	683b      	ldr	r3, [r7, #0]
 8004d02:	6899      	ldr	r1, [r3, #8]
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	685a      	ldr	r2, [r3, #4]
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	f000 fa34 	bl	8005178 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	2277      	movs	r2, #119	; 0x77
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	68fa      	ldr	r2, [r7, #12]
 8004d26:	609a      	str	r2, [r3, #8]
      break;
 8004d28:	e04d      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6818      	ldr	r0, [r3, #0]
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	6899      	ldr	r1, [r3, #8]
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	685a      	ldr	r2, [r3, #4]
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	f000 fa1d 	bl	8005178 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	689a      	ldr	r2, [r3, #8]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	2180      	movs	r1, #128	; 0x80
 8004d4a:	01c9      	lsls	r1, r1, #7
 8004d4c:	430a      	orrs	r2, r1
 8004d4e:	609a      	str	r2, [r3, #8]
      break;
 8004d50:	e039      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6818      	ldr	r0, [r3, #0]
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	6859      	ldr	r1, [r3, #4]
 8004d5a:	683b      	ldr	r3, [r7, #0]
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	001a      	movs	r2, r3
 8004d60:	f000 f990 	bl	8005084 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	2150      	movs	r1, #80	; 0x50
 8004d6a:	0018      	movs	r0, r3
 8004d6c:	f000 f9ea 	bl	8005144 <TIM_ITRx_SetConfig>
      break;
 8004d70:	e029      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6818      	ldr	r0, [r3, #0]
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	6859      	ldr	r1, [r3, #4]
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	68db      	ldr	r3, [r3, #12]
 8004d7e:	001a      	movs	r2, r3
 8004d80:	f000 f9ae 	bl	80050e0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	2160      	movs	r1, #96	; 0x60
 8004d8a:	0018      	movs	r0, r3
 8004d8c:	f000 f9da 	bl	8005144 <TIM_ITRx_SetConfig>
      break;
 8004d90:	e019      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6818      	ldr	r0, [r3, #0]
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	6859      	ldr	r1, [r3, #4]
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	001a      	movs	r2, r3
 8004da0:	f000 f970 	bl	8005084 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	2140      	movs	r1, #64	; 0x40
 8004daa:	0018      	movs	r0, r3
 8004dac:	f000 f9ca 	bl	8005144 <TIM_ITRx_SetConfig>
      break;
 8004db0:	e009      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	683b      	ldr	r3, [r7, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	0019      	movs	r1, r3
 8004dbc:	0010      	movs	r0, r2
 8004dbe:	f000 f9c1 	bl	8005144 <TIM_ITRx_SetConfig>
      break;
 8004dc2:	e000      	b.n	8004dc6 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8004dc4:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2239      	movs	r2, #57	; 0x39
 8004dca:	2101      	movs	r1, #1
 8004dcc:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2238      	movs	r2, #56	; 0x38
 8004dd2:	2100      	movs	r1, #0
 8004dd4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004dd6:	2300      	movs	r3, #0
}
 8004dd8:	0018      	movs	r0, r3
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	b004      	add	sp, #16
 8004dde:	bd80      	pop	{r7, pc}
 8004de0:	ffff00ff 	.word	0xffff00ff

08004de4 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b082      	sub	sp, #8
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
 8004dec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2238      	movs	r2, #56	; 0x38
 8004df2:	5c9b      	ldrb	r3, [r3, r2]
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d101      	bne.n	8004dfc <HAL_TIM_SlaveConfigSynchro+0x18>
 8004df8:	2302      	movs	r3, #2
 8004dfa:	e032      	b.n	8004e62 <HAL_TIM_SlaveConfigSynchro+0x7e>
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2238      	movs	r2, #56	; 0x38
 8004e00:	2101      	movs	r1, #1
 8004e02:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2239      	movs	r2, #57	; 0x39
 8004e08:	2102      	movs	r1, #2
 8004e0a:	5499      	strb	r1, [r3, r2]

  if(TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8004e0c:	683a      	ldr	r2, [r7, #0]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	0011      	movs	r1, r2
 8004e12:	0018      	movs	r0, r3
 8004e14:	f000 f8b2 	bl	8004f7c <TIM_SlaveTimer_SetConfig>
 8004e18:	1e03      	subs	r3, r0, #0
 8004e1a:	d009      	beq.n	8004e30 <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
      htim->State = HAL_TIM_STATE_READY;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2239      	movs	r2, #57	; 0x39
 8004e20:	2101      	movs	r1, #1
 8004e22:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2238      	movs	r2, #56	; 0x38
 8004e28:	2100      	movs	r1, #0
 8004e2a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8004e2c:	2301      	movs	r3, #1
 8004e2e:	e018      	b.n	8004e62 <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	68da      	ldr	r2, [r3, #12]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	2140      	movs	r1, #64	; 0x40
 8004e3c:	438a      	bics	r2, r1
 8004e3e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	68da      	ldr	r2, [r3, #12]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4908      	ldr	r1, [pc, #32]	; (8004e6c <HAL_TIM_SlaveConfigSynchro+0x88>)
 8004e4c:	400a      	ands	r2, r1
 8004e4e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2239      	movs	r2, #57	; 0x39
 8004e54:	2101      	movs	r1, #1
 8004e56:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2238      	movs	r2, #56	; 0x38
 8004e5c:	2100      	movs	r1, #0
 8004e5e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e60:	2300      	movs	r3, #0
}
 8004e62:	0018      	movs	r0, r3
 8004e64:	46bd      	mov	sp, r7
 8004e66:	b002      	add	sp, #8
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	46c0      	nop			; (mov r8, r8)
 8004e6c:	ffffbfff 	.word	0xffffbfff

08004e70 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b082      	sub	sp, #8
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004e78:	46c0      	nop			; (mov r8, r8)
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	b002      	add	sp, #8
 8004e7e:	bd80      	pop	{r7, pc}

08004e80 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e88:	46c0      	nop			; (mov r8, r8)
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	b002      	add	sp, #8
 8004e8e:	bd80      	pop	{r7, pc}

08004e90 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e98:	46c0      	nop			; (mov r8, r8)
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	b002      	add	sp, #8
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b082      	sub	sp, #8
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004ea8:	46c0      	nop			; (mov r8, r8)
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	b002      	add	sp, #8
 8004eae:	bd80      	pop	{r7, pc}

08004eb0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b082      	sub	sp, #8
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004eb8:	46c0      	nop			; (mov r8, r8)
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	b002      	add	sp, #8
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	b084      	sub	sp, #16
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
 8004ec8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ed0:	687a      	ldr	r2, [r7, #4]
 8004ed2:	2380      	movs	r3, #128	; 0x80
 8004ed4:	05db      	lsls	r3, r3, #23
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d00b      	beq.n	8004ef2 <TIM_Base_SetConfig+0x32>
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	4a23      	ldr	r2, [pc, #140]	; (8004f6c <TIM_Base_SetConfig+0xac>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d007      	beq.n	8004ef2 <TIM_Base_SetConfig+0x32>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	4a22      	ldr	r2, [pc, #136]	; (8004f70 <TIM_Base_SetConfig+0xb0>)
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d003      	beq.n	8004ef2 <TIM_Base_SetConfig+0x32>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	4a21      	ldr	r2, [pc, #132]	; (8004f74 <TIM_Base_SetConfig+0xb4>)
 8004eee:	4293      	cmp	r3, r2
 8004ef0:	d108      	bne.n	8004f04 <TIM_Base_SetConfig+0x44>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2270      	movs	r2, #112	; 0x70
 8004ef6:	4393      	bics	r3, r2
 8004ef8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	68fa      	ldr	r2, [r7, #12]
 8004f00:	4313      	orrs	r3, r2
 8004f02:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f04:	687a      	ldr	r2, [r7, #4]
 8004f06:	2380      	movs	r3, #128	; 0x80
 8004f08:	05db      	lsls	r3, r3, #23
 8004f0a:	429a      	cmp	r2, r3
 8004f0c:	d00b      	beq.n	8004f26 <TIM_Base_SetConfig+0x66>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4a16      	ldr	r2, [pc, #88]	; (8004f6c <TIM_Base_SetConfig+0xac>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d007      	beq.n	8004f26 <TIM_Base_SetConfig+0x66>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	4a15      	ldr	r2, [pc, #84]	; (8004f70 <TIM_Base_SetConfig+0xb0>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d003      	beq.n	8004f26 <TIM_Base_SetConfig+0x66>
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	4a14      	ldr	r2, [pc, #80]	; (8004f74 <TIM_Base_SetConfig+0xb4>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d108      	bne.n	8004f38 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	4a13      	ldr	r2, [pc, #76]	; (8004f78 <TIM_Base_SetConfig+0xb8>)
 8004f2a:	4013      	ands	r3, r2
 8004f2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	68db      	ldr	r3, [r3, #12]
 8004f32:	68fa      	ldr	r2, [r7, #12]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2280      	movs	r2, #128	; 0x80
 8004f3c:	4393      	bics	r3, r2
 8004f3e:	001a      	movs	r2, r3
 8004f40:	683b      	ldr	r3, [r7, #0]
 8004f42:	691b      	ldr	r3, [r3, #16]
 8004f44:	4313      	orrs	r3, r2
 8004f46:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	68fa      	ldr	r2, [r7, #12]
 8004f4c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	689a      	ldr	r2, [r3, #8]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f56:	683b      	ldr	r3, [r7, #0]
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2201      	movs	r2, #1
 8004f62:	615a      	str	r2, [r3, #20]
}
 8004f64:	46c0      	nop			; (mov r8, r8)
 8004f66:	46bd      	mov	sp, r7
 8004f68:	b004      	add	sp, #16
 8004f6a:	bd80      	pop	{r7, pc}
 8004f6c:	40000400 	.word	0x40000400
 8004f70:	40010800 	.word	0x40010800
 8004f74:	40011400 	.word	0x40011400
 8004f78:	fffffcff 	.word	0xfffffcff

08004f7c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                     TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b086      	sub	sp, #24
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	2270      	movs	r2, #112	; 0x70
 8004f92:	4393      	bics	r3, r2
 8004f94:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	697a      	ldr	r2, [r7, #20]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004fa0:	697b      	ldr	r3, [r7, #20]
 8004fa2:	2207      	movs	r2, #7
 8004fa4:	4393      	bics	r3, r2
 8004fa6:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004fa8:	683b      	ldr	r3, [r7, #0]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	697a      	ldr	r2, [r7, #20]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	697a      	ldr	r2, [r7, #20]
 8004fb8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	2b30      	cmp	r3, #48	; 0x30
 8004fc0:	d05a      	beq.n	8005078 <TIM_SlaveTimer_SetConfig+0xfc>
 8004fc2:	d806      	bhi.n	8004fd2 <TIM_SlaveTimer_SetConfig+0x56>
 8004fc4:	2b10      	cmp	r3, #16
 8004fc6:	d057      	beq.n	8005078 <TIM_SlaveTimer_SetConfig+0xfc>
 8004fc8:	2b20      	cmp	r3, #32
 8004fca:	d055      	beq.n	8005078 <TIM_SlaveTimer_SetConfig+0xfc>
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d053      	beq.n	8005078 <TIM_SlaveTimer_SetConfig+0xfc>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 8004fd0:	e053      	b.n	800507a <TIM_SlaveTimer_SetConfig+0xfe>
  switch (sSlaveConfig->InputTrigger)
 8004fd2:	2b50      	cmp	r3, #80	; 0x50
 8004fd4:	d03c      	beq.n	8005050 <TIM_SlaveTimer_SetConfig+0xd4>
 8004fd6:	d802      	bhi.n	8004fde <TIM_SlaveTimer_SetConfig+0x62>
 8004fd8:	2b40      	cmp	r3, #64	; 0x40
 8004fda:	d010      	beq.n	8004ffe <TIM_SlaveTimer_SetConfig+0x82>
      break;
 8004fdc:	e04d      	b.n	800507a <TIM_SlaveTimer_SetConfig+0xfe>
  switch (sSlaveConfig->InputTrigger)
 8004fde:	2b60      	cmp	r3, #96	; 0x60
 8004fe0:	d040      	beq.n	8005064 <TIM_SlaveTimer_SetConfig+0xe8>
 8004fe2:	2b70      	cmp	r3, #112	; 0x70
 8004fe4:	d000      	beq.n	8004fe8 <TIM_SlaveTimer_SetConfig+0x6c>
      break;
 8004fe6:	e048      	b.n	800507a <TIM_SlaveTimer_SetConfig+0xfe>
      TIM_ETR_SetConfig(htim->Instance,
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6818      	ldr	r0, [r3, #0]
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	68d9      	ldr	r1, [r3, #12]
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	689a      	ldr	r2, [r3, #8]
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	691b      	ldr	r3, [r3, #16]
 8004ff8:	f000 f8be 	bl	8005178 <TIM_ETR_SetConfig>
      break;
 8004ffc:	e03d      	b.n	800507a <TIM_SlaveTimer_SetConfig+0xfe>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	2b05      	cmp	r3, #5
 8005004:	d101      	bne.n	800500a <TIM_SlaveTimer_SetConfig+0x8e>
        return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e038      	b.n	800507c <TIM_SlaveTimer_SetConfig+0x100>
      tmpccer = htim->Instance->CCER;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	6a1b      	ldr	r3, [r3, #32]
 8005010:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	6a1a      	ldr	r2, [r3, #32]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	2101      	movs	r1, #1
 800501e:	438a      	bics	r2, r1
 8005020:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	699b      	ldr	r3, [r3, #24]
 8005028:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	22f0      	movs	r2, #240	; 0xf0
 800502e:	4393      	bics	r3, r2
 8005030:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	691b      	ldr	r3, [r3, #16]
 8005036:	011b      	lsls	r3, r3, #4
 8005038:	68fa      	ldr	r2, [r7, #12]
 800503a:	4313      	orrs	r3, r2
 800503c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	68fa      	ldr	r2, [r7, #12]
 8005044:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	693a      	ldr	r2, [r7, #16]
 800504c:	621a      	str	r2, [r3, #32]
      break;
 800504e:	e014      	b.n	800507a <TIM_SlaveTimer_SetConfig+0xfe>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6818      	ldr	r0, [r3, #0]
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	6899      	ldr	r1, [r3, #8]
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	691b      	ldr	r3, [r3, #16]
 800505c:	001a      	movs	r2, r3
 800505e:	f000 f811 	bl	8005084 <TIM_TI1_ConfigInputStage>
      break;
 8005062:	e00a      	b.n	800507a <TIM_SlaveTimer_SetConfig+0xfe>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	6818      	ldr	r0, [r3, #0]
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	6899      	ldr	r1, [r3, #8]
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	691b      	ldr	r3, [r3, #16]
 8005070:	001a      	movs	r2, r3
 8005072:	f000 f835 	bl	80050e0 <TIM_TI2_ConfigInputStage>
      break;
 8005076:	e000      	b.n	800507a <TIM_SlaveTimer_SetConfig+0xfe>
      break;
 8005078:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 800507a:	2300      	movs	r3, #0
}
 800507c:	0018      	movs	r0, r3
 800507e:	46bd      	mov	sp, r7
 8005080:	b006      	add	sp, #24
 8005082:	bd80      	pop	{r7, pc}

08005084 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	b086      	sub	sp, #24
 8005088:	af00      	add	r7, sp, #0
 800508a:	60f8      	str	r0, [r7, #12]
 800508c:	60b9      	str	r1, [r7, #8]
 800508e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	6a1b      	ldr	r3, [r3, #32]
 8005094:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6a1b      	ldr	r3, [r3, #32]
 800509a:	2201      	movs	r2, #1
 800509c:	4393      	bics	r3, r2
 800509e:	001a      	movs	r2, r3
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	699b      	ldr	r3, [r3, #24]
 80050a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050aa:	693b      	ldr	r3, [r7, #16]
 80050ac:	22f0      	movs	r2, #240	; 0xf0
 80050ae:	4393      	bics	r3, r2
 80050b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	011b      	lsls	r3, r3, #4
 80050b6:	693a      	ldr	r2, [r7, #16]
 80050b8:	4313      	orrs	r3, r2
 80050ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	220a      	movs	r2, #10
 80050c0:	4393      	bics	r3, r2
 80050c2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80050c4:	697a      	ldr	r2, [r7, #20]
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	4313      	orrs	r3, r2
 80050ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	693a      	ldr	r2, [r7, #16]
 80050d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	697a      	ldr	r2, [r7, #20]
 80050d6:	621a      	str	r2, [r3, #32]
}
 80050d8:	46c0      	nop			; (mov r8, r8)
 80050da:	46bd      	mov	sp, r7
 80050dc:	b006      	add	sp, #24
 80050de:	bd80      	pop	{r7, pc}

080050e0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b086      	sub	sp, #24
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	60f8      	str	r0, [r7, #12]
 80050e8:	60b9      	str	r1, [r7, #8]
 80050ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	6a1b      	ldr	r3, [r3, #32]
 80050f0:	2210      	movs	r2, #16
 80050f2:	4393      	bics	r3, r2
 80050f4:	001a      	movs	r2, r3
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	699b      	ldr	r3, [r3, #24]
 80050fe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6a1b      	ldr	r3, [r3, #32]
 8005104:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	4a0d      	ldr	r2, [pc, #52]	; (8005140 <TIM_TI2_ConfigInputStage+0x60>)
 800510a:	4013      	ands	r3, r2
 800510c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	031b      	lsls	r3, r3, #12
 8005112:	697a      	ldr	r2, [r7, #20]
 8005114:	4313      	orrs	r3, r2
 8005116:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	22a0      	movs	r2, #160	; 0xa0
 800511c:	4393      	bics	r3, r2
 800511e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	011b      	lsls	r3, r3, #4
 8005124:	693a      	ldr	r2, [r7, #16]
 8005126:	4313      	orrs	r3, r2
 8005128:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	697a      	ldr	r2, [r7, #20]
 800512e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	693a      	ldr	r2, [r7, #16]
 8005134:	621a      	str	r2, [r3, #32]
}
 8005136:	46c0      	nop			; (mov r8, r8)
 8005138:	46bd      	mov	sp, r7
 800513a:	b006      	add	sp, #24
 800513c:	bd80      	pop	{r7, pc}
 800513e:	46c0      	nop			; (mov r8, r8)
 8005140:	ffff0fff 	.word	0xffff0fff

08005144 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b084      	sub	sp, #16
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
 800514c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2270      	movs	r2, #112	; 0x70
 8005158:	4393      	bics	r3, r2
 800515a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800515c:	683a      	ldr	r2, [r7, #0]
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	4313      	orrs	r3, r2
 8005162:	2207      	movs	r2, #7
 8005164:	4313      	orrs	r3, r2
 8005166:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	68fa      	ldr	r2, [r7, #12]
 800516c:	609a      	str	r2, [r3, #8]
}
 800516e:	46c0      	nop			; (mov r8, r8)
 8005170:	46bd      	mov	sp, r7
 8005172:	b004      	add	sp, #16
 8005174:	bd80      	pop	{r7, pc}
	...

08005178 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b086      	sub	sp, #24
 800517c:	af00      	add	r7, sp, #0
 800517e:	60f8      	str	r0, [r7, #12]
 8005180:	60b9      	str	r1, [r7, #8]
 8005182:	607a      	str	r2, [r7, #4]
 8005184:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800518c:	697b      	ldr	r3, [r7, #20]
 800518e:	4a09      	ldr	r2, [pc, #36]	; (80051b4 <TIM_ETR_SetConfig+0x3c>)
 8005190:	4013      	ands	r3, r2
 8005192:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	021a      	lsls	r2, r3, #8
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	431a      	orrs	r2, r3
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	4313      	orrs	r3, r2
 80051a0:	697a      	ldr	r2, [r7, #20]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	697a      	ldr	r2, [r7, #20]
 80051aa:	609a      	str	r2, [r3, #8]
}
 80051ac:	46c0      	nop			; (mov r8, r8)
 80051ae:	46bd      	mov	sp, r7
 80051b0:	b006      	add	sp, #24
 80051b2:	bd80      	pop	{r7, pc}
 80051b4:	ffff00ff 	.word	0xffff00ff

080051b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b084      	sub	sp, #16
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
 80051c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2238      	movs	r2, #56	; 0x38
 80051c6:	5c9b      	ldrb	r3, [r3, r2]
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d101      	bne.n	80051d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051cc:	2302      	movs	r3, #2
 80051ce:	e032      	b.n	8005236 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2238      	movs	r2, #56	; 0x38
 80051d4:	2101      	movs	r1, #1
 80051d6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2239      	movs	r2, #57	; 0x39
 80051dc:	2102      	movs	r1, #2
 80051de:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	689b      	ldr	r3, [r3, #8]
 80051ee:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2270      	movs	r2, #112	; 0x70
 80051f4:	4393      	bics	r3, r2
 80051f6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	68fa      	ldr	r2, [r7, #12]
 80051fe:	4313      	orrs	r3, r2
 8005200:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	2280      	movs	r2, #128	; 0x80
 8005206:	4393      	bics	r3, r2
 8005208:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	68ba      	ldr	r2, [r7, #8]
 8005210:	4313      	orrs	r3, r2
 8005212:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	68fa      	ldr	r2, [r7, #12]
 800521a:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68ba      	ldr	r2, [r7, #8]
 8005222:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2239      	movs	r2, #57	; 0x39
 8005228:	2101      	movs	r1, #1
 800522a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2238      	movs	r2, #56	; 0x38
 8005230:	2100      	movs	r1, #0
 8005232:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005234:	2300      	movs	r3, #0
}
 8005236:	0018      	movs	r0, r3
 8005238:	46bd      	mov	sp, r7
 800523a:	b004      	add	sp, #16
 800523c:	bd80      	pop	{r7, pc}
	...

08005240 <__errno>:
 8005240:	4b01      	ldr	r3, [pc, #4]	; (8005248 <__errno+0x8>)
 8005242:	6818      	ldr	r0, [r3, #0]
 8005244:	4770      	bx	lr
 8005246:	46c0      	nop			; (mov r8, r8)
 8005248:	20000008 	.word	0x20000008

0800524c <__libc_init_array>:
 800524c:	b570      	push	{r4, r5, r6, lr}
 800524e:	2600      	movs	r6, #0
 8005250:	4d0c      	ldr	r5, [pc, #48]	; (8005284 <__libc_init_array+0x38>)
 8005252:	4c0d      	ldr	r4, [pc, #52]	; (8005288 <__libc_init_array+0x3c>)
 8005254:	1b64      	subs	r4, r4, r5
 8005256:	10a4      	asrs	r4, r4, #2
 8005258:	42a6      	cmp	r6, r4
 800525a:	d109      	bne.n	8005270 <__libc_init_array+0x24>
 800525c:	2600      	movs	r6, #0
 800525e:	f001 f867 	bl	8006330 <_init>
 8005262:	4d0a      	ldr	r5, [pc, #40]	; (800528c <__libc_init_array+0x40>)
 8005264:	4c0a      	ldr	r4, [pc, #40]	; (8005290 <__libc_init_array+0x44>)
 8005266:	1b64      	subs	r4, r4, r5
 8005268:	10a4      	asrs	r4, r4, #2
 800526a:	42a6      	cmp	r6, r4
 800526c:	d105      	bne.n	800527a <__libc_init_array+0x2e>
 800526e:	bd70      	pop	{r4, r5, r6, pc}
 8005270:	00b3      	lsls	r3, r6, #2
 8005272:	58eb      	ldr	r3, [r5, r3]
 8005274:	4798      	blx	r3
 8005276:	3601      	adds	r6, #1
 8005278:	e7ee      	b.n	8005258 <__libc_init_array+0xc>
 800527a:	00b3      	lsls	r3, r6, #2
 800527c:	58eb      	ldr	r3, [r5, r3]
 800527e:	4798      	blx	r3
 8005280:	3601      	adds	r6, #1
 8005282:	e7f2      	b.n	800526a <__libc_init_array+0x1e>
 8005284:	08006428 	.word	0x08006428
 8005288:	08006428 	.word	0x08006428
 800528c:	08006428 	.word	0x08006428
 8005290:	0800642c 	.word	0x0800642c

08005294 <memset>:
 8005294:	0003      	movs	r3, r0
 8005296:	1812      	adds	r2, r2, r0
 8005298:	4293      	cmp	r3, r2
 800529a:	d100      	bne.n	800529e <memset+0xa>
 800529c:	4770      	bx	lr
 800529e:	7019      	strb	r1, [r3, #0]
 80052a0:	3301      	adds	r3, #1
 80052a2:	e7f9      	b.n	8005298 <memset+0x4>

080052a4 <pow>:
 80052a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052a6:	2400      	movs	r4, #0
 80052a8:	b091      	sub	sp, #68	; 0x44
 80052aa:	001f      	movs	r7, r3
 80052ac:	9000      	str	r0, [sp, #0]
 80052ae:	9101      	str	r1, [sp, #4]
 80052b0:	0016      	movs	r6, r2
 80052b2:	f000 f98d 	bl	80055d0 <__ieee754_pow>
 80052b6:	4bbe      	ldr	r3, [pc, #760]	; (80055b0 <pow+0x30c>)
 80052b8:	9002      	str	r0, [sp, #8]
 80052ba:	9103      	str	r1, [sp, #12]
 80052bc:	571c      	ldrsb	r4, [r3, r4]
 80052be:	1c63      	adds	r3, r4, #1
 80052c0:	d100      	bne.n	80052c4 <pow+0x20>
 80052c2:	e0d4      	b.n	800546e <pow+0x1ca>
 80052c4:	0032      	movs	r2, r6
 80052c6:	003b      	movs	r3, r7
 80052c8:	0030      	movs	r0, r6
 80052ca:	0039      	movs	r1, r7
 80052cc:	f7fc ff8a 	bl	80021e4 <__aeabi_dcmpun>
 80052d0:	1e05      	subs	r5, r0, #0
 80052d2:	d000      	beq.n	80052d6 <pow+0x32>
 80052d4:	e0cb      	b.n	800546e <pow+0x1ca>
 80052d6:	9a00      	ldr	r2, [sp, #0]
 80052d8:	9b01      	ldr	r3, [sp, #4]
 80052da:	0010      	movs	r0, r2
 80052dc:	0019      	movs	r1, r3
 80052de:	f7fc ff81 	bl	80021e4 <__aeabi_dcmpun>
 80052e2:	2200      	movs	r2, #0
 80052e4:	9005      	str	r0, [sp, #20]
 80052e6:	2800      	cmp	r0, #0
 80052e8:	d01e      	beq.n	8005328 <pow+0x84>
 80052ea:	2300      	movs	r3, #0
 80052ec:	0030      	movs	r0, r6
 80052ee:	0039      	movs	r1, r7
 80052f0:	f7fa ffa6 	bl	8000240 <__aeabi_dcmpeq>
 80052f4:	2800      	cmp	r0, #0
 80052f6:	d100      	bne.n	80052fa <pow+0x56>
 80052f8:	e0b9      	b.n	800546e <pow+0x1ca>
 80052fa:	2301      	movs	r3, #1
 80052fc:	9306      	str	r3, [sp, #24]
 80052fe:	4bad      	ldr	r3, [pc, #692]	; (80055b4 <pow+0x310>)
 8005300:	950e      	str	r5, [sp, #56]	; 0x38
 8005302:	9307      	str	r3, [sp, #28]
 8005304:	9a00      	ldr	r2, [sp, #0]
 8005306:	9b01      	ldr	r3, [sp, #4]
 8005308:	9208      	str	r2, [sp, #32]
 800530a:	9309      	str	r3, [sp, #36]	; 0x24
 800530c:	2200      	movs	r2, #0
 800530e:	4baa      	ldr	r3, [pc, #680]	; (80055b8 <pow+0x314>)
 8005310:	960a      	str	r6, [sp, #40]	; 0x28
 8005312:	970b      	str	r7, [sp, #44]	; 0x2c
 8005314:	920c      	str	r2, [sp, #48]	; 0x30
 8005316:	930d      	str	r3, [sp, #52]	; 0x34
 8005318:	2c02      	cmp	r4, #2
 800531a:	d033      	beq.n	8005384 <pow+0xe0>
 800531c:	a806      	add	r0, sp, #24
 800531e:	f000 ff0b 	bl	8006138 <matherr>
 8005322:	2800      	cmp	r0, #0
 8005324:	d125      	bne.n	8005372 <pow+0xce>
 8005326:	e059      	b.n	80053dc <pow+0x138>
 8005328:	2300      	movs	r3, #0
 800532a:	9800      	ldr	r0, [sp, #0]
 800532c:	9901      	ldr	r1, [sp, #4]
 800532e:	f7fa ff87 	bl	8000240 <__aeabi_dcmpeq>
 8005332:	2800      	cmp	r0, #0
 8005334:	d057      	beq.n	80053e6 <pow+0x142>
 8005336:	2200      	movs	r2, #0
 8005338:	2300      	movs	r3, #0
 800533a:	0030      	movs	r0, r6
 800533c:	0039      	movs	r1, r7
 800533e:	f7fa ff7f 	bl	8000240 <__aeabi_dcmpeq>
 8005342:	1e05      	subs	r5, r0, #0
 8005344:	d021      	beq.n	800538a <pow+0xe6>
 8005346:	2301      	movs	r3, #1
 8005348:	9306      	str	r3, [sp, #24]
 800534a:	4b9a      	ldr	r3, [pc, #616]	; (80055b4 <pow+0x310>)
 800534c:	960a      	str	r6, [sp, #40]	; 0x28
 800534e:	970b      	str	r7, [sp, #44]	; 0x2c
 8005350:	9307      	str	r3, [sp, #28]
 8005352:	9b05      	ldr	r3, [sp, #20]
 8005354:	930e      	str	r3, [sp, #56]	; 0x38
 8005356:	9a00      	ldr	r2, [sp, #0]
 8005358:	9b01      	ldr	r3, [sp, #4]
 800535a:	9208      	str	r2, [sp, #32]
 800535c:	9309      	str	r3, [sp, #36]	; 0x24
 800535e:	2200      	movs	r2, #0
 8005360:	2300      	movs	r3, #0
 8005362:	920c      	str	r2, [sp, #48]	; 0x30
 8005364:	930d      	str	r3, [sp, #52]	; 0x34
 8005366:	2c00      	cmp	r4, #0
 8005368:	d0d8      	beq.n	800531c <pow+0x78>
 800536a:	2200      	movs	r2, #0
 800536c:	4b92      	ldr	r3, [pc, #584]	; (80055b8 <pow+0x314>)
 800536e:	920c      	str	r2, [sp, #48]	; 0x30
 8005370:	930d      	str	r3, [sp, #52]	; 0x34
 8005372:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005374:	9300      	str	r3, [sp, #0]
 8005376:	2b00      	cmp	r3, #0
 8005378:	d004      	beq.n	8005384 <pow+0xe0>
 800537a:	f7ff ff61 	bl	8005240 <__errno>
 800537e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005380:	9300      	str	r3, [sp, #0]
 8005382:	6003      	str	r3, [r0, #0]
 8005384:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005386:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8005388:	e06f      	b.n	800546a <pow+0x1c6>
 800538a:	0030      	movs	r0, r6
 800538c:	0039      	movs	r1, r7
 800538e:	f000 fecb 	bl	8006128 <finite>
 8005392:	2800      	cmp	r0, #0
 8005394:	d06b      	beq.n	800546e <pow+0x1ca>
 8005396:	2200      	movs	r2, #0
 8005398:	2300      	movs	r3, #0
 800539a:	0030      	movs	r0, r6
 800539c:	0039      	movs	r1, r7
 800539e:	f7fa ff55 	bl	800024c <__aeabi_dcmplt>
 80053a2:	2800      	cmp	r0, #0
 80053a4:	d063      	beq.n	800546e <pow+0x1ca>
 80053a6:	2301      	movs	r3, #1
 80053a8:	9306      	str	r3, [sp, #24]
 80053aa:	4b82      	ldr	r3, [pc, #520]	; (80055b4 <pow+0x310>)
 80053ac:	950e      	str	r5, [sp, #56]	; 0x38
 80053ae:	9307      	str	r3, [sp, #28]
 80053b0:	9b00      	ldr	r3, [sp, #0]
 80053b2:	9c01      	ldr	r4, [sp, #4]
 80053b4:	9308      	str	r3, [sp, #32]
 80053b6:	9409      	str	r4, [sp, #36]	; 0x24
 80053b8:	4b7d      	ldr	r3, [pc, #500]	; (80055b0 <pow+0x30c>)
 80053ba:	960a      	str	r6, [sp, #40]	; 0x28
 80053bc:	970b      	str	r7, [sp, #44]	; 0x2c
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	b25b      	sxtb	r3, r3
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d104      	bne.n	80053d0 <pow+0x12c>
 80053c6:	2300      	movs	r3, #0
 80053c8:	2400      	movs	r4, #0
 80053ca:	930c      	str	r3, [sp, #48]	; 0x30
 80053cc:	940d      	str	r4, [sp, #52]	; 0x34
 80053ce:	e7a5      	b.n	800531c <pow+0x78>
 80053d0:	2000      	movs	r0, #0
 80053d2:	497a      	ldr	r1, [pc, #488]	; (80055bc <pow+0x318>)
 80053d4:	900c      	str	r0, [sp, #48]	; 0x30
 80053d6:	910d      	str	r1, [sp, #52]	; 0x34
 80053d8:	2b02      	cmp	r3, #2
 80053da:	d19f      	bne.n	800531c <pow+0x78>
 80053dc:	f7ff ff30 	bl	8005240 <__errno>
 80053e0:	2321      	movs	r3, #33	; 0x21
 80053e2:	6003      	str	r3, [r0, #0]
 80053e4:	e7c5      	b.n	8005372 <pow+0xce>
 80053e6:	9802      	ldr	r0, [sp, #8]
 80053e8:	9903      	ldr	r1, [sp, #12]
 80053ea:	f000 fe9d 	bl	8006128 <finite>
 80053ee:	9005      	str	r0, [sp, #20]
 80053f0:	2800      	cmp	r0, #0
 80053f2:	d000      	beq.n	80053f6 <pow+0x152>
 80053f4:	e0a5      	b.n	8005542 <pow+0x29e>
 80053f6:	9800      	ldr	r0, [sp, #0]
 80053f8:	9901      	ldr	r1, [sp, #4]
 80053fa:	f000 fe95 	bl	8006128 <finite>
 80053fe:	2800      	cmp	r0, #0
 8005400:	d100      	bne.n	8005404 <pow+0x160>
 8005402:	e09e      	b.n	8005542 <pow+0x29e>
 8005404:	0030      	movs	r0, r6
 8005406:	0039      	movs	r1, r7
 8005408:	f000 fe8e 	bl	8006128 <finite>
 800540c:	2800      	cmp	r0, #0
 800540e:	d100      	bne.n	8005412 <pow+0x16e>
 8005410:	e097      	b.n	8005542 <pow+0x29e>
 8005412:	2500      	movs	r5, #0
 8005414:	4b66      	ldr	r3, [pc, #408]	; (80055b0 <pow+0x30c>)
 8005416:	ac06      	add	r4, sp, #24
 8005418:	575d      	ldrsb	r5, [r3, r5]
 800541a:	9a02      	ldr	r2, [sp, #8]
 800541c:	9b03      	ldr	r3, [sp, #12]
 800541e:	0019      	movs	r1, r3
 8005420:	0010      	movs	r0, r2
 8005422:	f7fc fedf 	bl	80021e4 <__aeabi_dcmpun>
 8005426:	4b63      	ldr	r3, [pc, #396]	; (80055b4 <pow+0x310>)
 8005428:	2800      	cmp	r0, #0
 800542a:	d031      	beq.n	8005490 <pow+0x1ec>
 800542c:	2201      	movs	r2, #1
 800542e:	6063      	str	r3, [r4, #4]
 8005430:	9b05      	ldr	r3, [sp, #20]
 8005432:	9206      	str	r2, [sp, #24]
 8005434:	6223      	str	r3, [r4, #32]
 8005436:	6126      	str	r6, [r4, #16]
 8005438:	6167      	str	r7, [r4, #20]
 800543a:	9a00      	ldr	r2, [sp, #0]
 800543c:	9b01      	ldr	r3, [sp, #4]
 800543e:	60a2      	str	r2, [r4, #8]
 8005440:	60e3      	str	r3, [r4, #12]
 8005442:	2200      	movs	r2, #0
 8005444:	2300      	movs	r3, #0
 8005446:	2d00      	cmp	r5, #0
 8005448:	d115      	bne.n	8005476 <pow+0x1d2>
 800544a:	61a2      	str	r2, [r4, #24]
 800544c:	61e3      	str	r3, [r4, #28]
 800544e:	0020      	movs	r0, r4
 8005450:	f000 fe72 	bl	8006138 <matherr>
 8005454:	2800      	cmp	r0, #0
 8005456:	d016      	beq.n	8005486 <pow+0x1e2>
 8005458:	6a23      	ldr	r3, [r4, #32]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d003      	beq.n	8005466 <pow+0x1c2>
 800545e:	f7ff feef 	bl	8005240 <__errno>
 8005462:	6a23      	ldr	r3, [r4, #32]
 8005464:	6003      	str	r3, [r0, #0]
 8005466:	69a3      	ldr	r3, [r4, #24]
 8005468:	69e4      	ldr	r4, [r4, #28]
 800546a:	9302      	str	r3, [sp, #8]
 800546c:	9403      	str	r4, [sp, #12]
 800546e:	9802      	ldr	r0, [sp, #8]
 8005470:	9903      	ldr	r1, [sp, #12]
 8005472:	b011      	add	sp, #68	; 0x44
 8005474:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005476:	0010      	movs	r0, r2
 8005478:	0019      	movs	r1, r3
 800547a:	f7fb fcef 	bl	8000e5c <__aeabi_ddiv>
 800547e:	61a0      	str	r0, [r4, #24]
 8005480:	61e1      	str	r1, [r4, #28]
 8005482:	2d02      	cmp	r5, #2
 8005484:	d1e3      	bne.n	800544e <pow+0x1aa>
 8005486:	f7ff fedb 	bl	8005240 <__errno>
 800548a:	2321      	movs	r3, #33	; 0x21
 800548c:	6003      	str	r3, [r0, #0]
 800548e:	e7e3      	b.n	8005458 <pow+0x1b4>
 8005490:	2203      	movs	r2, #3
 8005492:	6126      	str	r6, [r4, #16]
 8005494:	6167      	str	r7, [r4, #20]
 8005496:	9206      	str	r2, [sp, #24]
 8005498:	6063      	str	r3, [r4, #4]
 800549a:	6220      	str	r0, [r4, #32]
 800549c:	9a00      	ldr	r2, [sp, #0]
 800549e:	9b01      	ldr	r3, [sp, #4]
 80054a0:	0030      	movs	r0, r6
 80054a2:	60a2      	str	r2, [r4, #8]
 80054a4:	60e3      	str	r3, [r4, #12]
 80054a6:	0039      	movs	r1, r7
 80054a8:	2200      	movs	r2, #0
 80054aa:	4b45      	ldr	r3, [pc, #276]	; (80055c0 <pow+0x31c>)
 80054ac:	f7fc f8e0 	bl	8001670 <__aeabi_dmul>
 80054b0:	0006      	movs	r6, r0
 80054b2:	000f      	movs	r7, r1
 80054b4:	2d00      	cmp	r5, #0
 80054b6:	d124      	bne.n	8005502 <pow+0x25e>
 80054b8:	9800      	ldr	r0, [sp, #0]
 80054ba:	9901      	ldr	r1, [sp, #4]
 80054bc:	22e0      	movs	r2, #224	; 0xe0
 80054be:	4b41      	ldr	r3, [pc, #260]	; (80055c4 <pow+0x320>)
 80054c0:	0612      	lsls	r2, r2, #24
 80054c2:	61a2      	str	r2, [r4, #24]
 80054c4:	61e3      	str	r3, [r4, #28]
 80054c6:	2200      	movs	r2, #0
 80054c8:	2300      	movs	r3, #0
 80054ca:	f7fa febf 	bl	800024c <__aeabi_dcmplt>
 80054ce:	2800      	cmp	r0, #0
 80054d0:	d030      	beq.n	8005534 <pow+0x290>
 80054d2:	0030      	movs	r0, r6
 80054d4:	0039      	movs	r1, r7
 80054d6:	f000 fe37 	bl	8006148 <rint>
 80054da:	0032      	movs	r2, r6
 80054dc:	003b      	movs	r3, r7
 80054de:	f7fa feaf 	bl	8000240 <__aeabi_dcmpeq>
 80054e2:	2800      	cmp	r0, #0
 80054e4:	d104      	bne.n	80054f0 <pow+0x24c>
 80054e6:	22e0      	movs	r2, #224	; 0xe0
 80054e8:	4b37      	ldr	r3, [pc, #220]	; (80055c8 <pow+0x324>)
 80054ea:	0612      	lsls	r2, r2, #24
 80054ec:	61a2      	str	r2, [r4, #24]
 80054ee:	61e3      	str	r3, [r4, #28]
 80054f0:	4b2f      	ldr	r3, [pc, #188]	; (80055b0 <pow+0x30c>)
 80054f2:	781b      	ldrb	r3, [r3, #0]
 80054f4:	b25b      	sxtb	r3, r3
 80054f6:	2b02      	cmp	r3, #2
 80054f8:	d11c      	bne.n	8005534 <pow+0x290>
 80054fa:	f7ff fea1 	bl	8005240 <__errno>
 80054fe:	2322      	movs	r3, #34	; 0x22
 8005500:	e7c4      	b.n	800548c <pow+0x1e8>
 8005502:	2200      	movs	r2, #0
 8005504:	9800      	ldr	r0, [sp, #0]
 8005506:	9901      	ldr	r1, [sp, #4]
 8005508:	4b30      	ldr	r3, [pc, #192]	; (80055cc <pow+0x328>)
 800550a:	61a2      	str	r2, [r4, #24]
 800550c:	61e3      	str	r3, [r4, #28]
 800550e:	2200      	movs	r2, #0
 8005510:	2300      	movs	r3, #0
 8005512:	f7fa fe9b 	bl	800024c <__aeabi_dcmplt>
 8005516:	2800      	cmp	r0, #0
 8005518:	d0ea      	beq.n	80054f0 <pow+0x24c>
 800551a:	0030      	movs	r0, r6
 800551c:	0039      	movs	r1, r7
 800551e:	f000 fe13 	bl	8006148 <rint>
 8005522:	0032      	movs	r2, r6
 8005524:	003b      	movs	r3, r7
 8005526:	f7fa fe8b 	bl	8000240 <__aeabi_dcmpeq>
 800552a:	2800      	cmp	r0, #0
 800552c:	d1e0      	bne.n	80054f0 <pow+0x24c>
 800552e:	2200      	movs	r2, #0
 8005530:	4b22      	ldr	r3, [pc, #136]	; (80055bc <pow+0x318>)
 8005532:	e7db      	b.n	80054ec <pow+0x248>
 8005534:	0020      	movs	r0, r4
 8005536:	f000 fdff 	bl	8006138 <matherr>
 800553a:	2800      	cmp	r0, #0
 800553c:	d000      	beq.n	8005540 <pow+0x29c>
 800553e:	e78b      	b.n	8005458 <pow+0x1b4>
 8005540:	e7db      	b.n	80054fa <pow+0x256>
 8005542:	2200      	movs	r2, #0
 8005544:	9802      	ldr	r0, [sp, #8]
 8005546:	9903      	ldr	r1, [sp, #12]
 8005548:	2300      	movs	r3, #0
 800554a:	f7fa fe79 	bl	8000240 <__aeabi_dcmpeq>
 800554e:	2800      	cmp	r0, #0
 8005550:	d100      	bne.n	8005554 <pow+0x2b0>
 8005552:	e78c      	b.n	800546e <pow+0x1ca>
 8005554:	9800      	ldr	r0, [sp, #0]
 8005556:	9901      	ldr	r1, [sp, #4]
 8005558:	f000 fde6 	bl	8006128 <finite>
 800555c:	2800      	cmp	r0, #0
 800555e:	d100      	bne.n	8005562 <pow+0x2be>
 8005560:	e785      	b.n	800546e <pow+0x1ca>
 8005562:	0030      	movs	r0, r6
 8005564:	0039      	movs	r1, r7
 8005566:	f000 fddf 	bl	8006128 <finite>
 800556a:	2800      	cmp	r0, #0
 800556c:	d100      	bne.n	8005570 <pow+0x2cc>
 800556e:	e77e      	b.n	800546e <pow+0x1ca>
 8005570:	2304      	movs	r3, #4
 8005572:	9306      	str	r3, [sp, #24]
 8005574:	4b0f      	ldr	r3, [pc, #60]	; (80055b4 <pow+0x310>)
 8005576:	960a      	str	r6, [sp, #40]	; 0x28
 8005578:	970b      	str	r7, [sp, #44]	; 0x2c
 800557a:	9307      	str	r3, [sp, #28]
 800557c:	2300      	movs	r3, #0
 800557e:	930e      	str	r3, [sp, #56]	; 0x38
 8005580:	9b00      	ldr	r3, [sp, #0]
 8005582:	9c01      	ldr	r4, [sp, #4]
 8005584:	9308      	str	r3, [sp, #32]
 8005586:	9409      	str	r4, [sp, #36]	; 0x24
 8005588:	2300      	movs	r3, #0
 800558a:	2400      	movs	r4, #0
 800558c:	930c      	str	r3, [sp, #48]	; 0x30
 800558e:	940d      	str	r4, [sp, #52]	; 0x34
 8005590:	4b07      	ldr	r3, [pc, #28]	; (80055b0 <pow+0x30c>)
 8005592:	781b      	ldrb	r3, [r3, #0]
 8005594:	b25b      	sxtb	r3, r3
 8005596:	2b02      	cmp	r3, #2
 8005598:	d103      	bne.n	80055a2 <pow+0x2fe>
 800559a:	f7ff fe51 	bl	8005240 <__errno>
 800559e:	2322      	movs	r3, #34	; 0x22
 80055a0:	e71f      	b.n	80053e2 <pow+0x13e>
 80055a2:	a806      	add	r0, sp, #24
 80055a4:	f000 fdc8 	bl	8006138 <matherr>
 80055a8:	2800      	cmp	r0, #0
 80055aa:	d000      	beq.n	80055ae <pow+0x30a>
 80055ac:	e6e1      	b.n	8005372 <pow+0xce>
 80055ae:	e7f4      	b.n	800559a <pow+0x2f6>
 80055b0:	2000006c 	.word	0x2000006c
 80055b4:	080063e1 	.word	0x080063e1
 80055b8:	3ff00000 	.word	0x3ff00000
 80055bc:	fff00000 	.word	0xfff00000
 80055c0:	3fe00000 	.word	0x3fe00000
 80055c4:	47efffff 	.word	0x47efffff
 80055c8:	c7efffff 	.word	0xc7efffff
 80055cc:	7ff00000 	.word	0x7ff00000

080055d0 <__ieee754_pow>:
 80055d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055d2:	b095      	sub	sp, #84	; 0x54
 80055d4:	9202      	str	r2, [sp, #8]
 80055d6:	9303      	str	r3, [sp, #12]
 80055d8:	9b03      	ldr	r3, [sp, #12]
 80055da:	000e      	movs	r6, r1
 80055dc:	9902      	ldr	r1, [sp, #8]
 80055de:	005d      	lsls	r5, r3, #1
 80055e0:	9304      	str	r3, [sp, #16]
 80055e2:	000b      	movs	r3, r1
 80055e4:	086d      	lsrs	r5, r5, #1
 80055e6:	0007      	movs	r7, r0
 80055e8:	432b      	orrs	r3, r5
 80055ea:	d101      	bne.n	80055f0 <__ieee754_pow+0x20>
 80055ec:	f000 fcad 	bl	8005f4a <__ieee754_pow+0x97a>
 80055f0:	4b7e      	ldr	r3, [pc, #504]	; (80057ec <__ieee754_pow+0x21c>)
 80055f2:	0074      	lsls	r4, r6, #1
 80055f4:	9608      	str	r6, [sp, #32]
 80055f6:	9000      	str	r0, [sp, #0]
 80055f8:	0864      	lsrs	r4, r4, #1
 80055fa:	469c      	mov	ip, r3
 80055fc:	429c      	cmp	r4, r3
 80055fe:	dc0b      	bgt.n	8005618 <__ieee754_pow+0x48>
 8005600:	d104      	bne.n	800560c <__ieee754_pow+0x3c>
 8005602:	2800      	cmp	r0, #0
 8005604:	d108      	bne.n	8005618 <__ieee754_pow+0x48>
 8005606:	42a5      	cmp	r5, r4
 8005608:	dc0c      	bgt.n	8005624 <__ieee754_pow+0x54>
 800560a:	e001      	b.n	8005610 <__ieee754_pow+0x40>
 800560c:	429d      	cmp	r5, r3
 800560e:	dc03      	bgt.n	8005618 <__ieee754_pow+0x48>
 8005610:	4565      	cmp	r5, ip
 8005612:	d10d      	bne.n	8005630 <__ieee754_pow+0x60>
 8005614:	2900      	cmp	r1, #0
 8005616:	d00b      	beq.n	8005630 <__ieee754_pow+0x60>
 8005618:	4b75      	ldr	r3, [pc, #468]	; (80057f0 <__ieee754_pow+0x220>)
 800561a:	18e4      	adds	r4, r4, r3
 800561c:	4327      	orrs	r7, r4
 800561e:	d101      	bne.n	8005624 <__ieee754_pow+0x54>
 8005620:	f000 fc93 	bl	8005f4a <__ieee754_pow+0x97a>
 8005624:	4873      	ldr	r0, [pc, #460]	; (80057f4 <__ieee754_pow+0x224>)
 8005626:	f000 fd89 	bl	800613c <nan>
 800562a:	9000      	str	r0, [sp, #0]
 800562c:	9101      	str	r1, [sp, #4]
 800562e:	e061      	b.n	80056f4 <__ieee754_pow+0x124>
 8005630:	2300      	movs	r3, #0
 8005632:	9306      	str	r3, [sp, #24]
 8005634:	2e00      	cmp	r6, #0
 8005636:	da17      	bge.n	8005668 <__ieee754_pow+0x98>
 8005638:	4a6f      	ldr	r2, [pc, #444]	; (80057f8 <__ieee754_pow+0x228>)
 800563a:	4295      	cmp	r5, r2
 800563c:	dc4d      	bgt.n	80056da <__ieee754_pow+0x10a>
 800563e:	4a6f      	ldr	r2, [pc, #444]	; (80057fc <__ieee754_pow+0x22c>)
 8005640:	4295      	cmp	r5, r2
 8005642:	dd11      	ble.n	8005668 <__ieee754_pow+0x98>
 8005644:	4b6e      	ldr	r3, [pc, #440]	; (8005800 <__ieee754_pow+0x230>)
 8005646:	152a      	asrs	r2, r5, #20
 8005648:	18d2      	adds	r2, r2, r3
 800564a:	2a14      	cmp	r2, #20
 800564c:	dd25      	ble.n	800569a <__ieee754_pow+0xca>
 800564e:	2034      	movs	r0, #52	; 0x34
 8005650:	1a82      	subs	r2, r0, r2
 8005652:	9802      	ldr	r0, [sp, #8]
 8005654:	40d0      	lsrs	r0, r2
 8005656:	0003      	movs	r3, r0
 8005658:	4093      	lsls	r3, r2
 800565a:	428b      	cmp	r3, r1
 800565c:	d104      	bne.n	8005668 <__ieee754_pow+0x98>
 800565e:	2201      	movs	r2, #1
 8005660:	4010      	ands	r0, r2
 8005662:	1892      	adds	r2, r2, r2
 8005664:	1a13      	subs	r3, r2, r0
 8005666:	9306      	str	r3, [sp, #24]
 8005668:	2900      	cmp	r1, #0
 800566a:	d15e      	bne.n	800572a <__ieee754_pow+0x15a>
 800566c:	4565      	cmp	r5, ip
 800566e:	d123      	bne.n	80056b8 <__ieee754_pow+0xe8>
 8005670:	4b5f      	ldr	r3, [pc, #380]	; (80057f0 <__ieee754_pow+0x220>)
 8005672:	18e3      	adds	r3, r4, r3
 8005674:	431f      	orrs	r7, r3
 8005676:	d101      	bne.n	800567c <__ieee754_pow+0xac>
 8005678:	f000 fc67 	bl	8005f4a <__ieee754_pow+0x97a>
 800567c:	4b5f      	ldr	r3, [pc, #380]	; (80057fc <__ieee754_pow+0x22c>)
 800567e:	429c      	cmp	r4, r3
 8005680:	dd2d      	ble.n	80056de <__ieee754_pow+0x10e>
 8005682:	9b02      	ldr	r3, [sp, #8]
 8005684:	9c03      	ldr	r4, [sp, #12]
 8005686:	9300      	str	r3, [sp, #0]
 8005688:	9401      	str	r4, [sp, #4]
 800568a:	9b04      	ldr	r3, [sp, #16]
 800568c:	2b00      	cmp	r3, #0
 800568e:	da31      	bge.n	80056f4 <__ieee754_pow+0x124>
 8005690:	2300      	movs	r3, #0
 8005692:	2400      	movs	r4, #0
 8005694:	9300      	str	r3, [sp, #0]
 8005696:	9401      	str	r4, [sp, #4]
 8005698:	e02c      	b.n	80056f4 <__ieee754_pow+0x124>
 800569a:	2900      	cmp	r1, #0
 800569c:	d145      	bne.n	800572a <__ieee754_pow+0x15a>
 800569e:	2314      	movs	r3, #20
 80056a0:	1a9a      	subs	r2, r3, r2
 80056a2:	002b      	movs	r3, r5
 80056a4:	4113      	asrs	r3, r2
 80056a6:	0019      	movs	r1, r3
 80056a8:	4091      	lsls	r1, r2
 80056aa:	42a9      	cmp	r1, r5
 80056ac:	d104      	bne.n	80056b8 <__ieee754_pow+0xe8>
 80056ae:	2201      	movs	r2, #1
 80056b0:	4013      	ands	r3, r2
 80056b2:	1892      	adds	r2, r2, r2
 80056b4:	1ad3      	subs	r3, r2, r3
 80056b6:	9306      	str	r3, [sp, #24]
 80056b8:	4b52      	ldr	r3, [pc, #328]	; (8005804 <__ieee754_pow+0x234>)
 80056ba:	429d      	cmp	r5, r3
 80056bc:	d11e      	bne.n	80056fc <__ieee754_pow+0x12c>
 80056be:	0038      	movs	r0, r7
 80056c0:	0031      	movs	r1, r6
 80056c2:	9b04      	ldr	r3, [sp, #16]
 80056c4:	9000      	str	r0, [sp, #0]
 80056c6:	9101      	str	r1, [sp, #4]
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	da13      	bge.n	80056f4 <__ieee754_pow+0x124>
 80056cc:	003a      	movs	r2, r7
 80056ce:	0033      	movs	r3, r6
 80056d0:	2000      	movs	r0, #0
 80056d2:	494c      	ldr	r1, [pc, #304]	; (8005804 <__ieee754_pow+0x234>)
 80056d4:	f7fb fbc2 	bl	8000e5c <__aeabi_ddiv>
 80056d8:	e7a7      	b.n	800562a <__ieee754_pow+0x5a>
 80056da:	2302      	movs	r3, #2
 80056dc:	e7c3      	b.n	8005666 <__ieee754_pow+0x96>
 80056de:	9b04      	ldr	r3, [sp, #16]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	dad5      	bge.n	8005690 <__ieee754_pow+0xc0>
 80056e4:	2280      	movs	r2, #128	; 0x80
 80056e6:	0612      	lsls	r2, r2, #24
 80056e8:	4694      	mov	ip, r2
 80056ea:	9b02      	ldr	r3, [sp, #8]
 80056ec:	9300      	str	r3, [sp, #0]
 80056ee:	9b03      	ldr	r3, [sp, #12]
 80056f0:	4463      	add	r3, ip
 80056f2:	9301      	str	r3, [sp, #4]
 80056f4:	9800      	ldr	r0, [sp, #0]
 80056f6:	9901      	ldr	r1, [sp, #4]
 80056f8:	b015      	add	sp, #84	; 0x54
 80056fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056fc:	2380      	movs	r3, #128	; 0x80
 80056fe:	9a04      	ldr	r2, [sp, #16]
 8005700:	05db      	lsls	r3, r3, #23
 8005702:	429a      	cmp	r2, r3
 8005704:	d106      	bne.n	8005714 <__ieee754_pow+0x144>
 8005706:	003a      	movs	r2, r7
 8005708:	0033      	movs	r3, r6
 800570a:	0038      	movs	r0, r7
 800570c:	0031      	movs	r1, r6
 800570e:	f7fb ffaf 	bl	8001670 <__aeabi_dmul>
 8005712:	e78a      	b.n	800562a <__ieee754_pow+0x5a>
 8005714:	4b3c      	ldr	r3, [pc, #240]	; (8005808 <__ieee754_pow+0x238>)
 8005716:	9a04      	ldr	r2, [sp, #16]
 8005718:	429a      	cmp	r2, r3
 800571a:	d106      	bne.n	800572a <__ieee754_pow+0x15a>
 800571c:	2e00      	cmp	r6, #0
 800571e:	db04      	blt.n	800572a <__ieee754_pow+0x15a>
 8005720:	0038      	movs	r0, r7
 8005722:	0031      	movs	r1, r6
 8005724:	f000 fc4a 	bl	8005fbc <__ieee754_sqrt>
 8005728:	e77f      	b.n	800562a <__ieee754_pow+0x5a>
 800572a:	0038      	movs	r0, r7
 800572c:	0031      	movs	r1, r6
 800572e:	f000 fcf7 	bl	8006120 <fabs>
 8005732:	9000      	str	r0, [sp, #0]
 8005734:	9101      	str	r1, [sp, #4]
 8005736:	2f00      	cmp	r7, #0
 8005738:	d12e      	bne.n	8005798 <__ieee754_pow+0x1c8>
 800573a:	2c00      	cmp	r4, #0
 800573c:	d004      	beq.n	8005748 <__ieee754_pow+0x178>
 800573e:	4a31      	ldr	r2, [pc, #196]	; (8005804 <__ieee754_pow+0x234>)
 8005740:	00b3      	lsls	r3, r6, #2
 8005742:	089b      	lsrs	r3, r3, #2
 8005744:	4293      	cmp	r3, r2
 8005746:	d127      	bne.n	8005798 <__ieee754_pow+0x1c8>
 8005748:	9b04      	ldr	r3, [sp, #16]
 800574a:	2b00      	cmp	r3, #0
 800574c:	da07      	bge.n	800575e <__ieee754_pow+0x18e>
 800574e:	9a00      	ldr	r2, [sp, #0]
 8005750:	9b01      	ldr	r3, [sp, #4]
 8005752:	2000      	movs	r0, #0
 8005754:	492b      	ldr	r1, [pc, #172]	; (8005804 <__ieee754_pow+0x234>)
 8005756:	f7fb fb81 	bl	8000e5c <__aeabi_ddiv>
 800575a:	9000      	str	r0, [sp, #0]
 800575c:	9101      	str	r1, [sp, #4]
 800575e:	9b08      	ldr	r3, [sp, #32]
 8005760:	2b00      	cmp	r3, #0
 8005762:	dac7      	bge.n	80056f4 <__ieee754_pow+0x124>
 8005764:	4b22      	ldr	r3, [pc, #136]	; (80057f0 <__ieee754_pow+0x220>)
 8005766:	18e4      	adds	r4, r4, r3
 8005768:	9b06      	ldr	r3, [sp, #24]
 800576a:	431c      	orrs	r4, r3
 800576c:	d108      	bne.n	8005780 <__ieee754_pow+0x1b0>
 800576e:	9a00      	ldr	r2, [sp, #0]
 8005770:	9b01      	ldr	r3, [sp, #4]
 8005772:	0010      	movs	r0, r2
 8005774:	0019      	movs	r1, r3
 8005776:	f7fc f9ed 	bl	8001b54 <__aeabi_dsub>
 800577a:	0002      	movs	r2, r0
 800577c:	000b      	movs	r3, r1
 800577e:	e7a9      	b.n	80056d4 <__ieee754_pow+0x104>
 8005780:	9b06      	ldr	r3, [sp, #24]
 8005782:	2b01      	cmp	r3, #1
 8005784:	d1b6      	bne.n	80056f4 <__ieee754_pow+0x124>
 8005786:	9800      	ldr	r0, [sp, #0]
 8005788:	2180      	movs	r1, #128	; 0x80
 800578a:	0002      	movs	r2, r0
 800578c:	9801      	ldr	r0, [sp, #4]
 800578e:	0609      	lsls	r1, r1, #24
 8005790:	1843      	adds	r3, r0, r1
 8005792:	9200      	str	r2, [sp, #0]
 8005794:	9301      	str	r3, [sp, #4]
 8005796:	e7ad      	b.n	80056f4 <__ieee754_pow+0x124>
 8005798:	0ff3      	lsrs	r3, r6, #31
 800579a:	3b01      	subs	r3, #1
 800579c:	9310      	str	r3, [sp, #64]	; 0x40
 800579e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80057a0:	9b06      	ldr	r3, [sp, #24]
 80057a2:	4313      	orrs	r3, r2
 80057a4:	d104      	bne.n	80057b0 <__ieee754_pow+0x1e0>
 80057a6:	003a      	movs	r2, r7
 80057a8:	0033      	movs	r3, r6
 80057aa:	0038      	movs	r0, r7
 80057ac:	0031      	movs	r1, r6
 80057ae:	e7e2      	b.n	8005776 <__ieee754_pow+0x1a6>
 80057b0:	4b16      	ldr	r3, [pc, #88]	; (800580c <__ieee754_pow+0x23c>)
 80057b2:	429d      	cmp	r5, r3
 80057b4:	dc00      	bgt.n	80057b8 <__ieee754_pow+0x1e8>
 80057b6:	e0f7      	b.n	80059a8 <__ieee754_pow+0x3d8>
 80057b8:	4b15      	ldr	r3, [pc, #84]	; (8005810 <__ieee754_pow+0x240>)
 80057ba:	429d      	cmp	r5, r3
 80057bc:	dd0b      	ble.n	80057d6 <__ieee754_pow+0x206>
 80057be:	4b0f      	ldr	r3, [pc, #60]	; (80057fc <__ieee754_pow+0x22c>)
 80057c0:	429c      	cmp	r4, r3
 80057c2:	dc0e      	bgt.n	80057e2 <__ieee754_pow+0x212>
 80057c4:	9b04      	ldr	r3, [sp, #16]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	db00      	blt.n	80057cc <__ieee754_pow+0x1fc>
 80057ca:	e761      	b.n	8005690 <__ieee754_pow+0xc0>
 80057cc:	4a11      	ldr	r2, [pc, #68]	; (8005814 <__ieee754_pow+0x244>)
 80057ce:	4b12      	ldr	r3, [pc, #72]	; (8005818 <__ieee754_pow+0x248>)
 80057d0:	0010      	movs	r0, r2
 80057d2:	0019      	movs	r1, r3
 80057d4:	e79b      	b.n	800570e <__ieee754_pow+0x13e>
 80057d6:	4b11      	ldr	r3, [pc, #68]	; (800581c <__ieee754_pow+0x24c>)
 80057d8:	429c      	cmp	r4, r3
 80057da:	ddf3      	ble.n	80057c4 <__ieee754_pow+0x1f4>
 80057dc:	4b09      	ldr	r3, [pc, #36]	; (8005804 <__ieee754_pow+0x234>)
 80057de:	429c      	cmp	r4, r3
 80057e0:	dd1e      	ble.n	8005820 <__ieee754_pow+0x250>
 80057e2:	9b04      	ldr	r3, [sp, #16]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	dcf1      	bgt.n	80057cc <__ieee754_pow+0x1fc>
 80057e8:	e752      	b.n	8005690 <__ieee754_pow+0xc0>
 80057ea:	46c0      	nop			; (mov r8, r8)
 80057ec:	7ff00000 	.word	0x7ff00000
 80057f0:	c0100000 	.word	0xc0100000
 80057f4:	080063e4 	.word	0x080063e4
 80057f8:	433fffff 	.word	0x433fffff
 80057fc:	3fefffff 	.word	0x3fefffff
 8005800:	fffffc01 	.word	0xfffffc01
 8005804:	3ff00000 	.word	0x3ff00000
 8005808:	3fe00000 	.word	0x3fe00000
 800580c:	41e00000 	.word	0x41e00000
 8005810:	43f00000 	.word	0x43f00000
 8005814:	8800759c 	.word	0x8800759c
 8005818:	7e37e43c 	.word	0x7e37e43c
 800581c:	3feffffe 	.word	0x3feffffe
 8005820:	2200      	movs	r2, #0
 8005822:	9800      	ldr	r0, [sp, #0]
 8005824:	9901      	ldr	r1, [sp, #4]
 8005826:	4b52      	ldr	r3, [pc, #328]	; (8005970 <__ieee754_pow+0x3a0>)
 8005828:	f7fc f994 	bl	8001b54 <__aeabi_dsub>
 800582c:	22c0      	movs	r2, #192	; 0xc0
 800582e:	4b51      	ldr	r3, [pc, #324]	; (8005974 <__ieee754_pow+0x3a4>)
 8005830:	05d2      	lsls	r2, r2, #23
 8005832:	0006      	movs	r6, r0
 8005834:	000f      	movs	r7, r1
 8005836:	f7fb ff1b 	bl	8001670 <__aeabi_dmul>
 800583a:	4a4f      	ldr	r2, [pc, #316]	; (8005978 <__ieee754_pow+0x3a8>)
 800583c:	9000      	str	r0, [sp, #0]
 800583e:	9101      	str	r1, [sp, #4]
 8005840:	4b4e      	ldr	r3, [pc, #312]	; (800597c <__ieee754_pow+0x3ac>)
 8005842:	0030      	movs	r0, r6
 8005844:	0039      	movs	r1, r7
 8005846:	f7fb ff13 	bl	8001670 <__aeabi_dmul>
 800584a:	2200      	movs	r2, #0
 800584c:	9004      	str	r0, [sp, #16]
 800584e:	9105      	str	r1, [sp, #20]
 8005850:	4b4b      	ldr	r3, [pc, #300]	; (8005980 <__ieee754_pow+0x3b0>)
 8005852:	0030      	movs	r0, r6
 8005854:	0039      	movs	r1, r7
 8005856:	f7fb ff0b 	bl	8001670 <__aeabi_dmul>
 800585a:	0002      	movs	r2, r0
 800585c:	000b      	movs	r3, r1
 800585e:	4849      	ldr	r0, [pc, #292]	; (8005984 <__ieee754_pow+0x3b4>)
 8005860:	4949      	ldr	r1, [pc, #292]	; (8005988 <__ieee754_pow+0x3b8>)
 8005862:	f7fc f977 	bl	8001b54 <__aeabi_dsub>
 8005866:	0032      	movs	r2, r6
 8005868:	003b      	movs	r3, r7
 800586a:	f7fb ff01 	bl	8001670 <__aeabi_dmul>
 800586e:	0002      	movs	r2, r0
 8005870:	000b      	movs	r3, r1
 8005872:	2000      	movs	r0, #0
 8005874:	4945      	ldr	r1, [pc, #276]	; (800598c <__ieee754_pow+0x3bc>)
 8005876:	f7fc f96d 	bl	8001b54 <__aeabi_dsub>
 800587a:	0032      	movs	r2, r6
 800587c:	0004      	movs	r4, r0
 800587e:	000d      	movs	r5, r1
 8005880:	003b      	movs	r3, r7
 8005882:	0030      	movs	r0, r6
 8005884:	0039      	movs	r1, r7
 8005886:	f7fb fef3 	bl	8001670 <__aeabi_dmul>
 800588a:	0002      	movs	r2, r0
 800588c:	000b      	movs	r3, r1
 800588e:	0020      	movs	r0, r4
 8005890:	0029      	movs	r1, r5
 8005892:	f7fb feed 	bl	8001670 <__aeabi_dmul>
 8005896:	4a3e      	ldr	r2, [pc, #248]	; (8005990 <__ieee754_pow+0x3c0>)
 8005898:	4b36      	ldr	r3, [pc, #216]	; (8005974 <__ieee754_pow+0x3a4>)
 800589a:	f7fb fee9 	bl	8001670 <__aeabi_dmul>
 800589e:	0002      	movs	r2, r0
 80058a0:	000b      	movs	r3, r1
 80058a2:	9804      	ldr	r0, [sp, #16]
 80058a4:	9905      	ldr	r1, [sp, #20]
 80058a6:	f7fc f955 	bl	8001b54 <__aeabi_dsub>
 80058aa:	0002      	movs	r2, r0
 80058ac:	000b      	movs	r3, r1
 80058ae:	0004      	movs	r4, r0
 80058b0:	000d      	movs	r5, r1
 80058b2:	9800      	ldr	r0, [sp, #0]
 80058b4:	9901      	ldr	r1, [sp, #4]
 80058b6:	f7fa ffb5 	bl	8000824 <__aeabi_dadd>
 80058ba:	9a00      	ldr	r2, [sp, #0]
 80058bc:	9b01      	ldr	r3, [sp, #4]
 80058be:	2000      	movs	r0, #0
 80058c0:	9004      	str	r0, [sp, #16]
 80058c2:	9105      	str	r1, [sp, #20]
 80058c4:	f7fc f946 	bl	8001b54 <__aeabi_dsub>
 80058c8:	0002      	movs	r2, r0
 80058ca:	000b      	movs	r3, r1
 80058cc:	0020      	movs	r0, r4
 80058ce:	0029      	movs	r1, r5
 80058d0:	f7fc f940 	bl	8001b54 <__aeabi_dsub>
 80058d4:	9b06      	ldr	r3, [sp, #24]
 80058d6:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80058d8:	3b01      	subs	r3, #1
 80058da:	0006      	movs	r6, r0
 80058dc:	000f      	movs	r7, r1
 80058de:	4313      	orrs	r3, r2
 80058e0:	d000      	beq.n	80058e4 <__ieee754_pow+0x314>
 80058e2:	e1de      	b.n	8005ca2 <__ieee754_pow+0x6d2>
 80058e4:	2300      	movs	r3, #0
 80058e6:	4c2b      	ldr	r4, [pc, #172]	; (8005994 <__ieee754_pow+0x3c4>)
 80058e8:	9300      	str	r3, [sp, #0]
 80058ea:	9401      	str	r4, [sp, #4]
 80058ec:	9c02      	ldr	r4, [sp, #8]
 80058ee:	9d03      	ldr	r5, [sp, #12]
 80058f0:	9802      	ldr	r0, [sp, #8]
 80058f2:	9903      	ldr	r1, [sp, #12]
 80058f4:	2400      	movs	r4, #0
 80058f6:	002b      	movs	r3, r5
 80058f8:	0022      	movs	r2, r4
 80058fa:	f7fc f92b 	bl	8001b54 <__aeabi_dsub>
 80058fe:	9a04      	ldr	r2, [sp, #16]
 8005900:	9b05      	ldr	r3, [sp, #20]
 8005902:	f7fb feb5 	bl	8001670 <__aeabi_dmul>
 8005906:	9a02      	ldr	r2, [sp, #8]
 8005908:	9b03      	ldr	r3, [sp, #12]
 800590a:	9006      	str	r0, [sp, #24]
 800590c:	9107      	str	r1, [sp, #28]
 800590e:	0030      	movs	r0, r6
 8005910:	0039      	movs	r1, r7
 8005912:	f7fb fead 	bl	8001670 <__aeabi_dmul>
 8005916:	0002      	movs	r2, r0
 8005918:	000b      	movs	r3, r1
 800591a:	9806      	ldr	r0, [sp, #24]
 800591c:	9907      	ldr	r1, [sp, #28]
 800591e:	f7fa ff81 	bl	8000824 <__aeabi_dadd>
 8005922:	0022      	movs	r2, r4
 8005924:	002b      	movs	r3, r5
 8005926:	9006      	str	r0, [sp, #24]
 8005928:	9107      	str	r1, [sp, #28]
 800592a:	9804      	ldr	r0, [sp, #16]
 800592c:	9905      	ldr	r1, [sp, #20]
 800592e:	f7fb fe9f 	bl	8001670 <__aeabi_dmul>
 8005932:	0006      	movs	r6, r0
 8005934:	000f      	movs	r7, r1
 8005936:	000b      	movs	r3, r1
 8005938:	0002      	movs	r2, r0
 800593a:	9806      	ldr	r0, [sp, #24]
 800593c:	9907      	ldr	r1, [sp, #28]
 800593e:	9604      	str	r6, [sp, #16]
 8005940:	9705      	str	r7, [sp, #20]
 8005942:	f7fa ff6f 	bl	8000824 <__aeabi_dadd>
 8005946:	4b14      	ldr	r3, [pc, #80]	; (8005998 <__ieee754_pow+0x3c8>)
 8005948:	0005      	movs	r5, r0
 800594a:	000c      	movs	r4, r1
 800594c:	9108      	str	r1, [sp, #32]
 800594e:	4299      	cmp	r1, r3
 8005950:	dc00      	bgt.n	8005954 <__ieee754_pow+0x384>
 8005952:	e2d8      	b.n	8005f06 <__ieee754_pow+0x936>
 8005954:	4b11      	ldr	r3, [pc, #68]	; (800599c <__ieee754_pow+0x3cc>)
 8005956:	18cb      	adds	r3, r1, r3
 8005958:	4303      	orrs	r3, r0
 800595a:	d100      	bne.n	800595e <__ieee754_pow+0x38e>
 800595c:	e1da      	b.n	8005d14 <__ieee754_pow+0x744>
 800595e:	9800      	ldr	r0, [sp, #0]
 8005960:	9901      	ldr	r1, [sp, #4]
 8005962:	4a0f      	ldr	r2, [pc, #60]	; (80059a0 <__ieee754_pow+0x3d0>)
 8005964:	4b0f      	ldr	r3, [pc, #60]	; (80059a4 <__ieee754_pow+0x3d4>)
 8005966:	f7fb fe83 	bl	8001670 <__aeabi_dmul>
 800596a:	4a0d      	ldr	r2, [pc, #52]	; (80059a0 <__ieee754_pow+0x3d0>)
 800596c:	4b0d      	ldr	r3, [pc, #52]	; (80059a4 <__ieee754_pow+0x3d4>)
 800596e:	e6ce      	b.n	800570e <__ieee754_pow+0x13e>
 8005970:	3ff00000 	.word	0x3ff00000
 8005974:	3ff71547 	.word	0x3ff71547
 8005978:	f85ddf44 	.word	0xf85ddf44
 800597c:	3e54ae0b 	.word	0x3e54ae0b
 8005980:	3fd00000 	.word	0x3fd00000
 8005984:	55555555 	.word	0x55555555
 8005988:	3fd55555 	.word	0x3fd55555
 800598c:	3fe00000 	.word	0x3fe00000
 8005990:	652b82fe 	.word	0x652b82fe
 8005994:	bff00000 	.word	0xbff00000
 8005998:	408fffff 	.word	0x408fffff
 800599c:	bf700000 	.word	0xbf700000
 80059a0:	8800759c 	.word	0x8800759c
 80059a4:	7e37e43c 	.word	0x7e37e43c
 80059a8:	4bbf      	ldr	r3, [pc, #764]	; (8005ca8 <__ieee754_pow+0x6d8>)
 80059aa:	2200      	movs	r2, #0
 80059ac:	429c      	cmp	r4, r3
 80059ae:	dc0a      	bgt.n	80059c6 <__ieee754_pow+0x3f6>
 80059b0:	9800      	ldr	r0, [sp, #0]
 80059b2:	9901      	ldr	r1, [sp, #4]
 80059b4:	2200      	movs	r2, #0
 80059b6:	4bbd      	ldr	r3, [pc, #756]	; (8005cac <__ieee754_pow+0x6dc>)
 80059b8:	f7fb fe5a 	bl	8001670 <__aeabi_dmul>
 80059bc:	2235      	movs	r2, #53	; 0x35
 80059be:	9000      	str	r0, [sp, #0]
 80059c0:	9101      	str	r1, [sp, #4]
 80059c2:	9c01      	ldr	r4, [sp, #4]
 80059c4:	4252      	negs	r2, r2
 80059c6:	49ba      	ldr	r1, [pc, #744]	; (8005cb0 <__ieee754_pow+0x6e0>)
 80059c8:	1523      	asrs	r3, r4, #20
 80059ca:	185b      	adds	r3, r3, r1
 80059cc:	189b      	adds	r3, r3, r2
 80059ce:	0324      	lsls	r4, r4, #12
 80059d0:	4db8      	ldr	r5, [pc, #736]	; (8005cb4 <__ieee754_pow+0x6e4>)
 80059d2:	4ab9      	ldr	r2, [pc, #740]	; (8005cb8 <__ieee754_pow+0x6e8>)
 80059d4:	930d      	str	r3, [sp, #52]	; 0x34
 80059d6:	0b23      	lsrs	r3, r4, #12
 80059d8:	431d      	orrs	r5, r3
 80059da:	2400      	movs	r4, #0
 80059dc:	4293      	cmp	r3, r2
 80059de:	dd09      	ble.n	80059f4 <__ieee754_pow+0x424>
 80059e0:	4ab6      	ldr	r2, [pc, #728]	; (8005cbc <__ieee754_pow+0x6ec>)
 80059e2:	3401      	adds	r4, #1
 80059e4:	4293      	cmp	r3, r2
 80059e6:	dd05      	ble.n	80059f4 <__ieee754_pow+0x424>
 80059e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80059ea:	191b      	adds	r3, r3, r4
 80059ec:	2400      	movs	r4, #0
 80059ee:	930d      	str	r3, [sp, #52]	; 0x34
 80059f0:	4bb3      	ldr	r3, [pc, #716]	; (8005cc0 <__ieee754_pow+0x6f0>)
 80059f2:	18ed      	adds	r5, r5, r3
 80059f4:	9800      	ldr	r0, [sp, #0]
 80059f6:	9901      	ldr	r1, [sp, #4]
 80059f8:	0029      	movs	r1, r5
 80059fa:	00e3      	lsls	r3, r4, #3
 80059fc:	9311      	str	r3, [sp, #68]	; 0x44
 80059fe:	4bb1      	ldr	r3, [pc, #708]	; (8005cc4 <__ieee754_pow+0x6f4>)
 8005a00:	00e2      	lsls	r2, r4, #3
 8005a02:	189b      	adds	r3, r3, r2
 8005a04:	681a      	ldr	r2, [r3, #0]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	900e      	str	r0, [sp, #56]	; 0x38
 8005a0a:	910f      	str	r1, [sp, #60]	; 0x3c
 8005a0c:	920a      	str	r2, [sp, #40]	; 0x28
 8005a0e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005a10:	f7fc f8a0 	bl	8001b54 <__aeabi_dsub>
 8005a14:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005a16:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005a18:	0006      	movs	r6, r0
 8005a1a:	000f      	movs	r7, r1
 8005a1c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005a1e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005a20:	f7fa ff00 	bl	8000824 <__aeabi_dadd>
 8005a24:	0002      	movs	r2, r0
 8005a26:	000b      	movs	r3, r1
 8005a28:	2000      	movs	r0, #0
 8005a2a:	49a2      	ldr	r1, [pc, #648]	; (8005cb4 <__ieee754_pow+0x6e4>)
 8005a2c:	f7fb fa16 	bl	8000e5c <__aeabi_ddiv>
 8005a30:	9012      	str	r0, [sp, #72]	; 0x48
 8005a32:	9113      	str	r1, [sp, #76]	; 0x4c
 8005a34:	0002      	movs	r2, r0
 8005a36:	000b      	movs	r3, r1
 8005a38:	0030      	movs	r0, r6
 8005a3a:	0039      	movs	r1, r7
 8005a3c:	f7fb fe18 	bl	8001670 <__aeabi_dmul>
 8005a40:	9008      	str	r0, [sp, #32]
 8005a42:	9109      	str	r1, [sp, #36]	; 0x24
 8005a44:	9a08      	ldr	r2, [sp, #32]
 8005a46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a48:	2180      	movs	r1, #128	; 0x80
 8005a4a:	9204      	str	r2, [sp, #16]
 8005a4c:	9305      	str	r3, [sp, #20]
 8005a4e:	2300      	movs	r3, #0
 8005a50:	0589      	lsls	r1, r1, #22
 8005a52:	106d      	asrs	r5, r5, #1
 8005a54:	430d      	orrs	r5, r1
 8005a56:	2180      	movs	r1, #128	; 0x80
 8005a58:	9304      	str	r3, [sp, #16]
 8005a5a:	9a04      	ldr	r2, [sp, #16]
 8005a5c:	9b05      	ldr	r3, [sp, #20]
 8005a5e:	9200      	str	r2, [sp, #0]
 8005a60:	9301      	str	r3, [sp, #4]
 8005a62:	2200      	movs	r2, #0
 8005a64:	0309      	lsls	r1, r1, #12
 8005a66:	186d      	adds	r5, r5, r1
 8005a68:	04a4      	lsls	r4, r4, #18
 8005a6a:	192b      	adds	r3, r5, r4
 8005a6c:	9800      	ldr	r0, [sp, #0]
 8005a6e:	9901      	ldr	r1, [sp, #4]
 8005a70:	0014      	movs	r4, r2
 8005a72:	001d      	movs	r5, r3
 8005a74:	f7fb fdfc 	bl	8001670 <__aeabi_dmul>
 8005a78:	0002      	movs	r2, r0
 8005a7a:	000b      	movs	r3, r1
 8005a7c:	0030      	movs	r0, r6
 8005a7e:	0039      	movs	r1, r7
 8005a80:	f7fc f868 	bl	8001b54 <__aeabi_dsub>
 8005a84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a88:	0006      	movs	r6, r0
 8005a8a:	000f      	movs	r7, r1
 8005a8c:	0020      	movs	r0, r4
 8005a8e:	0029      	movs	r1, r5
 8005a90:	f7fc f860 	bl	8001b54 <__aeabi_dsub>
 8005a94:	0002      	movs	r2, r0
 8005a96:	000b      	movs	r3, r1
 8005a98:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005a9a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005a9c:	f7fc f85a 	bl	8001b54 <__aeabi_dsub>
 8005aa0:	9a00      	ldr	r2, [sp, #0]
 8005aa2:	9b01      	ldr	r3, [sp, #4]
 8005aa4:	f7fb fde4 	bl	8001670 <__aeabi_dmul>
 8005aa8:	0002      	movs	r2, r0
 8005aaa:	000b      	movs	r3, r1
 8005aac:	0030      	movs	r0, r6
 8005aae:	0039      	movs	r1, r7
 8005ab0:	f7fc f850 	bl	8001b54 <__aeabi_dsub>
 8005ab4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005ab6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005ab8:	f7fb fdda 	bl	8001670 <__aeabi_dmul>
 8005abc:	9a08      	ldr	r2, [sp, #32]
 8005abe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ac0:	900a      	str	r0, [sp, #40]	; 0x28
 8005ac2:	910b      	str	r1, [sp, #44]	; 0x2c
 8005ac4:	0010      	movs	r0, r2
 8005ac6:	0019      	movs	r1, r3
 8005ac8:	f7fb fdd2 	bl	8001670 <__aeabi_dmul>
 8005acc:	0006      	movs	r6, r0
 8005ace:	000f      	movs	r7, r1
 8005ad0:	4a7d      	ldr	r2, [pc, #500]	; (8005cc8 <__ieee754_pow+0x6f8>)
 8005ad2:	4b7e      	ldr	r3, [pc, #504]	; (8005ccc <__ieee754_pow+0x6fc>)
 8005ad4:	f7fb fdcc 	bl	8001670 <__aeabi_dmul>
 8005ad8:	4a7d      	ldr	r2, [pc, #500]	; (8005cd0 <__ieee754_pow+0x700>)
 8005ada:	4b7e      	ldr	r3, [pc, #504]	; (8005cd4 <__ieee754_pow+0x704>)
 8005adc:	f7fa fea2 	bl	8000824 <__aeabi_dadd>
 8005ae0:	0032      	movs	r2, r6
 8005ae2:	003b      	movs	r3, r7
 8005ae4:	f7fb fdc4 	bl	8001670 <__aeabi_dmul>
 8005ae8:	4a7b      	ldr	r2, [pc, #492]	; (8005cd8 <__ieee754_pow+0x708>)
 8005aea:	4b7c      	ldr	r3, [pc, #496]	; (8005cdc <__ieee754_pow+0x70c>)
 8005aec:	f7fa fe9a 	bl	8000824 <__aeabi_dadd>
 8005af0:	0032      	movs	r2, r6
 8005af2:	003b      	movs	r3, r7
 8005af4:	f7fb fdbc 	bl	8001670 <__aeabi_dmul>
 8005af8:	4a79      	ldr	r2, [pc, #484]	; (8005ce0 <__ieee754_pow+0x710>)
 8005afa:	4b7a      	ldr	r3, [pc, #488]	; (8005ce4 <__ieee754_pow+0x714>)
 8005afc:	f7fa fe92 	bl	8000824 <__aeabi_dadd>
 8005b00:	0032      	movs	r2, r6
 8005b02:	003b      	movs	r3, r7
 8005b04:	f7fb fdb4 	bl	8001670 <__aeabi_dmul>
 8005b08:	4a77      	ldr	r2, [pc, #476]	; (8005ce8 <__ieee754_pow+0x718>)
 8005b0a:	4b78      	ldr	r3, [pc, #480]	; (8005cec <__ieee754_pow+0x71c>)
 8005b0c:	f7fa fe8a 	bl	8000824 <__aeabi_dadd>
 8005b10:	0032      	movs	r2, r6
 8005b12:	003b      	movs	r3, r7
 8005b14:	f7fb fdac 	bl	8001670 <__aeabi_dmul>
 8005b18:	4a75      	ldr	r2, [pc, #468]	; (8005cf0 <__ieee754_pow+0x720>)
 8005b1a:	4b76      	ldr	r3, [pc, #472]	; (8005cf4 <__ieee754_pow+0x724>)
 8005b1c:	f7fa fe82 	bl	8000824 <__aeabi_dadd>
 8005b20:	0032      	movs	r2, r6
 8005b22:	0004      	movs	r4, r0
 8005b24:	000d      	movs	r5, r1
 8005b26:	003b      	movs	r3, r7
 8005b28:	0030      	movs	r0, r6
 8005b2a:	0039      	movs	r1, r7
 8005b2c:	f7fb fda0 	bl	8001670 <__aeabi_dmul>
 8005b30:	0002      	movs	r2, r0
 8005b32:	000b      	movs	r3, r1
 8005b34:	0020      	movs	r0, r4
 8005b36:	0029      	movs	r1, r5
 8005b38:	f7fb fd9a 	bl	8001670 <__aeabi_dmul>
 8005b3c:	9a00      	ldr	r2, [sp, #0]
 8005b3e:	9b01      	ldr	r3, [sp, #4]
 8005b40:	0004      	movs	r4, r0
 8005b42:	000d      	movs	r5, r1
 8005b44:	9808      	ldr	r0, [sp, #32]
 8005b46:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b48:	f7fa fe6c 	bl	8000824 <__aeabi_dadd>
 8005b4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b50:	f7fb fd8e 	bl	8001670 <__aeabi_dmul>
 8005b54:	0022      	movs	r2, r4
 8005b56:	002b      	movs	r3, r5
 8005b58:	f7fa fe64 	bl	8000824 <__aeabi_dadd>
 8005b5c:	9a00      	ldr	r2, [sp, #0]
 8005b5e:	9b01      	ldr	r3, [sp, #4]
 8005b60:	900e      	str	r0, [sp, #56]	; 0x38
 8005b62:	910f      	str	r1, [sp, #60]	; 0x3c
 8005b64:	0010      	movs	r0, r2
 8005b66:	0019      	movs	r1, r3
 8005b68:	f7fb fd82 	bl	8001670 <__aeabi_dmul>
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	4b62      	ldr	r3, [pc, #392]	; (8005cf8 <__ieee754_pow+0x728>)
 8005b70:	0004      	movs	r4, r0
 8005b72:	000d      	movs	r5, r1
 8005b74:	f7fa fe56 	bl	8000824 <__aeabi_dadd>
 8005b78:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005b7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b7c:	f7fa fe52 	bl	8000824 <__aeabi_dadd>
 8005b80:	9e04      	ldr	r6, [sp, #16]
 8005b82:	000f      	movs	r7, r1
 8005b84:	0032      	movs	r2, r6
 8005b86:	000b      	movs	r3, r1
 8005b88:	9800      	ldr	r0, [sp, #0]
 8005b8a:	9901      	ldr	r1, [sp, #4]
 8005b8c:	f7fb fd70 	bl	8001670 <__aeabi_dmul>
 8005b90:	2200      	movs	r2, #0
 8005b92:	9000      	str	r0, [sp, #0]
 8005b94:	9101      	str	r1, [sp, #4]
 8005b96:	4b58      	ldr	r3, [pc, #352]	; (8005cf8 <__ieee754_pow+0x728>)
 8005b98:	0030      	movs	r0, r6
 8005b9a:	0039      	movs	r1, r7
 8005b9c:	f7fb ffda 	bl	8001b54 <__aeabi_dsub>
 8005ba0:	0022      	movs	r2, r4
 8005ba2:	002b      	movs	r3, r5
 8005ba4:	f7fb ffd6 	bl	8001b54 <__aeabi_dsub>
 8005ba8:	0002      	movs	r2, r0
 8005baa:	000b      	movs	r3, r1
 8005bac:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005bae:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005bb0:	f7fb ffd0 	bl	8001b54 <__aeabi_dsub>
 8005bb4:	9a08      	ldr	r2, [sp, #32]
 8005bb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bb8:	f7fb fd5a 	bl	8001670 <__aeabi_dmul>
 8005bbc:	0032      	movs	r2, r6
 8005bbe:	0004      	movs	r4, r0
 8005bc0:	000d      	movs	r5, r1
 8005bc2:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005bc4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005bc6:	003b      	movs	r3, r7
 8005bc8:	f7fb fd52 	bl	8001670 <__aeabi_dmul>
 8005bcc:	0002      	movs	r2, r0
 8005bce:	000b      	movs	r3, r1
 8005bd0:	0020      	movs	r0, r4
 8005bd2:	0029      	movs	r1, r5
 8005bd4:	f7fa fe26 	bl	8000824 <__aeabi_dadd>
 8005bd8:	0004      	movs	r4, r0
 8005bda:	000d      	movs	r5, r1
 8005bdc:	0002      	movs	r2, r0
 8005bde:	000b      	movs	r3, r1
 8005be0:	9800      	ldr	r0, [sp, #0]
 8005be2:	9901      	ldr	r1, [sp, #4]
 8005be4:	f7fa fe1e 	bl	8000824 <__aeabi_dadd>
 8005be8:	22e0      	movs	r2, #224	; 0xe0
 8005bea:	9e04      	ldr	r6, [sp, #16]
 8005bec:	0612      	lsls	r2, r2, #24
 8005bee:	4b43      	ldr	r3, [pc, #268]	; (8005cfc <__ieee754_pow+0x72c>)
 8005bf0:	0030      	movs	r0, r6
 8005bf2:	000f      	movs	r7, r1
 8005bf4:	f7fb fd3c 	bl	8001670 <__aeabi_dmul>
 8005bf8:	9008      	str	r0, [sp, #32]
 8005bfa:	9109      	str	r1, [sp, #36]	; 0x24
 8005bfc:	9a00      	ldr	r2, [sp, #0]
 8005bfe:	9b01      	ldr	r3, [sp, #4]
 8005c00:	0030      	movs	r0, r6
 8005c02:	0039      	movs	r1, r7
 8005c04:	f7fb ffa6 	bl	8001b54 <__aeabi_dsub>
 8005c08:	0002      	movs	r2, r0
 8005c0a:	000b      	movs	r3, r1
 8005c0c:	0020      	movs	r0, r4
 8005c0e:	0029      	movs	r1, r5
 8005c10:	f7fb ffa0 	bl	8001b54 <__aeabi_dsub>
 8005c14:	4a3a      	ldr	r2, [pc, #232]	; (8005d00 <__ieee754_pow+0x730>)
 8005c16:	4b39      	ldr	r3, [pc, #228]	; (8005cfc <__ieee754_pow+0x72c>)
 8005c18:	f7fb fd2a 	bl	8001670 <__aeabi_dmul>
 8005c1c:	4a39      	ldr	r2, [pc, #228]	; (8005d04 <__ieee754_pow+0x734>)
 8005c1e:	0004      	movs	r4, r0
 8005c20:	000d      	movs	r5, r1
 8005c22:	4b39      	ldr	r3, [pc, #228]	; (8005d08 <__ieee754_pow+0x738>)
 8005c24:	0030      	movs	r0, r6
 8005c26:	0039      	movs	r1, r7
 8005c28:	f7fb fd22 	bl	8001670 <__aeabi_dmul>
 8005c2c:	0002      	movs	r2, r0
 8005c2e:	000b      	movs	r3, r1
 8005c30:	0020      	movs	r0, r4
 8005c32:	0029      	movs	r1, r5
 8005c34:	f7fa fdf6 	bl	8000824 <__aeabi_dadd>
 8005c38:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005c3a:	4b34      	ldr	r3, [pc, #208]	; (8005d0c <__ieee754_pow+0x73c>)
 8005c3c:	189b      	adds	r3, r3, r2
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	f7fa fdef 	bl	8000824 <__aeabi_dadd>
 8005c46:	9000      	str	r0, [sp, #0]
 8005c48:	9101      	str	r1, [sp, #4]
 8005c4a:	980d      	ldr	r0, [sp, #52]	; 0x34
 8005c4c:	f7fc fae6 	bl	800221c <__aeabi_i2d>
 8005c50:	0004      	movs	r4, r0
 8005c52:	000d      	movs	r5, r1
 8005c54:	9808      	ldr	r0, [sp, #32]
 8005c56:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005c58:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005c5a:	4b2d      	ldr	r3, [pc, #180]	; (8005d10 <__ieee754_pow+0x740>)
 8005c5c:	189b      	adds	r3, r3, r2
 8005c5e:	681e      	ldr	r6, [r3, #0]
 8005c60:	685f      	ldr	r7, [r3, #4]
 8005c62:	9a00      	ldr	r2, [sp, #0]
 8005c64:	9b01      	ldr	r3, [sp, #4]
 8005c66:	f7fa fddd 	bl	8000824 <__aeabi_dadd>
 8005c6a:	0032      	movs	r2, r6
 8005c6c:	003b      	movs	r3, r7
 8005c6e:	f7fa fdd9 	bl	8000824 <__aeabi_dadd>
 8005c72:	0022      	movs	r2, r4
 8005c74:	002b      	movs	r3, r5
 8005c76:	f7fa fdd5 	bl	8000824 <__aeabi_dadd>
 8005c7a:	9804      	ldr	r0, [sp, #16]
 8005c7c:	0022      	movs	r2, r4
 8005c7e:	002b      	movs	r3, r5
 8005c80:	9004      	str	r0, [sp, #16]
 8005c82:	9105      	str	r1, [sp, #20]
 8005c84:	f7fb ff66 	bl	8001b54 <__aeabi_dsub>
 8005c88:	0032      	movs	r2, r6
 8005c8a:	003b      	movs	r3, r7
 8005c8c:	f7fb ff62 	bl	8001b54 <__aeabi_dsub>
 8005c90:	9a08      	ldr	r2, [sp, #32]
 8005c92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c94:	f7fb ff5e 	bl	8001b54 <__aeabi_dsub>
 8005c98:	0002      	movs	r2, r0
 8005c9a:	000b      	movs	r3, r1
 8005c9c:	9800      	ldr	r0, [sp, #0]
 8005c9e:	9901      	ldr	r1, [sp, #4]
 8005ca0:	e616      	b.n	80058d0 <__ieee754_pow+0x300>
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	4c03      	ldr	r4, [pc, #12]	; (8005cb4 <__ieee754_pow+0x6e4>)
 8005ca6:	e61f      	b.n	80058e8 <__ieee754_pow+0x318>
 8005ca8:	000fffff 	.word	0x000fffff
 8005cac:	43400000 	.word	0x43400000
 8005cb0:	fffffc01 	.word	0xfffffc01
 8005cb4:	3ff00000 	.word	0x3ff00000
 8005cb8:	0003988e 	.word	0x0003988e
 8005cbc:	000bb679 	.word	0x000bb679
 8005cc0:	fff00000 	.word	0xfff00000
 8005cc4:	080063e8 	.word	0x080063e8
 8005cc8:	4a454eef 	.word	0x4a454eef
 8005ccc:	3fca7e28 	.word	0x3fca7e28
 8005cd0:	93c9db65 	.word	0x93c9db65
 8005cd4:	3fcd864a 	.word	0x3fcd864a
 8005cd8:	a91d4101 	.word	0xa91d4101
 8005cdc:	3fd17460 	.word	0x3fd17460
 8005ce0:	518f264d 	.word	0x518f264d
 8005ce4:	3fd55555 	.word	0x3fd55555
 8005ce8:	db6fabff 	.word	0xdb6fabff
 8005cec:	3fdb6db6 	.word	0x3fdb6db6
 8005cf0:	33333303 	.word	0x33333303
 8005cf4:	3fe33333 	.word	0x3fe33333
 8005cf8:	40080000 	.word	0x40080000
 8005cfc:	3feec709 	.word	0x3feec709
 8005d00:	dc3a03fd 	.word	0xdc3a03fd
 8005d04:	145b01f5 	.word	0x145b01f5
 8005d08:	be3e2fe0 	.word	0xbe3e2fe0
 8005d0c:	08006408 	.word	0x08006408
 8005d10:	080063f8 	.word	0x080063f8
 8005d14:	4a8f      	ldr	r2, [pc, #572]	; (8005f54 <__ieee754_pow+0x984>)
 8005d16:	4b90      	ldr	r3, [pc, #576]	; (8005f58 <__ieee754_pow+0x988>)
 8005d18:	9806      	ldr	r0, [sp, #24]
 8005d1a:	9907      	ldr	r1, [sp, #28]
 8005d1c:	f7fa fd82 	bl	8000824 <__aeabi_dadd>
 8005d20:	0032      	movs	r2, r6
 8005d22:	9002      	str	r0, [sp, #8]
 8005d24:	9103      	str	r1, [sp, #12]
 8005d26:	003b      	movs	r3, r7
 8005d28:	0028      	movs	r0, r5
 8005d2a:	0021      	movs	r1, r4
 8005d2c:	f7fb ff12 	bl	8001b54 <__aeabi_dsub>
 8005d30:	0002      	movs	r2, r0
 8005d32:	000b      	movs	r3, r1
 8005d34:	9802      	ldr	r0, [sp, #8]
 8005d36:	9903      	ldr	r1, [sp, #12]
 8005d38:	f7fa fa9c 	bl	8000274 <__aeabi_dcmpgt>
 8005d3c:	2800      	cmp	r0, #0
 8005d3e:	d000      	beq.n	8005d42 <__ieee754_pow+0x772>
 8005d40:	e60d      	b.n	800595e <__ieee754_pow+0x38e>
 8005d42:	2100      	movs	r1, #0
 8005d44:	4a85      	ldr	r2, [pc, #532]	; (8005f5c <__ieee754_pow+0x98c>)
 8005d46:	0063      	lsls	r3, r4, #1
 8005d48:	085b      	lsrs	r3, r3, #1
 8005d4a:	9102      	str	r1, [sp, #8]
 8005d4c:	4293      	cmp	r3, r2
 8005d4e:	dd25      	ble.n	8005d9c <__ieee754_pow+0x7cc>
 8005d50:	4a83      	ldr	r2, [pc, #524]	; (8005f60 <__ieee754_pow+0x990>)
 8005d52:	151b      	asrs	r3, r3, #20
 8005d54:	189b      	adds	r3, r3, r2
 8005d56:	2280      	movs	r2, #128	; 0x80
 8005d58:	0352      	lsls	r2, r2, #13
 8005d5a:	4694      	mov	ip, r2
 8005d5c:	411a      	asrs	r2, r3
 8005d5e:	1914      	adds	r4, r2, r4
 8005d60:	0060      	lsls	r0, r4, #1
 8005d62:	4b80      	ldr	r3, [pc, #512]	; (8005f64 <__ieee754_pow+0x994>)
 8005d64:	0d40      	lsrs	r0, r0, #21
 8005d66:	4d80      	ldr	r5, [pc, #512]	; (8005f68 <__ieee754_pow+0x998>)
 8005d68:	18c0      	adds	r0, r0, r3
 8005d6a:	4105      	asrs	r5, r0
 8005d6c:	0021      	movs	r1, r4
 8005d6e:	43a9      	bics	r1, r5
 8005d70:	000b      	movs	r3, r1
 8005d72:	4661      	mov	r1, ip
 8005d74:	0324      	lsls	r4, r4, #12
 8005d76:	0b24      	lsrs	r4, r4, #12
 8005d78:	4321      	orrs	r1, r4
 8005d7a:	2414      	movs	r4, #20
 8005d7c:	1a20      	subs	r0, r4, r0
 8005d7e:	4101      	asrs	r1, r0
 8005d80:	9102      	str	r1, [sp, #8]
 8005d82:	9908      	ldr	r1, [sp, #32]
 8005d84:	2200      	movs	r2, #0
 8005d86:	2900      	cmp	r1, #0
 8005d88:	da02      	bge.n	8005d90 <__ieee754_pow+0x7c0>
 8005d8a:	9902      	ldr	r1, [sp, #8]
 8005d8c:	4249      	negs	r1, r1
 8005d8e:	9102      	str	r1, [sp, #8]
 8005d90:	0030      	movs	r0, r6
 8005d92:	0039      	movs	r1, r7
 8005d94:	f7fb fede 	bl	8001b54 <__aeabi_dsub>
 8005d98:	9004      	str	r0, [sp, #16]
 8005d9a:	9105      	str	r1, [sp, #20]
 8005d9c:	9a06      	ldr	r2, [sp, #24]
 8005d9e:	9b07      	ldr	r3, [sp, #28]
 8005da0:	9804      	ldr	r0, [sp, #16]
 8005da2:	9905      	ldr	r1, [sp, #20]
 8005da4:	2600      	movs	r6, #0
 8005da6:	f7fa fd3d 	bl	8000824 <__aeabi_dadd>
 8005daa:	2200      	movs	r2, #0
 8005dac:	4b6f      	ldr	r3, [pc, #444]	; (8005f6c <__ieee754_pow+0x99c>)
 8005dae:	0030      	movs	r0, r6
 8005db0:	000f      	movs	r7, r1
 8005db2:	f7fb fc5d 	bl	8001670 <__aeabi_dmul>
 8005db6:	9a04      	ldr	r2, [sp, #16]
 8005db8:	9b05      	ldr	r3, [sp, #20]
 8005dba:	9008      	str	r0, [sp, #32]
 8005dbc:	9109      	str	r1, [sp, #36]	; 0x24
 8005dbe:	0030      	movs	r0, r6
 8005dc0:	0039      	movs	r1, r7
 8005dc2:	f7fb fec7 	bl	8001b54 <__aeabi_dsub>
 8005dc6:	0002      	movs	r2, r0
 8005dc8:	000b      	movs	r3, r1
 8005dca:	9806      	ldr	r0, [sp, #24]
 8005dcc:	9907      	ldr	r1, [sp, #28]
 8005dce:	f7fb fec1 	bl	8001b54 <__aeabi_dsub>
 8005dd2:	4a67      	ldr	r2, [pc, #412]	; (8005f70 <__ieee754_pow+0x9a0>)
 8005dd4:	4b67      	ldr	r3, [pc, #412]	; (8005f74 <__ieee754_pow+0x9a4>)
 8005dd6:	f7fb fc4b 	bl	8001670 <__aeabi_dmul>
 8005dda:	4a67      	ldr	r2, [pc, #412]	; (8005f78 <__ieee754_pow+0x9a8>)
 8005ddc:	0004      	movs	r4, r0
 8005dde:	000d      	movs	r5, r1
 8005de0:	4b66      	ldr	r3, [pc, #408]	; (8005f7c <__ieee754_pow+0x9ac>)
 8005de2:	0030      	movs	r0, r6
 8005de4:	0039      	movs	r1, r7
 8005de6:	f7fb fc43 	bl	8001670 <__aeabi_dmul>
 8005dea:	0002      	movs	r2, r0
 8005dec:	000b      	movs	r3, r1
 8005dee:	0020      	movs	r0, r4
 8005df0:	0029      	movs	r1, r5
 8005df2:	f7fa fd17 	bl	8000824 <__aeabi_dadd>
 8005df6:	0004      	movs	r4, r0
 8005df8:	000d      	movs	r5, r1
 8005dfa:	0002      	movs	r2, r0
 8005dfc:	000b      	movs	r3, r1
 8005dfe:	9808      	ldr	r0, [sp, #32]
 8005e00:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005e02:	f7fa fd0f 	bl	8000824 <__aeabi_dadd>
 8005e06:	9a08      	ldr	r2, [sp, #32]
 8005e08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e0a:	0006      	movs	r6, r0
 8005e0c:	000f      	movs	r7, r1
 8005e0e:	f7fb fea1 	bl	8001b54 <__aeabi_dsub>
 8005e12:	0002      	movs	r2, r0
 8005e14:	000b      	movs	r3, r1
 8005e16:	0020      	movs	r0, r4
 8005e18:	0029      	movs	r1, r5
 8005e1a:	f7fb fe9b 	bl	8001b54 <__aeabi_dsub>
 8005e1e:	0032      	movs	r2, r6
 8005e20:	9004      	str	r0, [sp, #16]
 8005e22:	9105      	str	r1, [sp, #20]
 8005e24:	003b      	movs	r3, r7
 8005e26:	0030      	movs	r0, r6
 8005e28:	0039      	movs	r1, r7
 8005e2a:	f7fb fc21 	bl	8001670 <__aeabi_dmul>
 8005e2e:	0004      	movs	r4, r0
 8005e30:	000d      	movs	r5, r1
 8005e32:	4a53      	ldr	r2, [pc, #332]	; (8005f80 <__ieee754_pow+0x9b0>)
 8005e34:	4b53      	ldr	r3, [pc, #332]	; (8005f84 <__ieee754_pow+0x9b4>)
 8005e36:	f7fb fc1b 	bl	8001670 <__aeabi_dmul>
 8005e3a:	4a53      	ldr	r2, [pc, #332]	; (8005f88 <__ieee754_pow+0x9b8>)
 8005e3c:	4b53      	ldr	r3, [pc, #332]	; (8005f8c <__ieee754_pow+0x9bc>)
 8005e3e:	f7fb fe89 	bl	8001b54 <__aeabi_dsub>
 8005e42:	0022      	movs	r2, r4
 8005e44:	002b      	movs	r3, r5
 8005e46:	f7fb fc13 	bl	8001670 <__aeabi_dmul>
 8005e4a:	4a51      	ldr	r2, [pc, #324]	; (8005f90 <__ieee754_pow+0x9c0>)
 8005e4c:	4b51      	ldr	r3, [pc, #324]	; (8005f94 <__ieee754_pow+0x9c4>)
 8005e4e:	f7fa fce9 	bl	8000824 <__aeabi_dadd>
 8005e52:	0022      	movs	r2, r4
 8005e54:	002b      	movs	r3, r5
 8005e56:	f7fb fc0b 	bl	8001670 <__aeabi_dmul>
 8005e5a:	4a4f      	ldr	r2, [pc, #316]	; (8005f98 <__ieee754_pow+0x9c8>)
 8005e5c:	4b4f      	ldr	r3, [pc, #316]	; (8005f9c <__ieee754_pow+0x9cc>)
 8005e5e:	f7fb fe79 	bl	8001b54 <__aeabi_dsub>
 8005e62:	0022      	movs	r2, r4
 8005e64:	002b      	movs	r3, r5
 8005e66:	f7fb fc03 	bl	8001670 <__aeabi_dmul>
 8005e6a:	4a4d      	ldr	r2, [pc, #308]	; (8005fa0 <__ieee754_pow+0x9d0>)
 8005e6c:	4b4d      	ldr	r3, [pc, #308]	; (8005fa4 <__ieee754_pow+0x9d4>)
 8005e6e:	f7fa fcd9 	bl	8000824 <__aeabi_dadd>
 8005e72:	0022      	movs	r2, r4
 8005e74:	002b      	movs	r3, r5
 8005e76:	f7fb fbfb 	bl	8001670 <__aeabi_dmul>
 8005e7a:	0002      	movs	r2, r0
 8005e7c:	000b      	movs	r3, r1
 8005e7e:	0030      	movs	r0, r6
 8005e80:	0039      	movs	r1, r7
 8005e82:	f7fb fe67 	bl	8001b54 <__aeabi_dsub>
 8005e86:	0004      	movs	r4, r0
 8005e88:	000d      	movs	r5, r1
 8005e8a:	0002      	movs	r2, r0
 8005e8c:	000b      	movs	r3, r1
 8005e8e:	0030      	movs	r0, r6
 8005e90:	0039      	movs	r1, r7
 8005e92:	f7fb fbed 	bl	8001670 <__aeabi_dmul>
 8005e96:	2380      	movs	r3, #128	; 0x80
 8005e98:	9006      	str	r0, [sp, #24]
 8005e9a:	9107      	str	r1, [sp, #28]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	05db      	lsls	r3, r3, #23
 8005ea0:	0020      	movs	r0, r4
 8005ea2:	0029      	movs	r1, r5
 8005ea4:	f7fb fe56 	bl	8001b54 <__aeabi_dsub>
 8005ea8:	0002      	movs	r2, r0
 8005eaa:	000b      	movs	r3, r1
 8005eac:	9806      	ldr	r0, [sp, #24]
 8005eae:	9907      	ldr	r1, [sp, #28]
 8005eb0:	f7fa ffd4 	bl	8000e5c <__aeabi_ddiv>
 8005eb4:	9a04      	ldr	r2, [sp, #16]
 8005eb6:	9b05      	ldr	r3, [sp, #20]
 8005eb8:	0004      	movs	r4, r0
 8005eba:	000d      	movs	r5, r1
 8005ebc:	0030      	movs	r0, r6
 8005ebe:	0039      	movs	r1, r7
 8005ec0:	f7fb fbd6 	bl	8001670 <__aeabi_dmul>
 8005ec4:	9a04      	ldr	r2, [sp, #16]
 8005ec6:	9b05      	ldr	r3, [sp, #20]
 8005ec8:	f7fa fcac 	bl	8000824 <__aeabi_dadd>
 8005ecc:	0002      	movs	r2, r0
 8005ece:	000b      	movs	r3, r1
 8005ed0:	0020      	movs	r0, r4
 8005ed2:	0029      	movs	r1, r5
 8005ed4:	f7fb fe3e 	bl	8001b54 <__aeabi_dsub>
 8005ed8:	0032      	movs	r2, r6
 8005eda:	003b      	movs	r3, r7
 8005edc:	f7fb fe3a 	bl	8001b54 <__aeabi_dsub>
 8005ee0:	0002      	movs	r2, r0
 8005ee2:	000b      	movs	r3, r1
 8005ee4:	2000      	movs	r0, #0
 8005ee6:	4930      	ldr	r1, [pc, #192]	; (8005fa8 <__ieee754_pow+0x9d8>)
 8005ee8:	f7fb fe34 	bl	8001b54 <__aeabi_dsub>
 8005eec:	9b02      	ldr	r3, [sp, #8]
 8005eee:	051b      	lsls	r3, r3, #20
 8005ef0:	185b      	adds	r3, r3, r1
 8005ef2:	151a      	asrs	r2, r3, #20
 8005ef4:	2a00      	cmp	r2, #0
 8005ef6:	dc26      	bgt.n	8005f46 <__ieee754_pow+0x976>
 8005ef8:	9a02      	ldr	r2, [sp, #8]
 8005efa:	f000 f9ad 	bl	8006258 <scalbn>
 8005efe:	9a00      	ldr	r2, [sp, #0]
 8005f00:	9b01      	ldr	r3, [sp, #4]
 8005f02:	f7ff fc04 	bl	800570e <__ieee754_pow+0x13e>
 8005f06:	4a29      	ldr	r2, [pc, #164]	; (8005fac <__ieee754_pow+0x9dc>)
 8005f08:	004b      	lsls	r3, r1, #1
 8005f0a:	085b      	lsrs	r3, r3, #1
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	dc00      	bgt.n	8005f12 <__ieee754_pow+0x942>
 8005f10:	e717      	b.n	8005d42 <__ieee754_pow+0x772>
 8005f12:	4b27      	ldr	r3, [pc, #156]	; (8005fb0 <__ieee754_pow+0x9e0>)
 8005f14:	18cb      	adds	r3, r1, r3
 8005f16:	4303      	orrs	r3, r0
 8005f18:	d009      	beq.n	8005f2e <__ieee754_pow+0x95e>
 8005f1a:	9800      	ldr	r0, [sp, #0]
 8005f1c:	9901      	ldr	r1, [sp, #4]
 8005f1e:	4a25      	ldr	r2, [pc, #148]	; (8005fb4 <__ieee754_pow+0x9e4>)
 8005f20:	4b25      	ldr	r3, [pc, #148]	; (8005fb8 <__ieee754_pow+0x9e8>)
 8005f22:	f7fb fba5 	bl	8001670 <__aeabi_dmul>
 8005f26:	4a23      	ldr	r2, [pc, #140]	; (8005fb4 <__ieee754_pow+0x9e4>)
 8005f28:	4b23      	ldr	r3, [pc, #140]	; (8005fb8 <__ieee754_pow+0x9e8>)
 8005f2a:	f7ff fbf0 	bl	800570e <__ieee754_pow+0x13e>
 8005f2e:	0032      	movs	r2, r6
 8005f30:	003b      	movs	r3, r7
 8005f32:	f7fb fe0f 	bl	8001b54 <__aeabi_dsub>
 8005f36:	9a06      	ldr	r2, [sp, #24]
 8005f38:	9b07      	ldr	r3, [sp, #28]
 8005f3a:	f7fa f9a5 	bl	8000288 <__aeabi_dcmpge>
 8005f3e:	2800      	cmp	r0, #0
 8005f40:	d100      	bne.n	8005f44 <__ieee754_pow+0x974>
 8005f42:	e6fe      	b.n	8005d42 <__ieee754_pow+0x772>
 8005f44:	e7e9      	b.n	8005f1a <__ieee754_pow+0x94a>
 8005f46:	0019      	movs	r1, r3
 8005f48:	e7d9      	b.n	8005efe <__ieee754_pow+0x92e>
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	4c16      	ldr	r4, [pc, #88]	; (8005fa8 <__ieee754_pow+0x9d8>)
 8005f4e:	f7ff fba1 	bl	8005694 <__ieee754_pow+0xc4>
 8005f52:	46c0      	nop			; (mov r8, r8)
 8005f54:	652b82fe 	.word	0x652b82fe
 8005f58:	3c971547 	.word	0x3c971547
 8005f5c:	3fe00000 	.word	0x3fe00000
 8005f60:	fffffc02 	.word	0xfffffc02
 8005f64:	fffffc01 	.word	0xfffffc01
 8005f68:	000fffff 	.word	0x000fffff
 8005f6c:	3fe62e43 	.word	0x3fe62e43
 8005f70:	fefa39ef 	.word	0xfefa39ef
 8005f74:	3fe62e42 	.word	0x3fe62e42
 8005f78:	0ca86c39 	.word	0x0ca86c39
 8005f7c:	be205c61 	.word	0xbe205c61
 8005f80:	72bea4d0 	.word	0x72bea4d0
 8005f84:	3e663769 	.word	0x3e663769
 8005f88:	c5d26bf1 	.word	0xc5d26bf1
 8005f8c:	3ebbbd41 	.word	0x3ebbbd41
 8005f90:	af25de2c 	.word	0xaf25de2c
 8005f94:	3f11566a 	.word	0x3f11566a
 8005f98:	16bebd93 	.word	0x16bebd93
 8005f9c:	3f66c16c 	.word	0x3f66c16c
 8005fa0:	5555553e 	.word	0x5555553e
 8005fa4:	3fc55555 	.word	0x3fc55555
 8005fa8:	3ff00000 	.word	0x3ff00000
 8005fac:	4090cbff 	.word	0x4090cbff
 8005fb0:	3f6f3400 	.word	0x3f6f3400
 8005fb4:	c2f8f359 	.word	0xc2f8f359
 8005fb8:	01a56e1f 	.word	0x01a56e1f

08005fbc <__ieee754_sqrt>:
 8005fbc:	4b55      	ldr	r3, [pc, #340]	; (8006114 <__ieee754_sqrt+0x158>)
 8005fbe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fc0:	001a      	movs	r2, r3
 8005fc2:	0005      	movs	r5, r0
 8005fc4:	000c      	movs	r4, r1
 8005fc6:	400a      	ands	r2, r1
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d10f      	bne.n	8005fec <__ieee754_sqrt+0x30>
 8005fcc:	0002      	movs	r2, r0
 8005fce:	000b      	movs	r3, r1
 8005fd0:	f7fb fb4e 	bl	8001670 <__aeabi_dmul>
 8005fd4:	0002      	movs	r2, r0
 8005fd6:	000b      	movs	r3, r1
 8005fd8:	0028      	movs	r0, r5
 8005fda:	0021      	movs	r1, r4
 8005fdc:	f7fa fc22 	bl	8000824 <__aeabi_dadd>
 8005fe0:	0005      	movs	r5, r0
 8005fe2:	000c      	movs	r4, r1
 8005fe4:	0028      	movs	r0, r5
 8005fe6:	0021      	movs	r1, r4
 8005fe8:	b003      	add	sp, #12
 8005fea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fec:	0002      	movs	r2, r0
 8005fee:	2900      	cmp	r1, #0
 8005ff0:	dc10      	bgt.n	8006014 <__ieee754_sqrt+0x58>
 8005ff2:	004b      	lsls	r3, r1, #1
 8005ff4:	085b      	lsrs	r3, r3, #1
 8005ff6:	4303      	orrs	r3, r0
 8005ff8:	d0f4      	beq.n	8005fe4 <__ieee754_sqrt+0x28>
 8005ffa:	2000      	movs	r0, #0
 8005ffc:	4281      	cmp	r1, r0
 8005ffe:	d100      	bne.n	8006002 <__ieee754_sqrt+0x46>
 8006000:	e07f      	b.n	8006102 <__ieee754_sqrt+0x146>
 8006002:	000b      	movs	r3, r1
 8006004:	0028      	movs	r0, r5
 8006006:	f7fb fda5 	bl	8001b54 <__aeabi_dsub>
 800600a:	0002      	movs	r2, r0
 800600c:	000b      	movs	r3, r1
 800600e:	f7fa ff25 	bl	8000e5c <__aeabi_ddiv>
 8006012:	e7e5      	b.n	8005fe0 <__ieee754_sqrt+0x24>
 8006014:	1508      	asrs	r0, r1, #20
 8006016:	d074      	beq.n	8006102 <__ieee754_sqrt+0x146>
 8006018:	4b3f      	ldr	r3, [pc, #252]	; (8006118 <__ieee754_sqrt+0x15c>)
 800601a:	0309      	lsls	r1, r1, #12
 800601c:	18c0      	adds	r0, r0, r3
 800601e:	2380      	movs	r3, #128	; 0x80
 8006020:	0b09      	lsrs	r1, r1, #12
 8006022:	035b      	lsls	r3, r3, #13
 8006024:	4319      	orrs	r1, r3
 8006026:	07c3      	lsls	r3, r0, #31
 8006028:	d503      	bpl.n	8006032 <__ieee754_sqrt+0x76>
 800602a:	0fd3      	lsrs	r3, r2, #31
 800602c:	0049      	lsls	r1, r1, #1
 800602e:	18c9      	adds	r1, r1, r3
 8006030:	0052      	lsls	r2, r2, #1
 8006032:	2400      	movs	r4, #0
 8006034:	1043      	asrs	r3, r0, #1
 8006036:	0049      	lsls	r1, r1, #1
 8006038:	9301      	str	r3, [sp, #4]
 800603a:	2580      	movs	r5, #128	; 0x80
 800603c:	0fd3      	lsrs	r3, r2, #31
 800603e:	18cb      	adds	r3, r1, r3
 8006040:	0020      	movs	r0, r4
 8006042:	2116      	movs	r1, #22
 8006044:	0052      	lsls	r2, r2, #1
 8006046:	03ad      	lsls	r5, r5, #14
 8006048:	1946      	adds	r6, r0, r5
 800604a:	429e      	cmp	r6, r3
 800604c:	dc02      	bgt.n	8006054 <__ieee754_sqrt+0x98>
 800604e:	1970      	adds	r0, r6, r5
 8006050:	1b9b      	subs	r3, r3, r6
 8006052:	1964      	adds	r4, r4, r5
 8006054:	0fd6      	lsrs	r6, r2, #31
 8006056:	005b      	lsls	r3, r3, #1
 8006058:	3901      	subs	r1, #1
 800605a:	199b      	adds	r3, r3, r6
 800605c:	0052      	lsls	r2, r2, #1
 800605e:	086d      	lsrs	r5, r5, #1
 8006060:	2900      	cmp	r1, #0
 8006062:	d1f1      	bne.n	8006048 <__ieee754_sqrt+0x8c>
 8006064:	2520      	movs	r5, #32
 8006066:	2680      	movs	r6, #128	; 0x80
 8006068:	46ac      	mov	ip, r5
 800606a:	9100      	str	r1, [sp, #0]
 800606c:	0636      	lsls	r6, r6, #24
 800606e:	9d00      	ldr	r5, [sp, #0]
 8006070:	1977      	adds	r7, r6, r5
 8006072:	4283      	cmp	r3, r0
 8006074:	dc02      	bgt.n	800607c <__ieee754_sqrt+0xc0>
 8006076:	d112      	bne.n	800609e <__ieee754_sqrt+0xe2>
 8006078:	4297      	cmp	r7, r2
 800607a:	d810      	bhi.n	800609e <__ieee754_sqrt+0xe2>
 800607c:	19bd      	adds	r5, r7, r6
 800607e:	9500      	str	r5, [sp, #0]
 8006080:	0005      	movs	r5, r0
 8006082:	2f00      	cmp	r7, #0
 8006084:	da03      	bge.n	800608e <__ieee754_sqrt+0xd2>
 8006086:	9d00      	ldr	r5, [sp, #0]
 8006088:	43ed      	mvns	r5, r5
 800608a:	0fed      	lsrs	r5, r5, #31
 800608c:	1945      	adds	r5, r0, r5
 800608e:	1a1b      	subs	r3, r3, r0
 8006090:	42ba      	cmp	r2, r7
 8006092:	4180      	sbcs	r0, r0
 8006094:	4240      	negs	r0, r0
 8006096:	1a1b      	subs	r3, r3, r0
 8006098:	0028      	movs	r0, r5
 800609a:	1bd2      	subs	r2, r2, r7
 800609c:	1989      	adds	r1, r1, r6
 800609e:	0fd5      	lsrs	r5, r2, #31
 80060a0:	005b      	lsls	r3, r3, #1
 80060a2:	18eb      	adds	r3, r5, r3
 80060a4:	2501      	movs	r5, #1
 80060a6:	426d      	negs	r5, r5
 80060a8:	44ac      	add	ip, r5
 80060aa:	4665      	mov	r5, ip
 80060ac:	0052      	lsls	r2, r2, #1
 80060ae:	0876      	lsrs	r6, r6, #1
 80060b0:	2d00      	cmp	r5, #0
 80060b2:	d1dc      	bne.n	800606e <__ieee754_sqrt+0xb2>
 80060b4:	4313      	orrs	r3, r2
 80060b6:	d003      	beq.n	80060c0 <__ieee754_sqrt+0x104>
 80060b8:	1c4b      	adds	r3, r1, #1
 80060ba:	d127      	bne.n	800610c <__ieee754_sqrt+0x150>
 80060bc:	4661      	mov	r1, ip
 80060be:	3401      	adds	r4, #1
 80060c0:	4b16      	ldr	r3, [pc, #88]	; (800611c <__ieee754_sqrt+0x160>)
 80060c2:	1060      	asrs	r0, r4, #1
 80060c4:	18c0      	adds	r0, r0, r3
 80060c6:	0849      	lsrs	r1, r1, #1
 80060c8:	07e3      	lsls	r3, r4, #31
 80060ca:	d502      	bpl.n	80060d2 <__ieee754_sqrt+0x116>
 80060cc:	2380      	movs	r3, #128	; 0x80
 80060ce:	061b      	lsls	r3, r3, #24
 80060d0:	4319      	orrs	r1, r3
 80060d2:	9b01      	ldr	r3, [sp, #4]
 80060d4:	000d      	movs	r5, r1
 80060d6:	051c      	lsls	r4, r3, #20
 80060d8:	1823      	adds	r3, r4, r0
 80060da:	001c      	movs	r4, r3
 80060dc:	e782      	b.n	8005fe4 <__ieee754_sqrt+0x28>
 80060de:	0ad1      	lsrs	r1, r2, #11
 80060e0:	3b15      	subs	r3, #21
 80060e2:	0552      	lsls	r2, r2, #21
 80060e4:	2900      	cmp	r1, #0
 80060e6:	d0fa      	beq.n	80060de <__ieee754_sqrt+0x122>
 80060e8:	2480      	movs	r4, #128	; 0x80
 80060ea:	0364      	lsls	r4, r4, #13
 80060ec:	4221      	tst	r1, r4
 80060ee:	d00a      	beq.n	8006106 <__ieee754_sqrt+0x14a>
 80060f0:	2420      	movs	r4, #32
 80060f2:	0016      	movs	r6, r2
 80060f4:	1a24      	subs	r4, r4, r0
 80060f6:	40e6      	lsrs	r6, r4
 80060f8:	1e45      	subs	r5, r0, #1
 80060fa:	4082      	lsls	r2, r0
 80060fc:	4331      	orrs	r1, r6
 80060fe:	1b58      	subs	r0, r3, r5
 8006100:	e78a      	b.n	8006018 <__ieee754_sqrt+0x5c>
 8006102:	2300      	movs	r3, #0
 8006104:	e7ee      	b.n	80060e4 <__ieee754_sqrt+0x128>
 8006106:	0049      	lsls	r1, r1, #1
 8006108:	3001      	adds	r0, #1
 800610a:	e7ef      	b.n	80060ec <__ieee754_sqrt+0x130>
 800610c:	2301      	movs	r3, #1
 800610e:	3101      	adds	r1, #1
 8006110:	4399      	bics	r1, r3
 8006112:	e7d5      	b.n	80060c0 <__ieee754_sqrt+0x104>
 8006114:	7ff00000 	.word	0x7ff00000
 8006118:	fffffc01 	.word	0xfffffc01
 800611c:	3fe00000 	.word	0x3fe00000

08006120 <fabs>:
 8006120:	0049      	lsls	r1, r1, #1
 8006122:	084b      	lsrs	r3, r1, #1
 8006124:	0019      	movs	r1, r3
 8006126:	4770      	bx	lr

08006128 <finite>:
 8006128:	0048      	lsls	r0, r1, #1
 800612a:	4b02      	ldr	r3, [pc, #8]	; (8006134 <finite+0xc>)
 800612c:	0840      	lsrs	r0, r0, #1
 800612e:	18c0      	adds	r0, r0, r3
 8006130:	0fc0      	lsrs	r0, r0, #31
 8006132:	4770      	bx	lr
 8006134:	80100000 	.word	0x80100000

08006138 <matherr>:
 8006138:	2000      	movs	r0, #0
 800613a:	4770      	bx	lr

0800613c <nan>:
 800613c:	2000      	movs	r0, #0
 800613e:	4901      	ldr	r1, [pc, #4]	; (8006144 <nan+0x8>)
 8006140:	4770      	bx	lr
 8006142:	46c0      	nop			; (mov r8, r8)
 8006144:	7ff80000 	.word	0x7ff80000

08006148 <rint>:
 8006148:	b5f0      	push	{r4, r5, r6, r7, lr}
 800614a:	004a      	lsls	r2, r1, #1
 800614c:	4e3e      	ldr	r6, [pc, #248]	; (8006248 <rint+0x100>)
 800614e:	0d52      	lsrs	r2, r2, #21
 8006150:	b085      	sub	sp, #20
 8006152:	1996      	adds	r6, r2, r6
 8006154:	000d      	movs	r5, r1
 8006156:	9101      	str	r1, [sp, #4]
 8006158:	0003      	movs	r3, r0
 800615a:	0fcc      	lsrs	r4, r1, #31
 800615c:	2e13      	cmp	r6, #19
 800615e:	dc57      	bgt.n	8006210 <rint+0xc8>
 8006160:	2e00      	cmp	r6, #0
 8006162:	da2a      	bge.n	80061ba <rint+0x72>
 8006164:	004a      	lsls	r2, r1, #1
 8006166:	0852      	lsrs	r2, r2, #1
 8006168:	4302      	orrs	r2, r0
 800616a:	d024      	beq.n	80061b6 <rint+0x6e>
 800616c:	030a      	lsls	r2, r1, #12
 800616e:	0b12      	lsrs	r2, r2, #12
 8006170:	4302      	orrs	r2, r0
 8006172:	4253      	negs	r3, r2
 8006174:	4313      	orrs	r3, r2
 8006176:	2280      	movs	r2, #128	; 0x80
 8006178:	0c4d      	lsrs	r5, r1, #17
 800617a:	0312      	lsls	r2, r2, #12
 800617c:	0b1b      	lsrs	r3, r3, #12
 800617e:	4013      	ands	r3, r2
 8006180:	046d      	lsls	r5, r5, #17
 8006182:	432b      	orrs	r3, r5
 8006184:	0019      	movs	r1, r3
 8006186:	4b31      	ldr	r3, [pc, #196]	; (800624c <rint+0x104>)
 8006188:	00e2      	lsls	r2, r4, #3
 800618a:	189b      	adds	r3, r3, r2
 800618c:	681e      	ldr	r6, [r3, #0]
 800618e:	685f      	ldr	r7, [r3, #4]
 8006190:	0002      	movs	r2, r0
 8006192:	000b      	movs	r3, r1
 8006194:	0030      	movs	r0, r6
 8006196:	0039      	movs	r1, r7
 8006198:	f7fa fb44 	bl	8000824 <__aeabi_dadd>
 800619c:	9002      	str	r0, [sp, #8]
 800619e:	9103      	str	r1, [sp, #12]
 80061a0:	9802      	ldr	r0, [sp, #8]
 80061a2:	9903      	ldr	r1, [sp, #12]
 80061a4:	003b      	movs	r3, r7
 80061a6:	0032      	movs	r2, r6
 80061a8:	f7fb fcd4 	bl	8001b54 <__aeabi_dsub>
 80061ac:	004b      	lsls	r3, r1, #1
 80061ae:	085b      	lsrs	r3, r3, #1
 80061b0:	07e4      	lsls	r4, r4, #31
 80061b2:	4323      	orrs	r3, r4
 80061b4:	0019      	movs	r1, r3
 80061b6:	b005      	add	sp, #20
 80061b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061ba:	4a25      	ldr	r2, [pc, #148]	; (8006250 <rint+0x108>)
 80061bc:	4132      	asrs	r2, r6
 80061be:	0017      	movs	r7, r2
 80061c0:	400f      	ands	r7, r1
 80061c2:	4307      	orrs	r7, r0
 80061c4:	d0f7      	beq.n	80061b6 <rint+0x6e>
 80061c6:	0852      	lsrs	r2, r2, #1
 80061c8:	0011      	movs	r1, r2
 80061ca:	4029      	ands	r1, r5
 80061cc:	430b      	orrs	r3, r1
 80061ce:	d00a      	beq.n	80061e6 <rint+0x9e>
 80061d0:	2300      	movs	r3, #0
 80061d2:	2e13      	cmp	r6, #19
 80061d4:	d101      	bne.n	80061da <rint+0x92>
 80061d6:	2380      	movs	r3, #128	; 0x80
 80061d8:	061b      	lsls	r3, r3, #24
 80061da:	2780      	movs	r7, #128	; 0x80
 80061dc:	02ff      	lsls	r7, r7, #11
 80061de:	4137      	asrs	r7, r6
 80061e0:	4395      	bics	r5, r2
 80061e2:	432f      	orrs	r7, r5
 80061e4:	9701      	str	r7, [sp, #4]
 80061e6:	9901      	ldr	r1, [sp, #4]
 80061e8:	001a      	movs	r2, r3
 80061ea:	000b      	movs	r3, r1
 80061ec:	4917      	ldr	r1, [pc, #92]	; (800624c <rint+0x104>)
 80061ee:	00e4      	lsls	r4, r4, #3
 80061f0:	190c      	adds	r4, r1, r4
 80061f2:	6865      	ldr	r5, [r4, #4]
 80061f4:	6824      	ldr	r4, [r4, #0]
 80061f6:	0020      	movs	r0, r4
 80061f8:	0029      	movs	r1, r5
 80061fa:	f7fa fb13 	bl	8000824 <__aeabi_dadd>
 80061fe:	9002      	str	r0, [sp, #8]
 8006200:	9103      	str	r1, [sp, #12]
 8006202:	9802      	ldr	r0, [sp, #8]
 8006204:	9903      	ldr	r1, [sp, #12]
 8006206:	0022      	movs	r2, r4
 8006208:	002b      	movs	r3, r5
 800620a:	f7fb fca3 	bl	8001b54 <__aeabi_dsub>
 800620e:	e7d2      	b.n	80061b6 <rint+0x6e>
 8006210:	2e33      	cmp	r6, #51	; 0x33
 8006212:	dd08      	ble.n	8006226 <rint+0xde>
 8006214:	2380      	movs	r3, #128	; 0x80
 8006216:	00db      	lsls	r3, r3, #3
 8006218:	429e      	cmp	r6, r3
 800621a:	d1cc      	bne.n	80061b6 <rint+0x6e>
 800621c:	0002      	movs	r2, r0
 800621e:	000b      	movs	r3, r1
 8006220:	f7fa fb00 	bl	8000824 <__aeabi_dadd>
 8006224:	e7c7      	b.n	80061b6 <rint+0x6e>
 8006226:	2601      	movs	r6, #1
 8006228:	4d0a      	ldr	r5, [pc, #40]	; (8006254 <rint+0x10c>)
 800622a:	4276      	negs	r6, r6
 800622c:	1952      	adds	r2, r2, r5
 800622e:	40d6      	lsrs	r6, r2
 8006230:	4206      	tst	r6, r0
 8006232:	d0c0      	beq.n	80061b6 <rint+0x6e>
 8006234:	0876      	lsrs	r6, r6, #1
 8006236:	4206      	tst	r6, r0
 8006238:	d0d5      	beq.n	80061e6 <rint+0x9e>
 800623a:	2180      	movs	r1, #128	; 0x80
 800623c:	05c9      	lsls	r1, r1, #23
 800623e:	4111      	asrs	r1, r2
 8006240:	43b3      	bics	r3, r6
 8006242:	430b      	orrs	r3, r1
 8006244:	e7cf      	b.n	80061e6 <rint+0x9e>
 8006246:	46c0      	nop			; (mov r8, r8)
 8006248:	fffffc01 	.word	0xfffffc01
 800624c:	08006418 	.word	0x08006418
 8006250:	000fffff 	.word	0x000fffff
 8006254:	fffffbed 	.word	0xfffffbed

08006258 <scalbn>:
 8006258:	004b      	lsls	r3, r1, #1
 800625a:	b570      	push	{r4, r5, r6, lr}
 800625c:	0d5b      	lsrs	r3, r3, #21
 800625e:	0014      	movs	r4, r2
 8006260:	000a      	movs	r2, r1
 8006262:	2b00      	cmp	r3, #0
 8006264:	d10d      	bne.n	8006282 <scalbn+0x2a>
 8006266:	004b      	lsls	r3, r1, #1
 8006268:	085b      	lsrs	r3, r3, #1
 800626a:	4303      	orrs	r3, r0
 800626c:	d010      	beq.n	8006290 <scalbn+0x38>
 800626e:	4b21      	ldr	r3, [pc, #132]	; (80062f4 <scalbn+0x9c>)
 8006270:	2200      	movs	r2, #0
 8006272:	f7fb f9fd 	bl	8001670 <__aeabi_dmul>
 8006276:	4b20      	ldr	r3, [pc, #128]	; (80062f8 <scalbn+0xa0>)
 8006278:	429c      	cmp	r4, r3
 800627a:	da0a      	bge.n	8006292 <scalbn+0x3a>
 800627c:	4a1f      	ldr	r2, [pc, #124]	; (80062fc <scalbn+0xa4>)
 800627e:	4b20      	ldr	r3, [pc, #128]	; (8006300 <scalbn+0xa8>)
 8006280:	e017      	b.n	80062b2 <scalbn+0x5a>
 8006282:	4d20      	ldr	r5, [pc, #128]	; (8006304 <scalbn+0xac>)
 8006284:	42ab      	cmp	r3, r5
 8006286:	d108      	bne.n	800629a <scalbn+0x42>
 8006288:	0002      	movs	r2, r0
 800628a:	000b      	movs	r3, r1
 800628c:	f7fa faca 	bl	8000824 <__aeabi_dadd>
 8006290:	bd70      	pop	{r4, r5, r6, pc}
 8006292:	000a      	movs	r2, r1
 8006294:	004b      	lsls	r3, r1, #1
 8006296:	0d5b      	lsrs	r3, r3, #21
 8006298:	3b36      	subs	r3, #54	; 0x36
 800629a:	4d1b      	ldr	r5, [pc, #108]	; (8006308 <scalbn+0xb0>)
 800629c:	18e3      	adds	r3, r4, r3
 800629e:	42ab      	cmp	r3, r5
 80062a0:	dd0a      	ble.n	80062b8 <scalbn+0x60>
 80062a2:	0002      	movs	r2, r0
 80062a4:	000b      	movs	r3, r1
 80062a6:	4819      	ldr	r0, [pc, #100]	; (800630c <scalbn+0xb4>)
 80062a8:	4919      	ldr	r1, [pc, #100]	; (8006310 <scalbn+0xb8>)
 80062aa:	f000 f839 	bl	8006320 <copysign>
 80062ae:	4a17      	ldr	r2, [pc, #92]	; (800630c <scalbn+0xb4>)
 80062b0:	4b17      	ldr	r3, [pc, #92]	; (8006310 <scalbn+0xb8>)
 80062b2:	f7fb f9dd 	bl	8001670 <__aeabi_dmul>
 80062b6:	e7eb      	b.n	8006290 <scalbn+0x38>
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	dd05      	ble.n	80062c8 <scalbn+0x70>
 80062bc:	4c15      	ldr	r4, [pc, #84]	; (8006314 <scalbn+0xbc>)
 80062be:	051b      	lsls	r3, r3, #20
 80062c0:	4022      	ands	r2, r4
 80062c2:	431a      	orrs	r2, r3
 80062c4:	0011      	movs	r1, r2
 80062c6:	e7e3      	b.n	8006290 <scalbn+0x38>
 80062c8:	001d      	movs	r5, r3
 80062ca:	3535      	adds	r5, #53	; 0x35
 80062cc:	da09      	bge.n	80062e2 <scalbn+0x8a>
 80062ce:	4b12      	ldr	r3, [pc, #72]	; (8006318 <scalbn+0xc0>)
 80062d0:	0002      	movs	r2, r0
 80062d2:	429c      	cmp	r4, r3
 80062d4:	dce6      	bgt.n	80062a4 <scalbn+0x4c>
 80062d6:	000b      	movs	r3, r1
 80062d8:	4808      	ldr	r0, [pc, #32]	; (80062fc <scalbn+0xa4>)
 80062da:	4909      	ldr	r1, [pc, #36]	; (8006300 <scalbn+0xa8>)
 80062dc:	f000 f820 	bl	8006320 <copysign>
 80062e0:	e7cc      	b.n	800627c <scalbn+0x24>
 80062e2:	4c0c      	ldr	r4, [pc, #48]	; (8006314 <scalbn+0xbc>)
 80062e4:	3336      	adds	r3, #54	; 0x36
 80062e6:	4022      	ands	r2, r4
 80062e8:	051b      	lsls	r3, r3, #20
 80062ea:	4313      	orrs	r3, r2
 80062ec:	0019      	movs	r1, r3
 80062ee:	2200      	movs	r2, #0
 80062f0:	4b0a      	ldr	r3, [pc, #40]	; (800631c <scalbn+0xc4>)
 80062f2:	e7de      	b.n	80062b2 <scalbn+0x5a>
 80062f4:	43500000 	.word	0x43500000
 80062f8:	ffff3cb0 	.word	0xffff3cb0
 80062fc:	c2f8f359 	.word	0xc2f8f359
 8006300:	01a56e1f 	.word	0x01a56e1f
 8006304:	000007ff 	.word	0x000007ff
 8006308:	000007fe 	.word	0x000007fe
 800630c:	8800759c 	.word	0x8800759c
 8006310:	7e37e43c 	.word	0x7e37e43c
 8006314:	800fffff 	.word	0x800fffff
 8006318:	0000c350 	.word	0x0000c350
 800631c:	3c900000 	.word	0x3c900000

08006320 <copysign>:
 8006320:	b530      	push	{r4, r5, lr}
 8006322:	004a      	lsls	r2, r1, #1
 8006324:	0fdb      	lsrs	r3, r3, #31
 8006326:	07db      	lsls	r3, r3, #31
 8006328:	0852      	lsrs	r2, r2, #1
 800632a:	431a      	orrs	r2, r3
 800632c:	0011      	movs	r1, r2
 800632e:	bd30      	pop	{r4, r5, pc}

08006330 <_init>:
 8006330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006332:	46c0      	nop			; (mov r8, r8)
 8006334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006336:	bc08      	pop	{r3}
 8006338:	469e      	mov	lr, r3
 800633a:	4770      	bx	lr

0800633c <_fini>:
 800633c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800633e:	46c0      	nop			; (mov r8, r8)
 8006340:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006342:	bc08      	pop	{r3}
 8006344:	469e      	mov	lr, r3
 8006346:	4770      	bx	lr
