
---------- Begin Simulation Statistics ----------
final_tick                                21916643000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 223167                       # Simulator instruction rate (inst/s)
host_mem_usage                                 689848                       # Number of bytes of host memory used
host_op_rate                                   223797                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    44.81                       # Real time elapsed on the host
host_tick_rate                              489101784                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10028311                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021917                       # Number of seconds simulated
sim_ticks                                 21916643000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.740304                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  300290                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               304121                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7161                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            603924                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                137                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             445                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              308                       # Number of indirect misses.
system.cpu.branchPred.lookups                  716882                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    6955                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10028311                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.191664                       # CPI: cycles per instruction
system.cpu.discardedOps                         15361                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2169658                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5801243                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1454476                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7466237                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.456274                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         21916643                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2830172     28.22%     28.22% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20549      0.20%     28.43% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     28.43% # Class of committed instruction
system.cpu.op_class_0::MemRead                5721878     57.06%     85.48% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1455694     14.52%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10028311                       # Class of committed instruction
system.cpu.tickCycles                        14450406                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        42314                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        101066                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           40                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        60566                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          130                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       121742                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            131                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  21916643000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18141                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34580                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7727                       # Transaction distribution
system.membus.trans_dist::ReadExReq             40618                       # Transaction distribution
system.membus.trans_dist::ReadExResp            40618                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18141                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       159825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 159825                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23894784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23894784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             58759                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   58759    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               58759                       # Request fanout histogram
system.membus.respLayer1.occupancy         1016400500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           654346000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21916643000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             20560                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        75149                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          290                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           27558                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40623                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40623                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           402                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20158                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1094                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       181831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                182925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       177152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     25945600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               26122752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           42438                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8852480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           103621                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001727                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041759                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 103443     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    177      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             103621                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          448614000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         547032996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3618000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  21916643000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  144                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 2276                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2420                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 144                       # number of overall hits
system.l2.overall_hits::.cpu.data                2276                       # number of overall hits
system.l2.overall_hits::total                    2420                       # number of overall hits
system.l2.demand_misses::.cpu.inst                258                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              58505                       # number of demand (read+write) misses
system.l2.demand_misses::total                  58763                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               258                       # number of overall misses
system.l2.overall_misses::.cpu.data             58505                       # number of overall misses
system.l2.overall_misses::total                 58763                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30746000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   7868982000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7899728000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30746000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   7868982000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7899728000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              402                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            60781                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61183                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             402                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           60781                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61183                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.641791                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.962554                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.960447                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.641791                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.962554                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.960447                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 119170.542636                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 134501.017007                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 134433.708286                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 119170.542636                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 134501.017007                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 134433.708286                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               34580                       # number of writebacks
system.l2.writebacks::total                     34580                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           258                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         58501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             58759                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          258                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        58501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            58759                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25586000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6698570000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6724156000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25586000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6698570000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6724156000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.641791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.962488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.960381                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.641791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.962488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.960381                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 99170.542636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 114503.512760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114436.188499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 99170.542636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 114503.512760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 114436.188499                       # average overall mshr miss latency
system.l2.replacements                          42438                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        40569                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            40569                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        40569                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        40569                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          269                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              269                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          269                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          269                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     5                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           40618                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               40618                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5787758000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5787758000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999877                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999877                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 142492.441775                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 142492.441775                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        40618                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          40618                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4975398000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4975398000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999877                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999877                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 122492.441775                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 122492.441775                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            144                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                144                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          258                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              258                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30746000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30746000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            402                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.641791                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.641791                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 119170.542636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 119170.542636                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          258                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          258                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25586000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25586000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.641791                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.641791                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 99170.542636                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99170.542636                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        17887                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17887                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2081224000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2081224000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.887340                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.887340                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 116354.000112                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 116354.000112                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        17883                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17883                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1723172000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1723172000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.887142                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.887142                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 96358.105463                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96358.105463                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21916643000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 13959.598615                       # Cycle average of tags in use
system.l2.tags.total_refs                      121698                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     58822                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.068920                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.240019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        70.750829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     13856.607767                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.845740                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.852026                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          462                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15881                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    545630                       # Number of tag accesses
system.l2.tags.data_accesses                   545630                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21916643000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          66048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14976256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15042304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        66048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         66048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      8852480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8852480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           58501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               58759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34580                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34580                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3013600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         683328008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             686341608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3013600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3013600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      403915873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            403915873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      403915873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3013600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        683328008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1090257481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    138320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    233978.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001688964500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8557                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8557                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              317796                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             129805                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       58759                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      34580                       # Number of write requests accepted
system.mem_ctrls.readBursts                    235036                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   138320                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     26                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15012                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             14824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14480                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            14764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            14592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            14700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8693                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8592                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8634848500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1175050000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             13041286000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36742.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55492.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   217651                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  126290                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                235036                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               138320                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   43484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   43491                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   49881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    813.684081                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   715.170395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.265099                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          343      1.17%      1.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1209      4.12%      5.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3256     11.09%     16.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          426      1.45%     17.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2464      8.39%     26.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          296      1.01%     27.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3022     10.29%     37.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          334      1.14%     38.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18012     61.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29362                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.454248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.067752                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    193.192630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         8555     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8557                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.161388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.144693                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.815933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8070     94.31%     94.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      0.40%     94.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              325      3.80%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.12%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               73      0.85%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.14%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.04%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.07%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               23      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8557                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               15040640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8850752                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15042304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8852480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       686.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       403.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    686.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    403.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21889494000                       # Total gap between requests
system.mem_ctrls.avgGap                     234516.05                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        66048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     14974592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      8850752                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3013600.212404792197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 683252083.815938472748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 403837029.238465070724                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1032                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       234004                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       138320                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     41253250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13000032750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 498378417000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39974.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     55554.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3603082.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            103522860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             55023705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           834480360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          359407440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1729596960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3256545090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5673637440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        12012213855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        548.086395                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  14680342500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    731640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6504660500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            106121820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             56405085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           843491040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          362482020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1729596960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3503144190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       5465975040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        12067216155                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        550.596008                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14137022250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    731640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7047980750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     21916643000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21916643000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       934977                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           934977                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       934977                       # number of overall hits
system.cpu.icache.overall_hits::total          934977                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          402                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            402                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          402                       # number of overall misses
system.cpu.icache.overall_misses::total           402                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36401000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36401000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36401000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36401000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       935379                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       935379                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       935379                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       935379                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000430                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000430                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000430                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000430                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 90549.751244                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 90549.751244                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 90549.751244                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 90549.751244                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          290                       # number of writebacks
system.cpu.icache.writebacks::total               290                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          402                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          402                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          402                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          402                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35597000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35597000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35597000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35597000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000430                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000430                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000430                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000430                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 88549.751244                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 88549.751244                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 88549.751244                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 88549.751244                       # average overall mshr miss latency
system.cpu.icache.replacements                    290                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       934977                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          934977                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          402                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           402                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36401000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36401000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       935379                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       935379                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000430                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000430                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 90549.751244                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 90549.751244                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          402                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35597000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35597000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 88549.751244                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 88549.751244                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21916643000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           109.652640                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              935379                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               402                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2326.813433                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   109.652640                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.856661                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.856661                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          112                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1871160                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1871160                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21916643000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21916643000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21916643000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      7070787                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7070787                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7070968                       # number of overall hits
system.cpu.dcache.overall_hits::total         7070968                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        70333                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          70333                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        71767                       # number of overall misses
system.cpu.dcache.overall_misses::total         71767                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   9451396000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9451396000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9451396000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9451396000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7141120                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7141120                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7142735                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7142735                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009849                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009849                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010048                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010048                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 134380.674790                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 134380.674790                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 131695.570388                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 131695.570388                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        40569                       # number of writebacks
system.cpu.dcache.writebacks::total             40569                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9931                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9931                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9931                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9931                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        60402                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        60402                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        60781                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60781                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8074476000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8074476000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8122656000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8122656000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008458                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008458                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008509                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008509                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 133678.951028                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 133678.951028                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 133638.077689                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 133638.077689                       # average overall mshr miss latency
system.cpu.dcache.replacements                  60269                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5665448                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5665448                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2214141000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2214141000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5685636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5685636                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 109676.094710                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 109676.094710                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          409                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          409                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19779                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19779                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2141331000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2141331000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003479                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003479                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 108262.854543                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 108262.854543                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1405339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1405339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        50145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        50145                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7237255000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7237255000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1455484                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1455484                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034452                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034452                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 144326.552996                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 144326.552996                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9522                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40623                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40623                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5933145000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5933145000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027910                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027910                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 146053.836497                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 146053.836497                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          181                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           181                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1434                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1434                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1615                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1615                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.887926                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.887926                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          379                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          379                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     48180000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     48180000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.234675                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.234675                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 127124.010554                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 127124.010554                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21916643000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           468.982682                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7131825                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             60781                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            117.336421                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   468.982682                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.915982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.915982                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          426                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          14346403                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         14346403                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21916643000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  21916643000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
