-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/model_pqt_2x2_w16a16/amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block5.vhd
-- Created: 2025-02-19 19:19:31
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block5
-- Source Path: model_pqt_2x2_w16a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 4/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block5 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block5;


ARCHITECTURE rtl OF amc_cnn_16w16a_ptq_src_SinglePortRAM_generic_block5 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"fa60", X"de6c", X"e446", X"023c", X"f65a", X"e98a", X"0f58", X"fd54", X"c861", X"ef8a", X"ef4d", X"ee9c", X"052f", X"0d1b",
                                                        X"f5a9", X"f761", X"f8b1", X"09aa", X"0dff", X"f35a", X"f4ab", X"07e9", X"fccf", X"f609", X"d8cd", X"f66c", X"fcba", X"fd85",
                                                        X"ee99", X"0709", X"edc0", X"0d3f", X"e560", X"03d6", X"faef", X"06a9", X"0fe6", X"fa7d", X"ffc6", X"f0fd", X"e1b9", X"efe1",
                                                        X"fb0f", X"ff63", X"04dc", X"03b3", X"f3f6", X"eb89", X"f58e", X"ff53", X"fd2f", X"0b63", X"01c5", X"f628", X"06d5", X"02e1",
                                                        X"137b", X"ff17", X"f877", X"ed10", X"feec", X"f4f7", X"dee7", X"f1bf", X"09ef", X"df76", X"0275", X"0d5d", X"ff5b", X"03f7",
                                                        X"0470", X"f68b", X"e193", X"0a79", X"00d4", X"0440", X"f512", X"df31", X"ffba", X"e10e", X"e3c8", X"e10a", X"0262", X"fbca",
                                                        X"f317", X"0a3e", X"f70b", X"f99d", X"05b9", X"0160", X"e866", X"11df", X"d833", X"f359", X"e2ce", X"fb66", X"06e2", X"ec2a",
                                                        X"fd9b", X"fcec", X"0701", X"0e32", X"ee4b", X"f9cf", X"08ec", X"fc01", X"0217", X"f75a", X"eb9b", X"0509", X"fb06", X"fab6",
                                                        X"fea1", X"06fb", X"0c6b", X"01b9", X"f7fc", X"f4b7", X"0a8c", X"e720", X"fb86", X"fbd4", X"0a96", X"fc08", X"e441", X"0242",
                                                        X"f526", X"03de");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"03de";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

