// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module FMUL_s3(	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:166:7
  input         io_in_special_case_valid,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
                io_in_special_case_bits_nan,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
                io_in_special_case_bits_inf,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
                io_in_special_case_bits_inv,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
                io_in_special_case_bits_hasZero,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
                io_in_raw_out_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
  input  [8:0]  io_in_raw_out_exp,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
  input  [73:0] io_in_raw_out_sig,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
  input         io_in_early_overflow,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
  input  [2:0]  io_in_rm,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
  output [31:0] io_result,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
  output [4:0]  io_fflags,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
  output        io_to_fadd_fp_prod_sign,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
  output [7:0]  io_to_fadd_fp_prod_exp,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
  output [46:0] io_to_fadd_fp_prod_sig,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
  output        io_to_fadd_inter_flags_isNaN,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
                io_to_fadd_inter_flags_isInf,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
                io_to_fadd_inter_flags_isInv,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
                io_to_fadd_inter_flags_overflow,	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
  output [2:0]  io_to_fadd_rm	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:168:14
);

  wire [22:0] _rounder_io_out;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        _rounder_io_inexact;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        _rounder_io_cout;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        _tininess_rounder_io_tininess;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:186:32
  wire        common_of =
    (_rounder_io_cout ? io_in_raw_out_exp[7:0] == 8'hFE : (&(io_in_raw_out_exp[7:0])))
    | io_in_early_overflow;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:183:14, :201:22, :203:16, :204:16, :205:5, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        common_ix = _rounder_io_inexact | common_of;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:205:5, :206:38, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
  wire        rmin =
    io_in_rm == 3'h1 | io_in_rm == 3'h2 & ~io_in_raw_out_sign | io_in_rm == 3'h3
    & io_in_raw_out_sign;	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:54:{8,23,31,34,41,48,56}
  TininessRounder tininess_rounder (	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:186:32
    .io_in_sign  (io_in_raw_out_sign),
    .io_in_sig   ({io_in_raw_out_sig[73:48], |(io_in_raw_out_sig[47:0])}),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:184:{20,37,70,86}
    .io_rm       (io_in_rm),
    .io_tininess (_tininess_rounder_io_tininess)
  );
  RoundingUnit rounder (	// dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25
    .io_in       (io_in_raw_out_sig[72:50]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:192:20, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:45:33
    .io_roundIn  (io_in_raw_out_sig[49]),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:192:20, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:46:{38,50}
    .io_stickyIn (|{io_in_raw_out_sig[48], |(io_in_raw_out_sig[47:0])}),	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:184:{70,86}, :192:20, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:47:{39,51}
    .io_signIn   (io_in_raw_out_sign),
    .io_rm       (io_in_rm),
    .io_out      (_rounder_io_out),
    .io_inexact  (_rounder_io_inexact),
    .io_cout     (_rounder_io_cout)
  );
  assign io_result =
    io_in_special_case_valid
      ? (io_in_special_case_bits_nan
           ? 32'h7FC00000
           : {io_in_raw_out_sign, io_in_special_case_bits_inf ? 31'h7F800000 : 31'h0})
      : {io_in_raw_out_sign,
         common_of ? {7'h7F, ~rmin} : {7'h0, _rounder_io_cout} + io_in_raw_out_exp[7:0],
         common_of ? {23{rmin}} : _rounder_io_out};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:166:7, :183:14, :198:37, :205:5, :211:19, :215:23, :220:23, :222:8, :226:8, :231:27, :233:8, :234:10, :238:10, :243:19, dependencies/fpuv2/fudian/src/main/scala/fudian/RoundingUnit.scala:44:25, :54:41, dependencies/fpuv2/fudian/src/main/scala/fudian/package.scala:65:10
  assign io_fflags =
    io_in_special_case_valid
      ? {io_in_special_case_bits_inv, 4'h0}
      : {2'h0, common_of, _tininess_rounder_io_tininess & common_ix, common_ix};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:166:7, :186:32, :205:5, :206:38, :207:28, :228:26, :241:27, :244:19
  assign io_to_fadd_fp_prod_sign = io_in_raw_out_sign;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:166:7
  assign io_to_fadd_fp_prod_exp =
    io_in_special_case_bits_hasZero ? 8'h0 : io_in_raw_out_exp[7:0];	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:166:7, :168:14, :248:32
  assign io_to_fadd_fp_prod_sig =
    io_in_special_case_bits_hasZero
      ? 47'h0
      : {io_in_raw_out_sig[72:27], io_in_raw_out_sig[26] | (|(io_in_raw_out_sig[25:0]))};	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:166:7, :249:32, :251:{21,29,49,67,83}
  assign io_to_fadd_inter_flags_isNaN = io_in_special_case_bits_nan;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:166:7
  assign io_to_fadd_inter_flags_isInf =
    io_in_special_case_bits_inf & ~io_in_special_case_bits_nan;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:166:7, :254:{57,60}
  assign io_to_fadd_inter_flags_isInv = io_in_special_case_bits_inv;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:166:7
  assign io_to_fadd_inter_flags_overflow = io_in_raw_out_exp[8];	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:166:7, :256:52
  assign io_to_fadd_rm = io_in_rm;	// dependencies/fpuv2/fudian/src/main/scala/fudian/FMUL.scala:166:7
endmodule

