Analysis & Synthesis report for assignment_3
Wed May 19 21:34:55 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |prime_number_count|state
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |prime_number_count
 16. Parameter Settings for Inferred Entity Instance: altsyncram:prime_number_rtl_0
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 18. altsyncram Parameter Settings by Entity Instance
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed May 19 21:34:55 2021      ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; assignment_3                               ;
; Top-level Entity Name           ; prime_number_count                         ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 0                                          ;
; Total pins                      ; 1                                          ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; prime_number_count ; assignment_3       ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                        ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                         ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                   ; Library ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+---------+
; prime_number_count.v                                     ; yes             ; User Verilog HDL File                                 ; D:/Code/embedded-systems/assignment_3/prime_number_count.v                                     ;         ;
; altsyncram.tdf                                           ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                  ;         ;
; stratix_ram_block.inc                                    ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;         ;
; lpm_mux.inc                                              ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                     ;         ;
; lpm_decode.inc                                           ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                  ;         ;
; aglobal131.inc                                           ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                  ;         ;
; a_rdenreg.inc                                            ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;         ;
; altrom.inc                                               ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                      ;         ;
; altram.inc                                               ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc                                      ;         ;
; altdpram.inc                                             ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                    ;         ;
; db/altsyncram_unt1.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; D:/Code/embedded-systems/assignment_3/db/altsyncram_unt1.tdf                                   ;         ;
; db/assignment_3.ram0_prime_number_count_3ffcf5db.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Code/embedded-systems/assignment_3/db/assignment_3.ram0_prime_number_count_3ffcf5db.hdl.mif ;         ;
; lpm_divide.tdf                                           ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf                                  ;         ;
; abs_divider.inc                                          ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/abs_divider.inc                                 ;         ;
; sign_div_unsign.inc                                      ; yes             ; Megafunction                                          ; c:/altera/13.1/quartus/libraries/megafunctions/sign_div_unsign.inc                             ;         ;
; db/lpm_divide_65m.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; D:/Code/embedded-systems/assignment_3/db/lpm_divide_65m.tdf                                    ;         ;
; db/sign_div_unsign_9nh.tdf                               ; yes             ; Auto-Generated Megafunction                           ; D:/Code/embedded-systems/assignment_3/db/sign_div_unsign_9nh.tdf                               ;         ;
; db/alt_u_div_o2f.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; D:/Code/embedded-systems/assignment_3/db/alt_u_div_o2f.tdf                                     ;         ;
+----------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 1     ;
; Total DSP Blocks                            ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 1     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                       ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; |prime_number_count        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 1    ; 0            ; |prime_number_count ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------+
; State Machine - |prime_number_count|state ;
+---------------+---------------------------+
; Name          ; state.S_INC               ;
+---------------+---------------------------+
; state.S_CHECK ; 0                         ;
; state.S_INC   ; 1                         ;
+---------------+---------------------------+


+--------------------------------------------------------------+
; Registers Removed During Synthesis                           ;
+-----------------------------------------+--------------------+
; Register name                           ; Reason for Removal ;
+-----------------------------------------+--------------------+
; state~5                                 ; Lost fanout        ;
; test[0..31]                             ; Lost fanout        ;
; k[0]                                    ; Lost fanout        ;
; check[0]                                ; Lost fanout        ;
; k[1]                                    ; Lost fanout        ;
; check[1]                                ; Lost fanout        ;
; k[2]                                    ; Lost fanout        ;
; check[2]                                ; Lost fanout        ;
; k[3]                                    ; Lost fanout        ;
; check[3]                                ; Lost fanout        ;
; k[4]                                    ; Lost fanout        ;
; check[4]                                ; Lost fanout        ;
; k[5]                                    ; Lost fanout        ;
; check[5]                                ; Lost fanout        ;
; k[6]                                    ; Lost fanout        ;
; check[6]                                ; Lost fanout        ;
; k[7]                                    ; Lost fanout        ;
; check[7]                                ; Lost fanout        ;
; k[8]                                    ; Lost fanout        ;
; check[8]                                ; Lost fanout        ;
; k[9]                                    ; Lost fanout        ;
; check[9]                                ; Lost fanout        ;
; k[10]                                   ; Lost fanout        ;
; check[10]                               ; Lost fanout        ;
; k[11]                                   ; Lost fanout        ;
; check[11]                               ; Lost fanout        ;
; k[12]                                   ; Lost fanout        ;
; check[12]                               ; Lost fanout        ;
; k[13]                                   ; Lost fanout        ;
; check[13]                               ; Lost fanout        ;
; k[14]                                   ; Lost fanout        ;
; check[14]                               ; Lost fanout        ;
; k[15]                                   ; Lost fanout        ;
; check[15]                               ; Lost fanout        ;
; k[16]                                   ; Lost fanout        ;
; check[16]                               ; Lost fanout        ;
; k[17]                                   ; Lost fanout        ;
; check[17]                               ; Lost fanout        ;
; k[18]                                   ; Lost fanout        ;
; check[18]                               ; Lost fanout        ;
; k[19]                                   ; Lost fanout        ;
; check[19]                               ; Lost fanout        ;
; k[20]                                   ; Lost fanout        ;
; check[20]                               ; Lost fanout        ;
; k[21]                                   ; Lost fanout        ;
; check[21]                               ; Lost fanout        ;
; k[22]                                   ; Lost fanout        ;
; check[22]                               ; Lost fanout        ;
; k[23]                                   ; Lost fanout        ;
; check[23]                               ; Lost fanout        ;
; k[24]                                   ; Lost fanout        ;
; check[24]                               ; Lost fanout        ;
; k[25]                                   ; Lost fanout        ;
; check[25]                               ; Lost fanout        ;
; k[26]                                   ; Lost fanout        ;
; check[26]                               ; Lost fanout        ;
; k[27]                                   ; Lost fanout        ;
; check[27]                               ; Lost fanout        ;
; k[28]                                   ; Lost fanout        ;
; check[28]                               ; Lost fanout        ;
; k[29]                                   ; Lost fanout        ;
; check[29]                               ; Lost fanout        ;
; k[30]                                   ; Lost fanout        ;
; check[30]                               ; Lost fanout        ;
; k[31]                                   ; Lost fanout        ;
; check[31]                               ; Lost fanout        ;
; count[0..31]                            ; Lost fanout        ;
; prime_number_rtl_0_bypass[0..84]        ; Lost fanout        ;
; state.S_INC                             ; Lost fanout        ;
; Total Number of Removed Registers = 215 ;                    ;
+-----------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                    ;
+---------------+--------------------+-----------------------------------------------------------------------------------------------------------+
; Register name ; Reason for Removal ; Registers Removed due to This Register                                                                    ;
+---------------+--------------------+-----------------------------------------------------------------------------------------------------------+
; state~5       ; Lost Fanouts       ; test[0], test[11], test[10], test[9], test[8], test[7], test[6], test[5], test[4], test[3], test[2],      ;
;               ;                    ; test[1], test[19], test[31], test[12], test[13], test[14], test[15], test[16], test[17], test[18],        ;
;               ;                    ; test[20], test[21], test[22], test[23], test[24], test[25], test[26], test[27], test[28], test[29],       ;
;               ;                    ; test[30], k[0], check[0], k[1], check[1], k[2], check[2], k[3], check[3], k[4], check[4], k[5], check[5], ;
;               ;                    ; k[6], check[6], k[7], check[7], k[8], check[8], k[9], check[9], k[10], check[10], k[11], check[11],       ;
;               ;                    ; k[12], check[12], k[13], check[13], k[14], check[14], k[15], check[15], k[16], check[16], k[17],          ;
;               ;                    ; check[17], k[18], check[18], k[19], check[19], k[20], check[20], k[21], check[21], k[22], check[22],      ;
;               ;                    ; k[23], check[23], k[24], check[24], k[25], check[25], k[26], check[26], k[27], check[27], k[28],          ;
;               ;                    ; check[28], k[29], check[29], k[30], check[30], k[31], check[31], count[0], count[1], count[2],            ;
;               ;                    ; state.S_INC                                                                                               ;
+---------------+--------------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Registers Added for RAM Pass-Through Logic         ;
+-------------------------------+--------------------+
; Register Name                 ; RAM Name           ;
+-------------------------------+--------------------+
; prime_number_rtl_0_bypass[0]  ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[1]  ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[2]  ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[3]  ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[4]  ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[5]  ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[6]  ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[7]  ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[8]  ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[9]  ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[10] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[11] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[12] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[13] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[14] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[15] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[16] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[17] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[18] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[19] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[20] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[21] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[22] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[23] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[24] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[25] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[26] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[27] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[28] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[29] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[30] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[31] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[32] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[33] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[34] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[35] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[36] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[37] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[38] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[39] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[40] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[41] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[42] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[43] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[44] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[45] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[46] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[47] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[48] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[49] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[50] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[51] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[52] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[53] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[54] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[55] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[56] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[57] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[58] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[59] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[60] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[61] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[62] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[63] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[64] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[65] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[66] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[67] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[68] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[69] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[70] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[71] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[72] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[73] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[74] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[75] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[76] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[77] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[78] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[79] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[80] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[81] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[82] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[83] ; prime_number_rtl_0 ;
; prime_number_rtl_0_bypass[84] ; prime_number_rtl_0 ;
+-------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; 5:1                ; 53 bits   ; 159 LEs       ; 0 LEs                ; 159 LEs                ; Yes        ; |prime_number_count|check[20] ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |prime_number_count|check     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------+
; Assignment                      ; Value              ; From ; To                    ;
+---------------------------------+--------------------+------+-----------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                     ;
+---------------------------------+--------------------+------+-----------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |prime_number_count ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; N              ; 1000  ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:prime_number_rtl_0                                 ;
+------------------------------------+----------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                    ; Type           ;
+------------------------------------+----------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                        ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                                ; Untyped        ;
; WIDTH_A                            ; 32                                                       ; Untyped        ;
; WIDTHAD_A                          ; 10                                                       ; Untyped        ;
; NUMWORDS_A                         ; 1000                                                     ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                             ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                     ; Untyped        ;
; WIDTH_B                            ; 32                                                       ; Untyped        ;
; WIDTHAD_B                          ; 10                                                       ; Untyped        ;
; NUMWORDS_B                         ; 1000                                                     ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                                   ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                             ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                        ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                        ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                     ; Untyped        ;
; BYTE_SIZE                          ; 8                                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                     ; Untyped        ;
; INIT_FILE                          ; db/assignment_3.ram0_prime_number_count_3ffcf5db.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                    ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                    ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                        ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_unt1                                          ; Untyped        ;
+------------------------------------+----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                ;
; LPM_WIDTHD             ; 32             ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_65m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                          ;
+-------------------------------------------+-------------------------------+
; Name                                      ; Value                         ;
+-------------------------------------------+-------------------------------+
; Number of entity instances                ; 1                             ;
; Entity Instance                           ; altsyncram:prime_number_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                     ;
;     -- WIDTH_A                            ; 32                            ;
;     -- NUMWORDS_A                         ; 1000                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                  ;
;     -- WIDTH_B                            ; 32                            ;
;     -- NUMWORDS_B                         ; 1000                          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                      ;
+-------------------------------------------+-------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed May 19 21:34:53 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off assignment_3 -c assignment_3
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file prime_checker.v
    Info (12023): Found entity 1: prime_checker
Info (12021): Found 1 design units, including 1 entities, in source file prime_checker_testbench.v
    Info (12023): Found entity 1: prime_checker_testbench
Info (12021): Found 1 design units, including 1 entities, in source file prime_number_count.v
    Info (12023): Found entity 1: prime_number_count
Info (12021): Found 1 design units, including 1 entities, in source file dut.v
    Info (12023): Found entity 1: dut
Info (12127): Elaborating entity "prime_number_count" for the top level hierarchy
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (1000) in the Memory Initialization File "D:/Code/embedded-systems/assignment_3/db/assignment_3.ram0_prime_number_count_3ffcf5db.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Code/embedded-systems/assignment_3/db/assignment_3.ram0_prime_number_count_3ffcf5db.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "prime_number_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "prime_number_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1000
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1000
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/assignment_3.ram0_prime_number_count_3ffcf5db.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
Info (12130): Elaborated megafunction instantiation "altsyncram:prime_number_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:prime_number_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1000"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1000"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/assignment_3.ram0_prime_number_count_3ffcf5db.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_unt1.tdf
    Info (12023): Found entity 1: altsyncram_unt1
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Code/embedded-systems/assignment_3/db/assignment_3.ram0_prime_number_count_3ffcf5db.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Code/embedded-systems/assignment_3/db/assignment_3.ram0_prime_number_count_3ffcf5db.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0"
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf
    Info (12023): Found entity 1: lpm_divide_65m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a0"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a1"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a2"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a3"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a4"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a5"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a6"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a7"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a8"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a9"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a10"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a11"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a12"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a13"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a14"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a15"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a16"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a17"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a18"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a19"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a20"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a21"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a22"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a23"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a24"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a25"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a26"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a27"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a28"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a29"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a30"
        Warning (14320): Synthesized away node "altsyncram:prime_number_rtl_0|altsyncram_unt1:auto_generated|ram_block1a31"
Info (17049): 215 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 4687 megabytes
    Info: Processing ended: Wed May 19 21:34:55 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


