--------------------------------------------------------------------------------
Release 12.3 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.3\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml D_Reg.twx D_Reg.ncd -o D_Reg.twr D_Reg.pcf

Design file:              D_Reg.ncd
Physical constraint file: D_Reg.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
PCSrcD<0>   |    4.606(R)|   -0.283(R)|clk_BUFGP         |   0.000|
PCSrcD<1>   |    4.793(R)|   -0.269(R)|clk_BUFGP         |   0.000|
PC_plus1F<0>|    2.361(R)|   -0.680(R)|clk_BUFGP         |   0.000|
PC_plus1F<1>|    2.059(R)|   -0.439(R)|clk_BUFGP         |   0.000|
PC_plus1F<2>|    2.142(R)|   -0.509(R)|clk_BUFGP         |   0.000|
PC_plus1F<3>|    3.342(R)|   -1.462(R)|clk_BUFGP         |   0.000|
PC_plus1F<4>|    3.508(R)|   -1.594(R)|clk_BUFGP         |   0.000|
PC_plus1F<5>|    1.924(R)|   -0.328(R)|clk_BUFGP         |   0.000|
PC_plus1F<6>|    2.155(R)|   -0.516(R)|clk_BUFGP         |   0.000|
StallD      |    5.598(R)|    1.167(R)|clk_BUFGP         |   0.000|
ins<0>      |    2.885(R)|   -1.099(R)|clk_BUFGP         |   0.000|
ins<1>      |    2.366(R)|   -0.690(R)|clk_BUFGP         |   0.000|
ins<2>      |    2.398(R)|   -0.713(R)|clk_BUFGP         |   0.000|
ins<3>      |    2.818(R)|   -1.049(R)|clk_BUFGP         |   0.000|
ins<4>      |    2.948(R)|   -1.156(R)|clk_BUFGP         |   0.000|
ins<5>      |    2.093(R)|   -0.466(R)|clk_BUFGP         |   0.000|
ins<6>      |    2.501(R)|   -0.798(R)|clk_BUFGP         |   0.000|
ins<7>      |    1.820(R)|   -0.255(R)|clk_BUFGP         |   0.000|
ins<8>      |    1.760(R)|   -0.204(R)|clk_BUFGP         |   0.000|
ins<9>      |    3.122(R)|   -1.291(R)|clk_BUFGP         |   0.000|
ins<10>     |    2.888(R)|   -1.103(R)|clk_BUFGP         |   0.000|
ins<11>     |    2.218(R)|   -0.565(R)|clk_BUFGP         |   0.000|
ins<12>     |    1.272(R)|    0.193(R)|clk_BUFGP         |   0.000|
ins<13>     |    0.717(R)|    0.628(R)|clk_BUFGP         |   0.000|
ins<14>     |    2.127(R)|   -0.496(R)|clk_BUFGP         |   0.000|
ins<15>     |    2.518(R)|   -0.810(R)|clk_BUFGP         |   0.000|
ins<16>     |    1.906(R)|   -0.317(R)|clk_BUFGP         |   0.000|
ins<17>     |    2.347(R)|   -0.676(R)|clk_BUFGP         |   0.000|
ins<18>     |    2.713(R)|   -0.963(R)|clk_BUFGP         |   0.000|
ins<19>     |    2.754(R)|   -0.990(R)|clk_BUFGP         |   0.000|
ins<20>     |    2.682(R)|   -0.937(R)|clk_BUFGP         |   0.000|
ins<21>     |    2.858(R)|   -1.071(R)|clk_BUFGP         |   0.000|
ins<22>     |    3.124(R)|   -1.284(R)|clk_BUFGP         |   0.000|
ins<23>     |    2.264(R)|   -0.604(R)|clk_BUFGP         |   0.000|
ins<24>     |    2.773(R)|   -1.003(R)|clk_BUFGP         |   0.000|
ins<25>     |    2.851(R)|   -1.071(R)|clk_BUFGP         |   0.000|
ins<26>     |    3.074(R)|   -1.244(R)|clk_BUFGP         |   0.000|
ins<27>     |    2.932(R)|   -1.132(R)|clk_BUFGP         |   0.000|
ins<28>     |    2.208(R)|   -0.559(R)|clk_BUFGP         |   0.000|
ins<29>     |    3.077(R)|   -1.259(R)|clk_BUFGP         |   0.000|
ins<30>     |    3.329(R)|   -1.447(R)|clk_BUFGP         |   0.000|
ins<31>     |    2.725(R)|   -0.978(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
PC_plus1D<0>|    5.609(R)|clk_BUFGP         |   0.000|
PC_plus1D<1>|    5.606(R)|clk_BUFGP         |   0.000|
PC_plus1D<2>|    5.595(R)|clk_BUFGP         |   0.000|
PC_plus1D<3>|    5.619(R)|clk_BUFGP         |   0.000|
PC_plus1D<4>|    5.623(R)|clk_BUFGP         |   0.000|
PC_plus1D<5>|    5.613(R)|clk_BUFGP         |   0.000|
PC_plus1D<6>|    5.611(R)|clk_BUFGP         |   0.000|
insD<0>     |    5.606(R)|clk_BUFGP         |   0.000|
insD<1>     |    5.586(R)|clk_BUFGP         |   0.000|
insD<2>     |    5.597(R)|clk_BUFGP         |   0.000|
insD<3>     |    5.597(R)|clk_BUFGP         |   0.000|
insD<4>     |    5.586(R)|clk_BUFGP         |   0.000|
insD<5>     |    5.609(R)|clk_BUFGP         |   0.000|
insD<6>     |    5.589(R)|clk_BUFGP         |   0.000|
insD<7>     |    5.589(R)|clk_BUFGP         |   0.000|
insD<8>     |    5.595(R)|clk_BUFGP         |   0.000|
insD<9>     |    5.601(R)|clk_BUFGP         |   0.000|
insD<10>    |    5.601(R)|clk_BUFGP         |   0.000|
insD<11>    |    5.609(R)|clk_BUFGP         |   0.000|
insD<12>    |    5.613(R)|clk_BUFGP         |   0.000|
insD<13>    |    5.585(R)|clk_BUFGP         |   0.000|
insD<14>    |    5.597(R)|clk_BUFGP         |   0.000|
insD<15>    |    5.597(R)|clk_BUFGP         |   0.000|
insD<16>    |    5.604(R)|clk_BUFGP         |   0.000|
insD<17>    |    5.586(R)|clk_BUFGP         |   0.000|
insD<18>    |    5.604(R)|clk_BUFGP         |   0.000|
insD<19>    |    5.623(R)|clk_BUFGP         |   0.000|
insD<20>    |    5.604(R)|clk_BUFGP         |   0.000|
insD<21>    |    5.630(R)|clk_BUFGP         |   0.000|
insD<22>    |    5.629(R)|clk_BUFGP         |   0.000|
insD<23>    |    5.602(R)|clk_BUFGP         |   0.000|
insD<24>    |    5.629(R)|clk_BUFGP         |   0.000|
insD<25>    |    5.610(R)|clk_BUFGP         |   0.000|
insD<26>    |    5.630(R)|clk_BUFGP         |   0.000|
insD<27>    |    5.623(R)|clk_BUFGP         |   0.000|
insD<28>    |    5.602(R)|clk_BUFGP         |   0.000|
insD<29>    |    5.586(R)|clk_BUFGP         |   0.000|
insD<30>    |    5.628(R)|clk_BUFGP         |   0.000|
insD<31>    |    5.585(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Sun Jun 05 10:53:15 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 125 MB



