model: hdsocv1_evalr2
features:
  adc2mv: true
  dac_sweep: true
  ext_dac: true
  pedestals: true
  threshold_scan: true
  tia_dac: true
  timing_calibration: false
  naludaq_rs: true
params:
  chanmask: 0x3f
  channels: 32
  chanshift: 0x0
  clock_file: Si5341-RevD-HDSoC_31_25SYSclk_15_625SSTclk_400GccClk_156_25TxClk_31_25TxDivClk-Registers.txt
  connections:
    - serial
    - d2xx
    - udp
  si5341_address: 0xEE
  default_baud:
    115200: 826
  default_baudrate: 115200
  default_clock: 100000000.0
  default_divider: 826
  default_trigger_value: 1
  trigger:
    max_vref: 2500
    min_vref: 0
    ref_bits: 4
    val_bits: 8
    min_counts: 1
    max_counts: 255
  threshold_scan:
    low_ref: 0
    high_ref: 15
    start: 1
    stop: 255
    stepsize: 5
    units: mv
  ext_dac:
    chip: dac7578
    max_mv: 2500
    max_counts: 4095
    channels:
      0..31: 1804
    address_mapping:
      0..7: 0x49
      8..15: 0x4A
      16..23: 0x48
      24..31: 0x4B
    channel_mapping:
      0, 14, 17, 31: 1
      1, 15, 16, 30: 0
      2, 12, 19, 29: 3
      3, 13, 18, 28: 2
      4, 10, 21, 27: 5
      5, 11, 20, 26: 4
      6, 8, 23, 25: 7
      7, 9, 22, 24: 6
  headers: 4
  i2c:
    max_command_words: 4
    max_response_words: 4
  max_numwinds: 400000
  minimum_firmware_version: 938
  new_firmware: True
  numregs: 64
  pedestals_blocks: 16
  peripherals:
    fpga_voltage:
      chan: 1
      addr: 0x4C # 7-bit
    chip_voltage:
      chan: 4
      addr: 0x4C # 7-bit
    board_voltage:
      chan: vcc
      addr: 0x4C # 7-bit
    vadjn_left:
      chan: 1
      addr: 0xD8
      bits: 16
      gain: 1
    vadjp_left:
      chan: 0
      addr: 0xD8
      bits: 16
      gain: 1
    vadjn_right:
      chan: 2
      addr: 0xD8
      bits: 16
      gain: 1
    vadjp_right:
      chan: 3
      addr: 0xD8
      bits: 16
      gain: 1
  possible_bauds:
    115200: 868
    2000000: 50
    # 691200: 8
    # 1041667: 5
  resolution: 12
  samples: 32
  samplingrate: 1000000000
  stop_word: FA5A
  register_stop_word: CAFE
  tia_dac:
    max_vref: 2500
    min_vref: 0
    ref_bits: 4
    val_bits: 8
  wait: AE000001
  wbias: 2000
  windmask: 1022
  windows: 62
registers:
  analog_registers:
    # West Analog
    tia_dac_0:
      address: 0x00
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 0'
      readwrite: rw
      value: 0
    trigger_threshold_0:
      address: 0x01
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 0'
      readwrite: rw
      value: 0
    trigger_offset_0:
      address: 0x02
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 0'
      readwrite: rw
      value: 0
    bufbias_bias_0:
      address: 0x03
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 0'
      readwrite: rw
      value: 1
    tia_dac_1:
      address: 0x04
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 1'
      readwrite: rw
      value: 0
    trigger_threshold_1:
      address: 0x05
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 1'
      readwrite: rw
      value: 0
    trigger_offset_1:
      address: 0x06
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 1'
      readwrite: rw
      value: 0
    bufbias_bias_1:
      address: 0x07
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 1'
      readwrite: rw
      value: 1
    tia_dac_2:
      address: 0x08
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 2'
      readwrite: rw
      value: 0
    trigger_threshold_2:
      address: 0x09
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 2'
      readwrite: rw
      value: 0
    trigger_offset_2:
      address: 0x0A
      bitposition: 0
      bitwidth: 12
      description: 'TRGOFS Channel 2'
      readwrite: rw
      value: 0
    bufbias_bias_2:
      address: 0x0B
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 2'
      readwrite: rw
      value: 1
    tia_dac_3:
      address: 0x0C
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 3'
      readwrite: rw
      value: 0
    trigger_threshold_3:
      address: 0x0D
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 3'
      readwrite: rw
      value: 0
    trigger_offset_3:
      address: 0x0E
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 3'
      readwrite: rw
      value: 0
    bufbias_bias_3:
      address: 0x0F
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 3'
      readwrite: rw
      value: 1
    tia_dac_4:
      address: 0x10
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 4'
      readwrite: rw
      value: 0
    trigger_threshold_4:
      address: 0x11
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 4'
      readwrite: rw
      value: 0
    trigger_offset_4:
      address: 0x12
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 4'
      readwrite: rw
      value: 0
    bufbias_bias_4:
      address: 0x13
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 4'
      readwrite: rw
      value: 1
    tia_dac_5:
      address: 0x14
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 5'
      readwrite: rw
      value: 0
    trigger_threshold_5:
      address: 0x15
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 5'
      readwrite: rw
      value: 0
    trigger_offset_5:
      address: 0x16
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 5'
      readwrite: rw
      value: 0
    bufbias_bias_5:
      address: 0x17
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 5'
      readwrite: rw
      value: 1
    tia_dac_6:
      address: 0x18
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 6'
      readwrite: rw
      value: 0
    trigger_threshold_6:
      address: 0x19
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 6'
      readwrite: rw
      value: 0
    trigger_offset_6:
      address: 0x1A
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 6'
      readwrite: rw
      value: 0
    bufbias_bias_6:
      address: 0x1B
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 6'
      readwrite: rw
      value: 1
    tia_dac_7:
      address: 0x1C
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 7'
      readwrite: rw
      value: 0
    trigger_threshold_7:
      address: 0x1D
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 7'
      readwrite: rw
      value: 0
    trigger_offset_7:
      address: 0x1E
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 7'
      readwrite: rw
      value: 0
    bufbias_bias_7:
      address: 0x1F
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 7'
      readwrite: rw
      value: 1
    tia_dac_8:
      address: 0x20
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 8'
      readwrite: rw
      value: 0
    trigger_threshold_8:
      address: 0x21
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 8'
      readwrite: rw
      value: 0
    trigger_offset_8:
      address: 0x22
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 8'
      readwrite: rw
      value: 0
    bufbias_bias_8:
      address: 0x23
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 8'
      readwrite: rw
      value: 1
    tia_dac_9:
      address: 0x24
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 9'
      readwrite: rw
      value: 0
    trigger_threshold_9:
      address: 0x25
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 9'
      readwrite: rw
      value: 0
    trigger_offset_9:
      address: 0x26
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 9'
      readwrite: rw
      value: 0
    bufbias_bias_9:
      address: 0x27
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 9'
      readwrite: rw
      value: 1
    tia_dac_10:
      address: 0x28
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 10'
      readwrite: rw
      value: 0
    trigger_threshold_10:
      address: 0x29
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 10'
      readwrite: rw
      value: 0
    trigger_offset_10:
      address: 0x2A
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 10'
      readwrite: rw
      value: 0
    bufbias_bias_10:
      address: 0x2B
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 10'
      readwrite: rw
      value: 1
    tia_dac_11:
      address: 0x2C
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 11'
      readwrite: rw
      value: 0
    trigger_threshold_11:
      address: 0x2D
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 11'
      readwrite: rw
      value: 0
    trigger_offset_11:
      address: 0x2E
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 11'
      readwrite: rw
      value: 0
    bufbias_bias_11:
      address: 0x2F
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 11'
      readwrite: rw
      value: 1
    tia_dac_12:
      address: 0x30
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 12'
      readwrite: rw
      value: 0
    trigger_threshold_12:
      address: 0x31
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 12'
      readwrite: rw
      value: 0
    trigger_offset_12:
      address: 0x32
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 12'
      readwrite: rw
      value: 0
    bufbias_bias_12:
      address: 0x33
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 12'
      readwrite: rw
      value: 1
    tia_dac_13:
      address: 0x34
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 13'
      readwrite: rw
      value: 0
    trigger_threshold_13:
      address: 0x35
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 13'
      readwrite: rw
      value: 0
    trigger_offset_13:
      address: 0x36
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 13'
      readwrite: rw
      value: 0
    bufbias_bias_13:
      address: 0x37
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 13'
      readwrite: rw
      value: 1
    tia_dac_14:
      address: 0x38
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 14'
      readwrite: rw
      value: 0
    trigger_threshold_14:
      address: 0x39
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 14'
      readwrite: rw
      value: 0
    trigger_offset_14:
      address: 0x3A
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 14'
      readwrite: rw
      value: 0
    bufbias_bias_14:
      address: 0x3B
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 14'
      readwrite: rw
      value: 1
    tia_dac_15:
      address: 0x3C
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 15'
      readwrite: rw
      value: 0
    trigger_threshold_15:
      address: 0x3D
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 15'
      readwrite: rw
      value: 0
    trigger_offset_15:
      address: 0x3E
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 15'
      readwrite: rw
      value: 0
    bufbias_bias_15:
      address: 0x3F
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 15'
      readwrite: rw
      value: 1
    sub_ref_neg_sb_left_trigger:
      address: 0x40
      bitposition: 0
      bitwidth: 4
      description: 'Lower level of the subrange on the triggering reference voltage'
      readwrite: rw
      value: 0
    sub_ref_neg_sb_left_offset:
      address: 0x40
      bitposition: 4
      bitwidth: 4
      description: 'Lower level of the subrange on the trigger offset reference voltage'
      readwrite: rw
      value: 0
    sub_ref_neg_sb_left_tia:
      address: 0x40
      bitposition: 8
      bitwidth: 4
      description: 'Lower level of the subrange on the TIA reference voltage'
      readwrite: rw
      value: 0
    sub_ref_pos_sb_left_trigger:
      address: 0x41
      bitposition: 0
      bitwidth: 4
      description: 'Upper level of the subrange on the triggering reference voltage'
      readwrite: rw
      value: 15
    sub_ref_pos_sb_left_offset:
      address: 0x41
      bitposition: 4
      bitwidth: 4
      description: 'Upper level of the subrange on the trigger offset reference voltage'
      readwrite: rw
      value: 15
    sub_ref_pos_sb_left_tia:
      address: 0x41
      bitposition: 8
      bitwidth: 4
      description: 'Upper level of the subrange on the TIA reference voltage'
      readwrite: rw
      value: 15
    tsel_left:
      address: 0x42
      bitposition: 11
      bitwidth: 1
      description: 'TSEL Left'
      readwrite: rw
      value: 0
    tsgn_left:
      address: 0x42
      bitposition: 10
      bitwidth: 1
      description: 'TSGN Left'
      readwrite: rw
      value: 0
    ntia_left:
      address: 0x42
      bitposition: 9
      bitwidth: 1
      description: 'nTIA Enable Left'
      readwrite: rw
      value: 1
    ch_0_en:
      address: 0x43
      bitposition: 1
      bitwidth: 1
      description: 'Channel 0 enable'
      readwrite: rw
      value: 1
    ch_1_en:
      address: 0x43
      bitposition: 3
      bitwidth: 1
      description: 'Channel 1 enable'
      readwrite: rw
      value: 1
    ch_2_en:
      address: 0x43
      bitposition: 5
      bitwidth: 1
      description: 'Channel 2 enable'
      readwrite: rw
      value: 1
    ch_3_en:
      address: 0x43
      bitposition: 7
      bitwidth: 1
      description: 'Channel 3 enable'
      readwrite: rw
      value: 1
    ch_4_en:
      address: 0x43
      bitposition: 9
      bitwidth: 1
      description: 'Channel 4 enable'
      readwrite: rw
      value: 1
    ch_5_en:
      address: 0x43
      bitposition: 11
      bitwidth: 1
      description: 'Channel 5 enable'
      readwrite: rw
      value: 1
    ch_6_en:
      address: 0x42
      bitposition: 1
      bitwidth: 1
      description: 'Channel 6 enable'
      readwrite: rw
      value: 1
    ch_7_en:
      address: 0x42
      bitposition: 3
      bitwidth: 1
      description: 'Channel 7 enable'
      readwrite: rw
      value: 1
    ch_8_en:
      address: 0x42
      bitposition: 5
      bitwidth: 1
      description: 'Channel 8 enable'
      readwrite: rw
      value: 1
    ch_9_en:
      address: 0x42
      bitposition: 7
      bitwidth: 1
      description: 'Channel 9 enable'
      readwrite: rw
      value: 1
    ch_10_en:
      address: 0x44
      bitposition: 1
      bitwidth: 1
      description: 'Channel 10 enable'
      readwrite: rw
      value: 1
    ch_11_en:
      address: 0x44
      bitposition: 3
      bitwidth: 1
      description: 'Channel 11 enable'
      readwrite: rw
      value: 1
    ch_12_en:
      address: 0x44
      bitposition: 5
      bitwidth: 1
      description: 'Channel 12 enable'
      readwrite: rw
      value: 1
    ch_13_en:
      address: 0x44
      bitposition: 7
      bitwidth: 1
      description: 'Channel 13 enable'
      readwrite: rw
      value: 1
    ch_14_en:
      address: 0x44
      bitposition: 9
      bitwidth: 1
      description: 'Channel 14 enable'
      readwrite: rw
      value: 1
    ch_15_en:
      address: 0x44
      bitposition: 11
      bitwidth: 1
      description: 'Channel 15 enable'
      readwrite: rw
      value: 1
    ch_0_isel_en:
      address: 0x43
      bitposition: 0
      bitwidth: 1
      description: 'Channel 0 ISEL enable'
      readwrite: rw
      value: 1
    ch_1_isel_en:
      address: 0x43
      bitposition: 2
      bitwidth: 1
      description: 'Channel 1 ISEL enable'
      readwrite: rw
      value: 1
    ch_2_isel_en:
      address: 0x43
      bitposition: 4
      bitwidth: 1
      description: 'Channel 2 ISEL enable'
      readwrite: rw
      value: 1
    ch_3_isel_en:
      address: 0x43
      bitposition: 6
      bitwidth: 1
      description: 'Channel 3 ISEL enable'
      readwrite: rw
      value: 1
    ch_4_isel_en:
      address: 0x43
      bitposition: 8
      bitwidth: 1
      description: 'Channel 4 ISEL enable'
      readwrite: rw
      value: 1
    ch_5_isel_en:
      address: 0x43
      bitposition: 10
      bitwidth: 1
      description: 'Channel 5 ISEL enable'
      readwrite: rw
      value: 1
    ch_6_isel_en:
      address: 0x42
      bitposition: 0
      bitwidth: 1
      description: 'Channel 6 ISEL enable'
      readwrite: rw
      value: 1
    ch_7_isel_en:
      address: 0x42
      bitposition: 2
      bitwidth: 1
      description: 'Channel 7 ISEL enable'
      readwrite: rw
      value: 1
    ch_8_isel_en:
      address: 0x42
      bitposition: 4
      bitwidth: 1
      description: 'Channel 8 ISEL enable'
      readwrite: rw
      value: 1
    ch_9_isel_en:
      address: 0x42
      bitposition: 6
      bitwidth: 1
      description: 'Channel 9 ISEL enable'
      readwrite: rw
      value: 1
    ch_10_isel_en:
      address: 0x44
      bitposition: 0
      bitwidth: 1
      description: 'Channel 10 ISEL enable'
      readwrite: rw
      value: 1
    ch_11_isel_en:
      address: 0x44
      bitposition: 2
      bitwidth: 1
      description: 'Channel 11 ISEL enable'
      readwrite: rw
      value: 1
    ch_12_isel_en:
      address: 0x44
      bitposition: 4
      bitwidth: 1
      description: 'Channel 12 ISEL enable'
      readwrite: rw
      value: 1
    ch_13_isel_en:
      address: 0x44
      bitposition: 6
      bitwidth: 1
      description: 'Channel 13 ISEL enable'
      readwrite: rw
      value: 1
    ch_14_isel_en:
      address: 0x44
      bitposition: 8
      bitwidth: 1
      description: 'Channel 14 ISEL enable'
      readwrite: rw
      value: 1
    ch_15_isel_en:
      address: 0x44
      bitposition: 10
      bitwidth: 1
      description: 'Channel 15 enable'
      readwrite: rw
      value: 1
    vadjn_left:
      address: 0x45
      bitposition: 0
      bitwidth: 12
      description: 'VadjN'
      readwrite: rw
      value: 1000
    vanbuf_left:
      address: 0x46
      bitposition: 0
      bitwidth: 12
      description: 'VANBUFF'
      readwrite: rw
      value: 1000
    vadjp_left:
      address: 0x47
      bitposition: 0
      bitwidth: 12
      description: 'VadjP'
      readwrite: rw
      value: 1000
    vapbuf_left:
      address: 0x48
      bitposition: 0
      bitwidth: 12
      description: 'VAPBUFF'
      readwrite: rw
      value: 1000
    sstoutfb_left:
      address: 0x49
      bitposition: 0
      bitwidth: 12
      description: 'SSTOUT_FB'
      readwrite: rw
      value: 62
    sspin_le_left:
      address: 0x4A
      bitposition: 0
      bitwidth: 12
      description: 'SSPin_LE'
      readwrite: rw
      value: 58
    sspin_te_left:
      address: 0x4B
      bitposition: 0
      bitwidth: 12
      description: 'SSPin_TE'
      readwrite: rw
      value: 20
    wrstrb1_le_left:
      address: 0x4C
      bitposition: 0
      bitwidth: 12
      description: 'WRSTRB1_LE'
      readwrite: rw
      value: 44
    wrstrb1_te_left:
      address: 0x4D
      bitposition: 0
      bitwidth: 12
      description: 'WRSTRB1_TE'
      readwrite: rw
      value: 57
    wrstrb2_le_left:
      address: 0x4E
      bitposition: 0
      bitwidth: 12
      description: 'WRSTRB2_LE'
      readwrite: rw
      value: 8
    wrstrb2_te_left:
      address: 0x4F
      bitposition: 0
      bitwidth: 12
      description: 'WRSTRB2_TE'
      readwrite: rw
      value: 21
    sst_to_digital_left:
      address: 0x50
      bitposition: 0
      bitwidth: 12
      description: 'SST_TO_DIGITAL'
      readwrite: rw
      value: 63
    qbias_left:
      address: 0x51
      bitposition: 0
      bitwidth: 12
      description: 'QBIAS'
      readwrite: rw
      value: 0
    qbiasbuf_left:
      address: 0x52
      bitposition: 0
      bitwidth: 12
      description: 'QBIASBUFF'
      readwrite: rw
      value: 1000
    timing_6_left:
      address: 0x53
      bitposition: 0
      bitwidth: 12
      description: 'timing gen reg left (MONT)'
      readwrite: rw
      value: 3
    channel_wbias_source_left:
      address: 0x54
      bitposition: 0
      bitwidth: 12
      description: 'channel WBIAS source left'
      readwrite: rw
      value: 1024
    channel_bias_bias_left:
      address: 0x55
      bitposition: 0
      bitwidth: 12
      description: 'bias for local DAC buffers'
      readwrite: rw
      value: 1000
    scvbias_left:
      address: 0x56
      bitposition: 0
      bitwidth: 12
      description: 'scvbias left'
      readwrite: rw
      value: 3003
    scvstab_left:
      address: 0x57
      bitposition: 0
      bitwidth: 12
      description: 'scvstab left'
      readwrite: rw
      value: 1000
    ts_left:
      address: 0x77
      bitposition: 0
      bitwidth: 12
      description: '(aka TS_PCLK_out)'
      readwrite: rw
      value: 0
    channel_dac_bias_left:
      address: 0x78
      bitposition: 0
      bitwidth: 12
      description: 'bias for channel DACs (within HS)'
      readwrite: rw
      value: 1000
    channel_dac_bias_bias_left:
      address: 0x79
      bitposition: 0
      bitwidth: 12
      description: 'bias for channel DAC buffer (only within HS)'
      readwrite: rw
      value: 1000
    cmpbias_left:
      address: 0x7A
      bitposition: 0
      bitwidth: 12
      description: 'DAC for comparators'
      readwrite: rw
      value: 1000
    pubias_left:
      address: 0x7B
      bitposition: 0
      bitwidth: 12
      description: 'DAC for pull up bias (left channels)'
      readwrite: rw
      value: 3112
    cmpbias2_left:
      address: 0x7C
      bitposition: 0
      bitwidth: 12
      description: 'DAC for cmpbias2 for left channels'
      readwrite: rw
      value: 737
    isel_left:
      address: 0x7D
      bitposition: 0
      bitwidth: 12
      description: 'DAC for ISEL for left channels'
      readwrite: rw
      value: 2570
    ref_output_bias_left:
      address: 0x7E
      bitposition: 0
      bitwidth: 12
      description: 'bias for subraning DACs'
      readwrite: rw
      value: 1000
    ref_output_bias_bias_left:
      address: 0x7F
      bitposition: 0
      bitwidth: 12
      description: "bias for subranging DAC buffer's buffer"
      readwrite: rw
      value: 1000
    # Right Analog
    tia_dac_16:
      address: 0x80
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 16'
      readwrite: rw
      value: 0
    trigger_threshold_16:
      address: 0x81
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 16'
      readwrite: rw
      value: 0
    trigger_offset_16:
      address: 0x82
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 16'
      readwrite: rw
      value: 0
    bufbias_bias_16:
      address: 0x83
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 16'
      readwrite: rw
      value: 1
    tia_dac_17:
      address: 0x84
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 17'
      readwrite: rw
      value: 0
    trigger_threshold_17:
      address: 0x85
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 17'
      readwrite: rw
      value: 0
    trigger_offset_17:
      address: 0x86
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 17'
      readwrite: rw
      value: 0
    bufbias_bias_17:
      address: 0x87
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 17'
      readwrite: rw
      value: 1
    tia_dac_18:
      address: 0x88
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 18'
      readwrite: rw
      value: 0
    trigger_threshold_18:
      address: 0x89
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 18'
      readwrite: rw
      value: 0
    trigger_offset_18:
      address: 0x8A
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 18'
      readwrite: rw
      value: 0
    bufbias_bias_18:
      address: 0x8B
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 18'
      readwrite: rw
      value: 1
    tia_dac_19:
      address: 0x8C
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 19'
      readwrite: rw
      value: 0
    trigger_threshold_19:
      address: 0x8D
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 19'
      readwrite: rw
      value: 0
    trigger_offset_19:
      address: 0x8E
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 19'
      readwrite: rw
      value: 0
    bufbias_bias_19:
      address: 0x8F
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 19'
      readwrite: rw
      value: 1
    tia_dac_20:
      address: 0x90
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 20'
      readwrite: rw
      value: 0
    trigger_threshold_20:
      address: 0x91
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 20'
      readwrite: rw
      value: 0
    trigger_offset_20:
      address: 0x92
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 20'
      readwrite: rw
      value: 0
    bufbias_bias_20:
      address: 0x93
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 20'
      readwrite: rw
      value: 1
    tia_dac_21:
      address: 0x94
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 21'
      readwrite: rw
      value: 0
    trigger_threshold_21:
      address: 0x95
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 21'
      readwrite: rw
      value: 0
    trigger_offset_21:
      address: 0x96
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 21'
      readwrite: rw
      value: 0
    bufbias_bias_21:
      address: 0x97
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 21'
      readwrite: rw
      value: 1
    tia_dac_22:
      address: 0x98
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 22'
      readwrite: rw
      value: 0
    trigger_threshold_22:
      address: 0x99
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 22'
      readwrite: rw
      value: 0
    trigger_offset_22:
      address: 0x9A
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 22'
      readwrite: rw
      value: 0
    bufbias_bias_22:
      address: 0x9B
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 22'
      readwrite: rw
      value: 1
    tia_dac_23:
      address: 0x9C
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 23'
      readwrite: rw
      value: 0
    trigger_threshold_23:
      address: 0x9D
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 23'
      readwrite: rw
      value: 0
    trigger_offset_23:
      address: 0x9E
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 23'
      readwrite: rw
      value: 0
    bufbias_bias_23:
      address: 0x9F
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 23'
      readwrite: rw
      value: 1
    tia_dac_24:
      address: 0xA0
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 24'
      readwrite: rw
      value: 0
    trigger_threshold_24:
      address: 0xA1
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 24'
      readwrite: rw
      value: 0
    trigger_offset_24:
      address: 0xA2
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 24'
      readwrite: rw
      value: 0
    bufbias_bias_24:
      address: 0xA3
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 24'
      readwrite: rw
      value: 1
    tia_dac_25:
      address: 0xA4
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 25'
      readwrite: rw
      value: 0
    trigger_threshold_25:
      address: 0xA5
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 25'
      readwrite: rw
      value: 0
    trigger_offset_25:
      address: 0xA6
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 25'
      readwrite: rw
      value: 0
    bufbias_bias_25:
      address: 0xA7
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 25'
      readwrite: rw
      value: 1
    tia_dac_26:
      address: 0xA8
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 26'
      readwrite: rw
      value: 0
    trigger_threshold_26:
      address: 0xA9
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 26'
      readwrite: rw
      value: 0
    trigger_offset_26:
      address: 0xAA
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 26'
      readwrite: rw
      value: 0
    bufbias_bias_26:
      address: 0xAB
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 26'
      readwrite: rw
      value: 1
    tia_dac_27:
      address: 0xAC
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 27'
      readwrite: rw
      value: 0
    trigger_threshold_27:
      address: 0xAD
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 27'
      readwrite: rw
      value: 0
    trigger_offset_27:
      address: 0xAE
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 27'
      readwrite: rw
      value: 0
    bufbias_bias_27:
      address: 0xAF
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 27'
      readwrite: rw
      value: 1
    tia_dac_28:
      address: 0xB0
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 28'
      readwrite: rw
      value: 0
    trigger_threshold_28:
      address: 0xB1
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 28'
      readwrite: rw
      value: 0
    trigger_offset_28:
      address: 0xB2
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 28'
      readwrite: rw
      value: 0
    bufbias_bias_28:
      address: 0xB3
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 28'
      readwrite: rw
      value: 1
    tia_dac_29:
      address: 0xB4
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 29'
      readwrite: rw
      value: 0
    trigger_threshold_29:
      address: 0xB5
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 29'
      readwrite: rw
      value: 0
    trigger_offset_29:
      address: 0xB6
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 29'
      readwrite: rw
      value: 0
    bufbias_bias_29:
      address: 0xB7
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 29'
      readwrite: rw
      value: 1
    tia_dac_30:
      address: 0xB8
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 30'
      readwrite: rw
      value: 0
    trigger_threshold_30:
      address: 0xB9
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 30'
      readwrite: rw
      value: 0
    trigger_offset_30:
      address: 0xBA
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 30'
      readwrite: rw
      value: 0
    bufbias_bias_30:
      address: 0xBB
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 30'
      readwrite: rw
      value: 1
    tia_dac_31:
      address: 0xBC
      bitposition: 0
      bitwidth: 8
      description: 'TIA_DAC Channel 31'
      readwrite: rw
      value: 0
    trigger_threshold_31:
      address: 0xBD
      bitposition: 0
      bitwidth: 8
      description: 'TRGTHR Channel 31'
      readwrite: rw
      value: 0
    trigger_offset_31:
      address: 0xBE
      bitposition: 0
      bitwidth: 8
      description: 'TRGOFS Channel 31'
      readwrite: rw
      value: 0
    bufbias_bias_31:
      address: 0xBF
      bitposition: 0
      bitwidth: 12
      description: 'BUFBIAS_BIAS Channel 31'
      readwrite: rw
      value: 1
    sub_ref_neg_sb_right_trigger:
      address: 0xC0
      bitposition: 0
      bitwidth: 4
      description: 'Lower level of the subrange on the triggering reference voltage'
      readwrite: rw
      value: 0
    sub_ref_neg_sb_right_offset:
      address: 0xC0
      bitposition: 4
      bitwidth: 4
      description: 'Lower level of the subrange on the trigger offset reference voltage'
      readwrite: rw
      value: 0
    sub_ref_neg_sb_right_tia:
      address: 0xC0
      bitposition: 8
      bitwidth: 4
      description: 'Lower level of the subrange on the TIA reference voltage'
      readwrite: rw
      value: 0
    sub_ref_pos_sb_right_trigger:
      address: 0xC1
      bitposition: 0
      bitwidth: 4
      description: 'Upper level of the subrange on the triggering reference voltage'
      readwrite: rw
      value: 15
    sub_ref_pos_sb_right_offset:
      address: 0xC1
      bitposition: 4
      bitwidth: 4
      description: 'Upper level of the subrange on the trigger offset reference voltage'
      readwrite: rw
      value: 15
    sub_ref_pos_sb_right_tia:
      address: 0xC1
      bitposition: 8
      bitwidth: 4
      description: 'Upper level of the subrange on the TIA reference voltage'
      readwrite: rw
      value: 15
    tsel_right:
      address: 0xC2
      bitposition: 11
      bitwidth: 1
      description: 'TSEL Right'
      readwrite: rw
      value: 0
    tsgn_right:
      address: 0xC2
      bitposition: 10
      bitwidth: 1
      description: 'TSGN Right'
      readwrite: rw
      value: 0
    ntia_right:
      address: 0xC2
      bitposition: 9
      bitwidth: 1
      description: 'nTIA Enable Right'
      readwrite: rw
      value: 1
    ch_16_en:
      address: 0xC3
      bitposition: 1
      bitwidth: 1
      description: 'Channel 16 enable'
      readwrite: rw
      value: 1
    ch_17_en:
      address: 0xC3
      bitposition: 3
      bitwidth: 1
      description: 'Channel 17 enable'
      readwrite: rw
      value: 1
    ch_18_en:
      address: 0xC3
      bitposition: 5
      bitwidth: 1
      description: 'Channel 18 enable'
      readwrite: rw
      value: 1
    ch_19_en:
      address: 0xC3
      bitposition: 7
      bitwidth: 1
      description: 'Channel 19 enable'
      readwrite: rw
      value: 1
    ch_20_en:
      address: 0xC3
      bitposition: 9
      bitwidth: 1
      description: 'Channel 20 enable'
      readwrite: rw
      value: 1
    ch_21_en:
      address: 0xC3
      bitposition: 11
      bitwidth: 1
      description: 'Channel 21 enable'
      readwrite: rw
      value: 1
    ch_22_en:
      address: 0xC2
      bitposition: 1
      bitwidth: 1
      description: 'Channel 22 enable'
      readwrite: rw
      value: 1
    ch_23_en:
      address: 0xC2
      bitposition: 3
      bitwidth: 1
      description: 'Channel 23 enable'
      readwrite: rw
      value: 1
    ch_24_en:
      address: 0xC2
      bitposition: 5
      bitwidth: 1
      description: 'Channel 24 enable'
      readwrite: rw
      value: 1
    ch_25_en:
      address: 0xC2
      bitposition: 7
      bitwidth: 1
      description: 'Channel 25 enable'
      readwrite: rw
      value: 1
    ch_26_en:
      address: 0xC4
      bitposition: 1
      bitwidth: 1
      description: 'Channel 26 enable'
      readwrite: rw
      value: 1
    ch_27_en:
      address: 0xC4
      bitposition: 3
      bitwidth: 1
      description: 'Channel 27 enable'
      readwrite: rw
      value: 1
    ch_28_en:
      address: 0xC4
      bitposition: 5
      bitwidth: 1
      description: 'Channel 28 enable'
      readwrite: rw
      value: 1
    ch_29_en:
      address: 0xC4
      bitposition: 7
      bitwidth: 1
      description: 'Channel 29 enable'
      readwrite: rw
      value: 1
    ch_30_en:
      address: 0xC4
      bitposition: 9
      bitwidth: 1
      description: 'Channel 30 enable'
      readwrite: rw
      value: 1
    ch_31_en:
      address: 0xC4
      bitposition: 11
      bitwidth: 1
      description: 'Channel 31 enable'
      readwrite: rw
      value: 1
    ch_16_isel_en:
      address: 0xC3
      bitposition: 0
      bitwidth: 1
      description: 'Channel 16 ISEL enable'
      readwrite: rw
      value: 1
    ch_17_isel_en:
      address: 0xC3
      bitposition: 2
      bitwidth: 1
      description: 'Channel 17 ISEL enable'
      readwrite: rw
      value: 1
    ch_18_isel_en:
      address: 0xC3
      bitposition: 4
      bitwidth: 1
      description: 'Channel 18 ISEL enable'
      readwrite: rw
      value: 1
    ch_19_isel_en:
      address: 0xC3
      bitposition: 6
      bitwidth: 1
      description: 'Channel 19 ISEL enable'
      readwrite: rw
      value: 1
    ch_20_isel_en:
      address: 0xC3
      bitposition: 8
      bitwidth: 1
      description: 'Channel 20 ISEL enable'
      readwrite: rw
      value: 1
    ch_21_isel_en:
      address: 0xC3
      bitposition: 10
      bitwidth: 1
      description: 'Channel 21 ISEL enable'
      readwrite: rw
      value: 1
    ch_22_isel_en:
      address: 0xC2
      bitposition: 0
      bitwidth: 1
      description: 'Channel 22 ISEL enable'
      readwrite: rw
      value: 1
    ch_23_isel_en:
      address: 0xC2
      bitposition: 2
      bitwidth: 1
      description: 'Channel 23 ISEL enable'
      readwrite: rw
      value: 1
    ch_24_isel_en:
      address: 0xC2
      bitposition: 4
      bitwidth: 1
      description: 'Channel 24 ISEL enable'
      readwrite: rw
      value: 1
    ch_25_isel_en:
      address: 0xC2
      bitposition: 6
      bitwidth: 1
      description: 'Channel 25 ISEL enable'
      readwrite: rw
      value: 1
    ch_26_isel_en:
      address: 0xC4
      bitposition: 0
      bitwidth: 1
      description: 'Channel 26 ISEL enable'
      readwrite: rw
      value: 1
    ch_27_isel_en:
      address: 0xC4
      bitposition: 2
      bitwidth: 1
      description: 'Channel 27 ISEL enable'
      readwrite: rw
      value: 1
    ch_28_isel_en:
      address: 0xC4
      bitposition: 4
      bitwidth: 1
      description: 'Channel 28 ISEL enable'
      readwrite: rw
      value: 1
    ch_29_isel_en:
      address: 0xC4
      bitposition: 6
      bitwidth: 1
      description: 'Channel 29 ISEL enable'
      readwrite: rw
      value: 1
    ch_30_isel_en:
      address: 0xC4
      bitposition: 8
      bitwidth: 1
      description: 'Channel 30 ISEL enable'
      readwrite: rw
      value: 1
    ch_31_isel_en:
      address: 0xC4
      bitposition: 10
      bitwidth: 1
      description: 'Channel 31 enable'
      readwrite: rw
      value: 1
    vadjn_right:
      address: 0xC5
      bitposition: 0
      bitwidth: 12
      description: 'VadjN'
      readwrite: rw
      value: 1000
    vanbuf_right:
      address: 0xC6
      bitposition: 0
      bitwidth: 12
      description: 'VANBUFF'
      readwrite: rw
      value: 1000
    vadjp_right:
      address: 0xC7
      bitposition: 0
      bitwidth: 12
      description: 'VadjP'
      readwrite: rw
      value: 1000
    vapbuf_right:
      address: 0xC8
      bitposition: 0
      bitwidth: 12
      description: 'VAPBUFF'
      readwrite: rw
      value: 1000
    sstoutfb_right:
      address: 0xC9
      bitposition: 0
      bitwidth: 12
      description: 'SSTOUT_FB'
      readwrite: rw
      value: 63
    sspin_le_right:
      address: 0xCA
      bitposition: 0
      bitwidth: 12
      description: 'SSPin_LE'
      readwrite: rw
      value: 59
    sspin_te_right:
      address: 0xCB
      bitposition: 0
      bitwidth: 12
      description: 'SSPin_TE'
      readwrite: rw
      value: 20
    wrstrb1_le_right:
      address: 0xCC
      bitposition: 0
      bitwidth: 12
      description: 'WRSTRB1_LE'
      readwrite: rw
      value: 46
    wrstrb1_te_right:
      address: 0xCD
      bitposition: 0
      bitwidth: 12
      description: 'WRSTRB1_TE'
      readwrite: rw
      value: 59
    wrstrb2_le_right:
      address: 0xCE
      bitposition: 0
      bitwidth: 12
      description: 'WRSTRB2_LE'
      readwrite: rw
      value: 10
    wrstrb2_te_right:
      address: 0xCF
      bitposition: 0
      bitwidth: 12
      description: 'WRSTRB2_TE'
      readwrite: rw
      value: 23
    sst_to_digital_right:
      address: 0xD0
      bitposition: 0
      bitwidth: 12
      description: 'SST_TO_DIGITAL'
      readwrite: rw
      value: 63
    qbias_right:
      address: 0xD1
      bitposition: 0
      bitwidth: 12
      description: 'QBIAS'
      readwrite: rw
      value: 0
    qbiasbuf_right:
      address: 0xD2
      bitposition: 0
      bitwidth: 12
      description: 'QBIASBUFF'
      readwrite: rw
      value: 1000
    timing_6_right:
      address: 0xD3
      bitposition: 0
      bitwidth: 12
      description: '5 LSB used, see: [monT_S<3:0>, ts_reg_out] = Q<0:4>; TS_REG_OUT enables external or internal bias for TIA test struture'
      readwrite: rw
      value: 3
    channel_wbias_source_right:
      address: 0xD4
      bitposition: 0
      bitwidth: 12
      description: 'Wbias for channels (shared along side)'
      readwrite: rw
      value: 1024
    channel_bias_bias_right:
      address: 0xD5
      bitposition: 0
      bitwidth: 12
      description: 'bias for local DAC buffers (all DAC buffers within side)'
      readwrite: rw
      value: 1000
    scvbias_right:
      address: 0xD6
      bitposition: 0
      bitwidth: 12
      description: 'SCVbias for right channels'
      readwrite: rw
      value: 3003
    scvstab_right:
      address: 0xD7
      bitposition: 0
      bitwidth: 12
      description: 'SCVbias for right channels'
      readwrite: rw
      value: 1000
    ts_right:
      address: 0xF7
      bitposition: 0
      bitwidth: 12
      description: 'NOT USED'
      readwrite: rw
      value: 0
    channel_dac_bias_right:
      address: 0xF8
      bitposition: 0
      bitwidth: 12
      description: 'bias for channel DACs (within HS)'
      readwrite: rw
      value: 1000
    channel_dac_bias_bias_right:
      address: 0xF9
      bitposition: 0
      bitwidth: 12
      description: 'bias for channel DAC buffer (only within HS)'
      readwrite: rw
      value: 1000
    cmpbias_right:
      address: 0xFA
      bitposition: 0
      bitwidth: 12
      description: 'DAC for comparators'
      readwrite: rw
      value: 1000
    pubias_right:
      address: 0xFB
      bitposition: 0
      bitwidth: 12
      description: 'DAC for pull up bias (right channels)'
      readwrite: rw
      value: 3112
    cmpbias2_right:
      address: 0xFC
      bitposition: 0
      bitwidth: 12
      description: 'DAC for cmpbias2 for right channels'
      readwrite: rw
      value: 737
    isel_right:
      address: 0xFD
      bitposition: 0
      bitwidth: 12
      description: 'DAC for ISEL for right channels'
      readwrite: rw
      value: 2570
    ref_output_bias_right:
      address: 0xFE
      bitposition: 0
      bitwidth: 12
      description: 'bias for subranging DACs'
      readwrite: rw
      value: 1000
    ref_output_bias_bias_right:
      address: 0xFF
      bitposition: 0
      bitwidth: 12
      description: "bias for subranging DAC buffer's buffer"
      readwrite: rw
      value: 1000

  digital_registers:
    scal0:
      address: 0x00
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal1:
      address: 0x01
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal2:
      address: 0x02
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal3:
      address: 0x03
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal4:
      address: 0x04
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal5:
      address: 0x05
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal6:
      address: 0x06
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal7:
      address: 0x07
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal8:
      address: 0x08
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal9:
      address: 0x09
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal10:
      address: 0x0A
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal11:
      address: 0x0B
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal12:
      address: 0x0C
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal13:
      address: 0x0D
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal14:
      address: 0x0E
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal15:
      address: 0x0F
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal16:
      address: 0x10
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal17:
      address: 0x11
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal18:
      address: 0x12
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal19:
      address: 0x13
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal20:
      address: 0x14
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal21:
      address: 0x15
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal22:
      address: 0x16
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal23:
      address: 0x17
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal24:
      address: 0x18
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal25:
      address: 0x19
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal26:
      address: 0x1A
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal27:
      address: 0x1B
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal28:
      address: 0x1C
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal29:
      address: 0x1D
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal30:
      address: 0x1E
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scal31:
      address: 0x1F
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: r
      value: 0
    scalmon_left:
      address: 0x20
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: rw
      value: 0
    scalmon_right:
      address: 0x21
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: rw
      value: 0
    scalhigh:
      address: 0x40
      bitposition: 0
      bitwidth: 12
      description: 'read-only scalers'
      readwrite: rw
      value: 0
    idconfig:
      address: 0x89
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 0
    regclr_bk:
      address: 0x8A
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 0
    regloadperiod_bk:
      address: 0x8B
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 2
    reglatchperiod_bk:
      address: 0x8C
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 3
    regwaitread:
      address: 0x8E
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 0
    chanmask0:
      address: 0xA0
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 0
    chanmask1:
      address: 0xA1
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 0
    chanmask2:
      address: 0xA2
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 0
    chanmask3:
      address: 0xA3
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 0
    streamingpattern0:
      address: 0xA4
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 0
    streamingpattern1:
      address: 0xA5
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 0
    streamingpattern2:
      address: 0xA6
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 0
    streamingpattern3:
      address: 0xA7
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 0
    selectchannel:
      address: 0xBF
      bitposition: 0
      bitwidth: 12
      description: 'Select specific channel to send digital setting, 32 is broadcast'
      readwrite: rw
      value: 32
    wraddrstart:
      address: 0xC0
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 0
    wraddrstop:
      address: 0xC1
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 30
    wraddrjunk:
      address: 0xC2
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 31
    writeaftertrig:
      address: 0xC3
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 20
    convertresetwait:
      address: 0xC4
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 1
    readoutlookback:
      address: 0xC5
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 8
    readoutwindows:
      address: 0xC6
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 8
    readoutchannels:
      address: 0xC7
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 60
    regclr_chan:
      address: 0xCA
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 0
    regloadperiod_chan:
      address: 0xCB
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 2
    reglatchperiod_chan:
      address: 0xCC
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 3
    regmisc: #miscreg ?
      address: 0xCD
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 1
    regwaitaddr:
      address: 0xCF
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 0
    writedelay:
      address: 0xD1
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 3
    regspeed:
      address: 0xD2
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 256
    wlcon:
      address: 0xD5
      bitposition: 0
      bitwidth: 12
      description: ''
      readwrite: rw
      value: 0
    dig_to_an:
      address: 0xDD
      bitposition: 0
      bitwidth: 4
      description: ''
      readwrite: rw
      value: 1
  control_registers:
    identifier:
      address: 0x00
      bitposition: 0
      bitwidth: 16
      description: '2-byte chip identifier'
      readwrite: r
      value: 19804
    version:
      address: 0x01
      bitposition: 0
      bitwidth: 16
      description: 'Firmware version'
      readwrite: r
      value: 0
    reg_data0:
      address: 0x02
      bitposition: 0
      bitwidth: 4
      description: 'Digital command register data bits 19 downto 16'
      readwrite: r
      value: 0
    reg_data1:
      address: 0x03
      bitposition: 0
      bitwidth: 16
      description: 'Digital command register data bits 15 downto 0'
      readwrite: r
      value: 0
    mode_sel:
      address: 0x02
      bitposition: 4
      bitwidth: 8
      description: 'Digital command mode data'
      readwrite: r
      value: 0
    iomode0:
      address: 0x04
      bitposition: 0
      bitwidth: 1
      description: 'analog and EN10b8b'
      readwrite: rw
      value: 1
    regclr:
      address: 0x04
      bitposition: 1
      bitwidth: 1
      description: 'HDSoC INREGCLR pin; resets digital control module, wave fifos, and digital serial rx/tx en'
      readwrite: rw
      value: 0
    pclk:
      address: 0x04
      bitposition: 2
      bitwidth: 1
      description: 'HDSoC DEBUG_PCLK pin (analog debug)'
      readwrite: rw
      value: 0
    nramp:
      address: 0x04
      bitposition: 5
      bitwidth: 1
      description: 'HDSoC DEBUG_NRAMP pin (analog debug)'
      readwrite: rw
      value: 0
    iomode1:
      address: 0x04
      bitposition: 6
      bitwidth: 1
      description: 'ASIC parallel (value = 0) or serial (value = 1) communication'
      readwrite: rw
      value: 0
    sysrst:
      address: 0x04
      bitposition: 9
      bitwidth: 1
      description: 'HDSoC SYSRST pin; resets digital control module, wave fifos, and digital serial rx/tx en'
      readwrite: rw
      value: 1
    exttrig:
      address: 0x04
      bitposition: 10
      bitwidth: 1
      description: 'HDSoC evtTrig_DEBUG_GCCClr pin; external trigger'
      readwrite: rw
      value: 0
    nrw:
      address: 0x04
      bitposition: 11
      bitwidth: 1
      description: 'HDSoC R_NW_parllel_DEBUG_RNW pin when in analog debug mode'
      readwrite: rw
      value: 0
    sel:
      address: 0x04
      bitposition: 12
      bitwidth: 1
      description: 'HDSoC SEL_parallel pin when in analog debug mode'
      readwrite: rw
      value: 0
    stopacq:
      address: 0x04
      bitposition: 13
      bitwidth: 1
      description: 'Stops digital control module from writing packet into wave fifos'
      readwrite: rw
      value: 0
    t_user:
      address: 0x04
      bitposition: 15
      bitwidth: 1
      description: 'HDSoC Data_IOT pin when in analog debug mode'
      readwrite: rw
      value: 0
    write_address:
      address: 0x05
      bitposition: 0
      bitwidth: 5
      description: 'HDSoC DEBUG_Write_Address bus'
      readwrite: rw
      value: 0
    loadwait:
      address: 0x07
      bitposition: 8
      bitwidth: 4
      description: 'number of sys_clk_2x cycles to wait before monitoring DATA_VALID from ASIC'
      readwrite: rw
      value: 15
    pclkwidth:
      address: 0x07
      bitposition: 12
      bitwidth: 4
      description: 'number of sys_clk_2x cycles per 12-bit data read/write operation'
      readwrite: rw
      value: 15
    numwinds:
      address: 0x08
      bitposition: 0
      bitwidth: 16
      description: 'manually-set number of packets to read from serial interface'
      readwrite: rw
      value: 1
    debug_data:
      address: 0x14
      bitposition: 0
      bitwidth: 12
      description: 'HDSoC Data when in analog debug mode'
      readwrite: rw
      value: 0
    debug_addr:
      address: 0x15
      bitposition: 0
      bitwidth: 10
      description: 'HDSoC ADDR when in analog debug mode'
      readwrite: rw
      value: 0
    idig_rst:
      address: 0x16
      bitposition: 9
      bitwidth: 1
      description: 'manual digital (control module) reset'
      readwrite: rw
      value: 0
    wave_fifo_rst:
      address: 0x16
      bitposition: 10
      bitwidth: 1
      description: 'manual wave fifo reset'
      readwrite: rw
      value: 0
    clk_sync:
      address: 0x17
      bitposition: 10
      bitwidth: 1
      description: 'SI5341A Sync'
      readwrite: rw
      value: 0
    clk_reset:
      address: 0x17
      bitposition: 7
      bitwidth: 1
      description: 'SI5341A Reset'
      readwrite: rw
      value: 0
    clk_oeb:
      address: 0x17
      bitposition: 6
      bitwidth: 1
      description: 'SI5341A OE_n'
      readwrite: rw
      value: 0
    clk_i2c_sel:
      address: 0x17
      bitposition: 5
      bitwidth: 1
      description: 'currently unused, but NaluDaq throws an error'
      readwrite: rw
      value: true
    clk1v8_en:
      address: 0x17
      bitposition: 4
      bitwidth: 1
      description: 'SI5341A 1.8V Enable'
      readwrite: rw
      value: False
    clk2v5_en:
      address: 0x17
      bitposition: 3
      bitwidth: 1
      description: 'SI5341A 2.5V Enable'
      readwrite: rw
      value: False
    3v3_i2c_en:
      address: 0x17
      bitposition: 2
      bitwidth: 1
      description: 'currently unused, but NaluDaq throws an error'
      readwrite: rw
      value: true
    1v2_en:
      address: 0x17
      bitposition: 1
      bitwidth: 1
      description: 'currently unused, but NaluDaq throws an error'
      readwrite: rw
      value: False
    2v5_en:
      address: 0x17
      bitposition: 0
      bitwidth: 1
      description: 'HDSoC 2.5V Enable'
      readwrite: rw
      value: False
    ser_rx_neg_pol:
      address: 0x19
      bitposition: 1
      bitwidth: 1
      description: 'digital serial receive negative polarity flag; currently unused'
      readwrite: rw
      value: 0
    ser_rx_crc_en:
      address: 0x19
      bitposition: 2
      bitwidth: 1
      description: 'digital serial receive CRC enable'
      readwrite: rw
      value: 0
    ser_rx_eof_en:
      address: 0x19
      bitposition: 3
      bitwidth: 1
      description: 'digital serial receive EOF enable'
      readwrite: rw
      value: 0
    ser_rx_div:
      address: 0x19
      bitposition: 4
      bitwidth: 4
      description: 'digital serial receive divider value; currently unused'
      readwrite: rw
      value: 0
    ser_tx_neg_pol:
      address: 0x19
      bitposition: 13
      bitwidth: 1
      description: 'digital serial transfer negative polarity flag; currently unused'
      readwrite: rw
      value: 0
    pedram_addr:
      address: 0x1D
      bitposition: 0
      bitwidth: 16
      description: 'currently unused'
      readwrite: rw
      value: 0
    pedram_data:
      address: 0x1E
      bitposition: 0
      bitwidth: 12
      description: 'currently unused'
      readwrite: rw
      value: 0
    analog_debug_disable:
      address: 0x1F
      bitposition: 0
      bitwidth: 1
      description: 'manual disable of analog debug functions; analog debug mode enabled when iomode0 = iomode1 = 0'
      readwrite: rw
      value: 0
    auto_numwinds_en:
      address: 0x20
      bitposition: 0
      bitwidth: 1
      description: 'enables automatic numwinds calculation based on digital commands and manual timeout value; currently unused'
      readwrite: rw
      value: 0
    timeout15_0:
      address: 0x21
      bitposition: 0
      bitwidth: 16
      description: 'lower 16 bits of timeout value; currently unused'
      readwrite: rw
      value: 0
    timeout31_16:
      address: 0x22
      bitposition: 0
      bitwidth: 16
      description: 'upper 16 bits of timeout value; currently unused'
      readwrite: rw
      value: 0
    eth_addr_sel:
      address: 0x28
      bitposition: 0
      bitwidth: 2
      description: 'enables manually set destination (bit 0) and source (bit 1) IP addresses'
      readwrite: rw
      value: 0
    eth_port_sel:
      address: 0x28
      bitposition: 2
      bitwidth: 2
      description: 'enables manually set destination (bit 0) and source (bit 1) UDP ports'
      readwrite: rw
      value: 0
    tx_mode:
      address: 0x28
      bitposition: 4
      bitwidth: 1
      description: 'selects ethernet (value = 1) or UART (value = 0) transmission'
      readwrite: rw
      value: 0
    eth_ar_en:
      address: 0x28
      bitposition: 5
      bitwidth: 1
      description: 'enables auto-response destination IP address; currently unused'
      readwrite: rw
      value: 0
    eth_dhcp_en:
      address: 0x28
      bitposition: 6
      bitwidth: 1
      description: 'enables DHCP resolution of source IP address; currently unused'
      readwrite: rw
      value: 0
    eth_dest_addr15_0:
      address: 0x29
      bitposition: 0
      bitwidth: 16
      description: 'lower 16 bits of ethernet destination IP address'
      readwrite: rw
      value: 0
    eth_dest_addr31_16:
      address: 0x2A
      bitposition: 0
      bitwidth: 16
      description: 'upper 16 bits of ethernet destination IP address'
      readwrite: rw
      value: 0
    eth_src_addr15_0:
      address: 0x2B
      bitposition: 0
      bitwidth: 16
      description: 'lower 16 bits of ethernet source IP address'
      readwrite: rw
      value: 0
    eth_src_addr31_16:
      address: 0x2C
      bitposition: 0
      bitwidth: 16
      description: 'upper 16 bits of ethernet source IP address'
      readwrite: rw
      value: 0
    eth_dest_port:
      address: 0x2D
      bitposition: 0
      bitwidth: 16
      description: 'UDP destination port'
      readwrite: rw
      value: 0
    eth_src_port:
      address: 0x2E
      bitposition: 0
      bitwidth: 16
      description: 'UDP source port'
      readwrite: rw
      value: 0
    pg_2v5:
      address: 0x46
      bitposition: 0
      bitwidth: 1
      description: 'PG HDSoC 2v5 input'
      readwrite: r
      value: 0
    clk_intr_n:
      address: 0x47
      bitposition: 0
      bitwidth: 1
      description: 'SI5341A Intr_n input'
      readwrite: r
      value: 0
    clk_lol_n:
      address: 0x47
      bitposition: 1
      bitwidth: 1
      description: 'SI5341A LOL_n input'
      readwrite: r
      value: 0
    fpga_clk_locked:
      address: 0x59
      bitposition: 0
      bitwidth: 1
      description: 'fpga system clock locked flag'
      readwrite: r
      value: 0
    asic_clk_locked:
      address: 0x59
      bitposition: 1
      bitwidth: 1
      description: 'SI5341A-generated ASIC clock locked flag'
      readwrite: r
      value: 0
    ser_tx_clk_locked:
      address: 0x59
      bitposition: 2
      bitwidth: 1
      description: 'digital serial transfer clock locked flag'
      readwrite: r
      value: 0
    rx_en:
      address: 0x59
      bitposition: 3
      bitwidth: 1
      description: 'digital serial receive enabled'
      readwrite: r
      value: 0
    tx_en:
      address: 0x59
      bitposition: 4
      bitwidth: 1
      description: 'digital serial transfer enabled'
      readwrite: r
      value: 0
    idly_cnt_val:
      address: 0x59
      bitposition: 8
      bitwidth: 5
      description: 'input delay count value; currently unused'
      readwrite: r
      value: 0
    dhcp_addr15_0:
      address: 0x5A
      bitposition: 0
      bitwidth: 16
      description: 'DHCP resolved address bits 15 downto 0'
      readwrite: r
      value: 0
    ch_en15_0:
      address: 0x5C
      bitposition: 0
      bitwidth: 16
      description: 'enabled channels vector bits 15 downto 0'
      readwrite: r
      value: 0
    ch_en31_16:
      address: 0x5D
      bitposition: 0
      bitwidth: 16
      description: 'enabled channels vector bits 31 downto 16'
      readwrite: r
      value: 0
  i2c_registers:
    i2c_en:
      address: 0x0F
      bitposition: 14
      bitwidth: 1
      description: 'enables I2C output'
      readwrite: rw
      value: 1
    i2c_addr:
      address: 0x0F
      bitposition: 0
      bitwidth: 8
      description: 'Address of device I2C data is being sent to'
      readwrite: rw
      value: 0
    i2c_words:
      address: 0x0F
      bitposition: 8
      bitwidth: 4
      description: 'number of 8-bit data words to be sent over I2C'
      readwrite: rw
      value: 0
    i2c_data0:
      address: 0x10
      bitposition: 0
      bitwidth: 16
      description: 'I2C data bits 63 downto 48; words read justified to LSB'
      readwrite: rw
      value: 0
    i2c_data1:
      address: 0x11
      bitposition: 0
      bitwidth: 16
      description: 'I2C data bits 47 downto 32; words read justified to LSB'
      readwrite: rw
      value: 0
    i2c_data2:
      address: 0x12
      bitposition: 0
      bitwidth: 16
      description: 'I2C data bits 31 downto 16; words read justified to LSB'
      readwrite: rw
      value: 0
    i2c_data3:
      address: 0x13
      bitposition: 0
      bitwidth: 16
      description: 'I2C data bits 15 downto 0; words read justified to LSB'
      readwrite: rw
      value: 0
    response0:
      address: 0x48
      bitposition: 0
      bitwidth: 16
      description: 'I2C response bits 63 downto 48; bits received justified to LSb'
      readwrite: r
      value: 0
    response1:
      address: 0x49
      bitposition: 0
      bitwidth: 16
      description: 'I2C response bits 47 downto 32; bits received justified to LSb'
      readwrite: r
      value: 0
    response2:
      address: 0x4A
      bitposition: 0
      bitwidth: 16
      description: 'I2C response bits 31 downto 16; bits received justified to LSb'
      readwrite: r
      value: 0
    response3:
      address: 0x4B
      bitposition: 0
      bitwidth: 16
      description: 'I2C response bits 15 downto 0; bits received justified to LSb'
      readwrite: r
      value: 0
