{
  "module_name": "tegra30-mc.h",
  "hash_id": "8f05a273520d83a860097a8ec0d54329effbc98f248bb622feeb7924ea01521b",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/memory/tegra30-mc.h",
  "human_readable_source": " \n#ifndef DT_BINDINGS_MEMORY_TEGRA30_MC_H\n#define DT_BINDINGS_MEMORY_TEGRA30_MC_H\n\n#define TEGRA_SWGROUP_PTC\t0\n#define TEGRA_SWGROUP_DC\t1\n#define TEGRA_SWGROUP_DCB\t2\n#define TEGRA_SWGROUP_EPP\t3\n#define TEGRA_SWGROUP_G2\t4\n#define TEGRA_SWGROUP_MPE\t5\n#define TEGRA_SWGROUP_VI\t6\n#define TEGRA_SWGROUP_AFI\t7\n#define TEGRA_SWGROUP_AVPC\t8\n#define TEGRA_SWGROUP_NV\t9\n#define TEGRA_SWGROUP_NV2\t10\n#define TEGRA_SWGROUP_HDA\t11\n#define TEGRA_SWGROUP_HC\t12\n#define TEGRA_SWGROUP_PPCS\t13\n#define TEGRA_SWGROUP_SATA\t14\n#define TEGRA_SWGROUP_VDE\t15\n#define TEGRA_SWGROUP_MPCORELP\t16\n#define TEGRA_SWGROUP_MPCORE\t17\n#define TEGRA_SWGROUP_ISP\t18\n\n#define TEGRA30_MC_RESET_AFI\t\t0\n#define TEGRA30_MC_RESET_AVPC\t\t1\n#define TEGRA30_MC_RESET_DC\t\t2\n#define TEGRA30_MC_RESET_DCB\t\t3\n#define TEGRA30_MC_RESET_EPP\t\t4\n#define TEGRA30_MC_RESET_2D\t\t5\n#define TEGRA30_MC_RESET_HC\t\t6\n#define TEGRA30_MC_RESET_HDA\t\t7\n#define TEGRA30_MC_RESET_ISP\t\t8\n#define TEGRA30_MC_RESET_MPCORE\t\t9\n#define TEGRA30_MC_RESET_MPCORELP\t10\n#define TEGRA30_MC_RESET_MPE\t\t11\n#define TEGRA30_MC_RESET_3D\t\t12\n#define TEGRA30_MC_RESET_3D2\t\t13\n#define TEGRA30_MC_RESET_PPCS\t\t14\n#define TEGRA30_MC_RESET_SATA\t\t15\n#define TEGRA30_MC_RESET_VDE\t\t16\n#define TEGRA30_MC_RESET_VI\t\t17\n\n#define TEGRA30_MC_PTCR\t\t\t0\n#define TEGRA30_MC_DISPLAY0A\t\t1\n#define TEGRA30_MC_DISPLAY0AB\t\t2\n#define TEGRA30_MC_DISPLAY0B\t\t3\n#define TEGRA30_MC_DISPLAY0BB\t\t4\n#define TEGRA30_MC_DISPLAY0C\t\t5\n#define TEGRA30_MC_DISPLAY0CB\t\t6\n#define TEGRA30_MC_DISPLAY1B\t\t7\n#define TEGRA30_MC_DISPLAY1BB\t\t8\n#define TEGRA30_MC_EPPUP\t\t9\n#define TEGRA30_MC_G2PR\t\t\t10\n#define TEGRA30_MC_G2SR\t\t\t11\n#define TEGRA30_MC_MPEUNIFBR\t\t12\n#define TEGRA30_MC_VIRUV\t\t13\n#define TEGRA30_MC_AFIR\t\t\t14\n#define TEGRA30_MC_AVPCARM7R\t\t15\n#define TEGRA30_MC_DISPLAYHC\t\t16\n#define TEGRA30_MC_DISPLAYHCB\t\t17\n#define TEGRA30_MC_FDCDRD\t\t18\n#define TEGRA30_MC_FDCDRD2\t\t19\n#define TEGRA30_MC_G2DR\t\t\t20\n#define TEGRA30_MC_HDAR\t\t\t21\n#define TEGRA30_MC_HOST1XDMAR\t\t22\n#define TEGRA30_MC_HOST1XR\t\t23\n#define TEGRA30_MC_IDXSRD\t\t24\n#define TEGRA30_MC_IDXSRD2\t\t25\n#define TEGRA30_MC_MPE_IPRED\t\t26\n#define TEGRA30_MC_MPEAMEMRD\t\t27\n#define TEGRA30_MC_MPECSRD\t\t28\n#define TEGRA30_MC_PPCSAHBDMAR\t\t29\n#define TEGRA30_MC_PPCSAHBSLVR\t\t30\n#define TEGRA30_MC_SATAR\t\t31\n#define TEGRA30_MC_TEXSRD\t\t32\n#define TEGRA30_MC_TEXSRD2\t\t33\n#define TEGRA30_MC_VDEBSEVR\t\t34\n#define TEGRA30_MC_VDEMBER\t\t35\n#define TEGRA30_MC_VDEMCER\t\t36\n#define TEGRA30_MC_VDETPER\t\t37\n#define TEGRA30_MC_MPCORELPR\t\t38\n#define TEGRA30_MC_MPCORER\t\t39\n#define TEGRA30_MC_EPPU\t\t\t40\n#define TEGRA30_MC_EPPV\t\t\t41\n#define TEGRA30_MC_EPPY\t\t\t42\n#define TEGRA30_MC_MPEUNIFBW\t\t43\n#define TEGRA30_MC_VIWSB\t\t44\n#define TEGRA30_MC_VIWU\t\t\t45\n#define TEGRA30_MC_VIWV\t\t\t46\n#define TEGRA30_MC_VIWY\t\t\t47\n#define TEGRA30_MC_G2DW\t\t\t48\n#define TEGRA30_MC_AFIW\t\t\t49\n#define TEGRA30_MC_AVPCARM7W\t\t50\n#define TEGRA30_MC_FDCDWR\t\t51\n#define TEGRA30_MC_FDCDWR2\t\t52\n#define TEGRA30_MC_HDAW\t\t\t53\n#define TEGRA30_MC_HOST1XW\t\t54\n#define TEGRA30_MC_ISPW\t\t\t55\n#define TEGRA30_MC_MPCORELPW\t\t56\n#define TEGRA30_MC_MPCOREW\t\t57\n#define TEGRA30_MC_MPECSWR\t\t58\n#define TEGRA30_MC_PPCSAHBDMAW\t\t59\n#define TEGRA30_MC_PPCSAHBSLVW\t\t60\n#define TEGRA30_MC_SATAW\t\t61\n#define TEGRA30_MC_VDEBSEVW\t\t62\n#define TEGRA30_MC_VDEDBGW\t\t63\n#define TEGRA30_MC_VDEMBEW\t\t64\n#define TEGRA30_MC_VDETPMW\t\t65\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}