

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_64_4'
================================================================
* Date:           Mon Jan 26 22:00:09 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.858 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       61|       61|  0.610 us|  0.610 us|   17|   17|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_4  |       59|       59|        45|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    448|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|   13964|  10664|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|     212|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|   14176|  11180|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      10|     15|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |sdiv_40ns_24s_40_44_1_U9   |sdiv_40ns_24s_40_44_1  |        0|   0|  3491|  2666|    0|
    |sdiv_40ns_24s_40_44_1_U10  |sdiv_40ns_24s_40_44_1  |        0|   0|  3491|  2666|    0|
    |sdiv_40ns_24s_40_44_1_U11  |sdiv_40ns_24s_40_44_1  |        0|   0|  3491|  2666|    0|
    |sdiv_40ns_24s_40_44_1_U12  |sdiv_40ns_24s_40_44_1  |        0|   0|  3491|  2666|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |Total                      |                       |        0|   0| 13964| 10664|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln64_fu_252_p2       |         +|   0|  0|  14|           7|           3|
    |and_ln70_1_fu_387_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln70_2_fu_470_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln70_3_fu_488_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln70_4_fu_571_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln70_5_fu_589_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln70_6_fu_672_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln70_7_fu_690_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln70_fu_369_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln70_1_fu_351_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln70_2_fu_446_p2    |      icmp|   0|  0|  23|          16|           2|
    |icmp_ln70_3_fu_452_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln70_4_fu_547_p2    |      icmp|   0|  0|  23|          16|           2|
    |icmp_ln70_5_fu_553_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln70_6_fu_648_p2    |      icmp|   0|  0|  23|          16|           2|
    |icmp_ln70_7_fu_654_p2    |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln70_fu_345_p2      |      icmp|   0|  0|  23|          16|           2|
    |or_ln70_10_fu_684_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln70_11_fu_704_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln70_1_fu_381_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln70_2_fu_401_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln70_3_fu_458_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln70_4_fu_482_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln70_5_fu_502_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln70_6_fu_559_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln70_7_fu_583_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln70_8_fu_603_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln70_9_fu_660_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln70_fu_357_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln70_1_fu_407_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln70_2_fu_494_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln70_3_fu_508_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln70_4_fu_595_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln70_5_fu_609_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln70_6_fu_696_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln70_7_fu_710_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln70_fu_393_p3    |    select|   0|  0|  24|           1|          23|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln70_1_fu_375_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln70_2_fu_464_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln70_3_fu_476_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln70_4_fu_565_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln70_5_fu_577_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln70_6_fu_666_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln70_7_fu_678_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln70_fu_363_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 448|         172|         241|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_jb_1    |   9|          2|    7|         14|
    |jb_fu_86                 |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv_i345_cast_reg_726             |  40|   0|   40|          0|
    |jb_fu_86                           |   7|   0|    7|          0|
    |zext_ln70_reg_738                  |  12|   0|   64|         52|
    |zext_ln70_reg_738                  |  64|  32|   64|         52|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 212|  32|  264|        104|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|                           RTL Ports                          | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+--------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                                                        |   in|    1|  ap_ctrl_hs|                  top_kernel_Pipeline_VITIS_LOOP_64_4|  return value|
|ap_rst                                                        |   in|    1|  ap_ctrl_hs|                  top_kernel_Pipeline_VITIS_LOOP_64_4|  return value|
|ap_start                                                      |   in|    1|  ap_ctrl_hs|                  top_kernel_Pipeline_VITIS_LOOP_64_4|  return value|
|ap_done                                                       |  out|    1|  ap_ctrl_hs|                  top_kernel_Pipeline_VITIS_LOOP_64_4|  return value|
|ap_idle                                                       |  out|    1|  ap_ctrl_hs|                  top_kernel_Pipeline_VITIS_LOOP_64_4|  return value|
|ap_ready                                                      |  out|    1|  ap_ctrl_hs|                  top_kernel_Pipeline_VITIS_LOOP_64_4|  return value|
|i                                                             |   in|    8|     ap_none|                                                    i|        scalar|
|A_0_address0                                                  |  out|   12|   ap_memory|                                                  A_0|         array|
|A_0_ce0                                                       |  out|    1|   ap_memory|                                                  A_0|         array|
|A_0_q0                                                        |   in|   24|   ap_memory|                                                  A_0|         array|
|A_1_address0                                                  |  out|   12|   ap_memory|                                                  A_1|         array|
|A_1_ce0                                                       |  out|    1|   ap_memory|                                                  A_1|         array|
|A_1_q0                                                        |   in|   24|   ap_memory|                                                  A_1|         array|
|A_2_address0                                                  |  out|   12|   ap_memory|                                                  A_2|         array|
|A_2_ce0                                                       |  out|    1|   ap_memory|                                                  A_2|         array|
|A_2_q0                                                        |   in|   24|   ap_memory|                                                  A_2|         array|
|A_3_address0                                                  |  out|   12|   ap_memory|                                                  A_3|         array|
|A_3_ce0                                                       |  out|    1|   ap_memory|                                                  A_3|         array|
|A_3_q0                                                        |   in|   24|   ap_memory|                                                  A_3|         array|
|conv_i345                                                     |   in|   24|     ap_none|                                            conv_i345|        scalar|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0  |  out|   12|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0        |  out|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0  |  out|   12|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0        |  out|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0  |  out|   12|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0        |  out|   24|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0    |  out|   12|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0          |  out|   24|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp|         array|
+--------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

