Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Wed Jun  7 17:01:34 2023
| Host             : i80r7node2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file Base_Zynq_MPSoC_wrapper_power_routed.rpt -pb Base_Zynq_MPSoC_wrapper_power_summary_routed.pb -rpx Base_Zynq_MPSoC_wrapper_power_routed.rpx
| Design           : Base_Zynq_MPSoC_wrapper
| Device           : xczu7ev-ffvc1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.306        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.586        |
| Device Static (W)        | 0.720        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 95.8         |
| Junction Temperature (C) | 29.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.025 |        3 |       --- |             --- |
| CLB Logic                |     0.482 |   217855 |       --- |             --- |
|   LUT as Logic           |     0.432 |   102015 |    230400 |           44.28 |
|   Register               |     0.032 |    79689 |    460800 |           17.29 |
|   CARRY8                 |     0.010 |     3140 |     28800 |           10.90 |
|   LUT as Shift Register  |     0.008 |      902 |    101760 |            0.89 |
|   LUT as Distributed RAM |    <0.001 |      224 |    101760 |            0.22 |
|   Others                 |     0.000 |     3023 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      202 |    230400 |            0.09 |
|   BUFG                   |     0.000 |        1 |        64 |            1.56 |
| Signals                  |     0.396 |   173745 |       --- |             --- |
| Block RAM                |    <0.001 |      192 |       312 |           61.54 |
| DSPs                     |    <0.001 |      513 |      1728 |           29.69 |
| I/O                      |     0.002 |       13 |       360 |            3.61 |
| SYSMON                   |     0.005 |        1 |       --- |             --- |
| PS8                      |     2.677 |        1 |       --- |             --- |
| Static Power             |     0.720 |          |           |                 |
|   PS Static              |     0.099 |          |           |                 |
|   PL Static              |     0.621 |          |           |                 |
| Total                    |     4.306 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     1.224 |       1.068 |      0.156 |
| Vccint_io       |       0.850 |     0.071 |       0.000 |      0.071 |
| Vccbram         |       0.850 |     0.002 |       0.000 |      0.002 |
| Vccaux          |       1.800 |     0.147 |       0.000 |      0.147 |
| Vccaux_io       |       1.800 |     0.055 |       0.000 |      0.055 |
| Vcco33          |       3.300 |     0.007 |       0.000 |      0.007 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.069 |       1.034 |      0.035 |
| VCC_PSINTLP     |       0.850 |     0.275 |       0.268 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.139 |       0.138 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.690 |       0.685 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.620 |       0.586 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.001 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCCINT_VCU      |       0.900 |     0.028 |       0.000 |      0.028 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+---------------------------------------------------------------+-----------------+
| Clock    | Domain                                                        | Constraint (ns) |
+----------+---------------------------------------------------------------+-----------------+
| clk_pl_0 | Base_Zynq_MPSoC_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |            10.0 |
+----------+---------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| Base_Zynq_MPSoC_wrapper     |     3.586 |
|   Base_Zynq_MPSoC_i         |     3.584 |
|     Measurement_Load_0      |     0.005 |
|       inst                  |     0.005 |
|     Measurement_Load_1      |     0.052 |
|       inst                  |     0.052 |
|     Simulated_Load_IP_Co_0  |     0.788 |
|       inst                  |     0.788 |
|     ps8_0_axi_periph        |     0.050 |
|       m00_couplers          |     0.008 |
|       m02_couplers          |     0.009 |
|       m03_couplers          |     0.008 |
|       m04_couplers          |     0.008 |
|       xbar                  |     0.018 |
|     system_management_wiz_0 |     0.006 |
|       inst                  |     0.006 |
|     zynq_ultra_ps_e_0       |     2.679 |
|       inst                  |     2.679 |
+-----------------------------+-----------+


