{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570544869293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570544869301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 09:27:49 2019 " "Processing started: Tue Oct 08 09:27:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570544869301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570544869301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proyecto1v1 -c proyecto1v1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proyecto1v1 -c proyecto1v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570544869301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570544870161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570544870161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/udatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/udatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 uDATAPATH " "Found entity 1: uDATAPATH" {  } { { "rtl/uDATAPATH.v" "" { Text "C:/Users/Alejandra Castellano/Documents/Aleja/2019-2/Arquitectura/proyecto1/rtl/uDATAPATH.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570544885130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570544885130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachine_start.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_statemachine_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE " "Found entity 1: SC_STATEMACHINE" {  } { { "rtl/SC_STATEMACHINE_START.v" "" { Text "C:/Users/Alejandra Castellano/Documents/Aleja/2019-2/Arquitectura/proyecto1/rtl/SC_STATEMACHINE_START.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570544885138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570544885138 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "SC_STATEMACHINE SC_STATEMACHINE_SHIFT.v(21) " "Verilog HDL error at SC_STATEMACHINE_SHIFT.v(21): module \"SC_STATEMACHINE\" cannot be declared more than once" {  } { { "rtl/SC_STATEMACHINE_SHIFT.v" "" { Text "C:/Users/Alejandra Castellano/Documents/Aleja/2019-2/Arquitectura/proyecto1/rtl/SC_STATEMACHINE_SHIFT.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1570544885146 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SC_STATEMACHINE SC_STATEMACHINE_START.v(21) " "HDL info at SC_STATEMACHINE_START.v(21): see declaration for object \"SC_STATEMACHINE\"" {  } { { "rtl/SC_STATEMACHINE_START.v" "" { Text "C:/Users/Alejandra Castellano/Documents/Aleja/2019-2/Arquitectura/proyecto1/rtl/SC_STATEMACHINE_START.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570544885146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachine_shift.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/sc_statemachine_shift.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570544885150 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "SC_STATEMACHINE SC_STATEMACHINE_MUL.v(21) " "Verilog HDL error at SC_STATEMACHINE_MUL.v(21): module \"SC_STATEMACHINE\" cannot be declared more than once" {  } { { "rtl/SC_STATEMACHINE_MUL.v" "" { Text "C:/Users/Alejandra Castellano/Documents/Aleja/2019-2/Arquitectura/proyecto1/rtl/SC_STATEMACHINE_MUL.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1570544885154 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SC_STATEMACHINE SC_STATEMACHINE_START.v(21) " "HDL info at SC_STATEMACHINE_START.v(21): see declaration for object \"SC_STATEMACHINE\"" {  } { { "rtl/SC_STATEMACHINE_START.v" "" { Text "C:/Users/Alejandra Castellano/Documents/Aleja/2019-2/Arquitectura/proyecto1/rtl/SC_STATEMACHINE_START.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570544885154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachine_mul.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/sc_statemachine_mul.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570544885158 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "SC_STATEMACHINE SC_STATEMACHINE_MOV.v(21) " "Verilog HDL error at SC_STATEMACHINE_MOV.v(21): module \"SC_STATEMACHINE\" cannot be declared more than once" {  } { { "rtl/SC_STATEMACHINE_MOV.v" "" { Text "C:/Users/Alejandra Castellano/Documents/Aleja/2019-2/Arquitectura/proyecto1/rtl/SC_STATEMACHINE_MOV.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1570544885162 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SC_STATEMACHINE SC_STATEMACHINE_START.v(21) " "HDL info at SC_STATEMACHINE_START.v(21): see declaration for object \"SC_STATEMACHINE\"" {  } { { "rtl/SC_STATEMACHINE_START.v" "" { Text "C:/Users/Alejandra Castellano/Documents/Aleja/2019-2/Arquitectura/proyecto1/rtl/SC_STATEMACHINE_START.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570544885162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachine_mov.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/sc_statemachine_mov.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570544885162 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "SC_STATEMACHINE SC_STATEMACHINE_ADD.v(21) " "Verilog HDL error at SC_STATEMACHINE_ADD.v(21): module \"SC_STATEMACHINE\" cannot be declared more than once" {  } { { "rtl/SC_STATEMACHINE_ADD.v" "" { Text "C:/Users/Alejandra Castellano/Documents/Aleja/2019-2/Arquitectura/proyecto1/rtl/SC_STATEMACHINE_ADD.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1570544885170 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SC_STATEMACHINE SC_STATEMACHINE_START.v(21) " "HDL info at SC_STATEMACHINE_START.v(21): see declaration for object \"SC_STATEMACHINE\"" {  } { { "rtl/SC_STATEMACHINE_START.v" "" { Text "C:/Users/Alejandra Castellano/Documents/Aleja/2019-2/Arquitectura/proyecto1/rtl/SC_STATEMACHINE_START.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570544885170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachine_add.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/sc_statemachine_add.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570544885170 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "SC_STATEMACHINE SC_STATEMACHINE_ABS.v(21) " "Verilog HDL error at SC_STATEMACHINE_ABS.v(21): module \"SC_STATEMACHINE\" cannot be declared more than once" {  } { { "rtl/SC_STATEMACHINE_ABS.v" "" { Text "C:/Users/Alejandra Castellano/Documents/Aleja/2019-2/Arquitectura/proyecto1/rtl/SC_STATEMACHINE_ABS.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1570544885178 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SC_STATEMACHINE SC_STATEMACHINE_START.v(21) " "HDL info at SC_STATEMACHINE_START.v(21): see declaration for object \"SC_STATEMACHINE\"" {  } { { "rtl/SC_STATEMACHINE_START.v" "" { Text "C:/Users/Alejandra Castellano/Documents/Aleja/2019-2/Arquitectura/proyecto1/rtl/SC_STATEMACHINE_START.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570544885178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachine_abs.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/sc_statemachine_abs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570544885178 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "SC_STATEMACHINE SC_STATEMACHINE.v(21) " "Verilog HDL error at SC_STATEMACHINE.v(21): module \"SC_STATEMACHINE\" cannot be declared more than once" {  } { { "rtl/SC_STATEMACHINE.v" "" { Text "C:/Users/Alejandra Castellano/Documents/Aleja/2019-2/Arquitectura/proyecto1/rtl/SC_STATEMACHINE.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1570544885182 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "SC_STATEMACHINE SC_STATEMACHINE_START.v(21) " "HDL info at SC_STATEMACHINE_START.v(21): see declaration for object \"SC_STATEMACHINE\"" {  } { { "rtl/SC_STATEMACHINE_START.v" "" { Text "C:/Users/Alejandra Castellano/Documents/Aleja/2019-2/Arquitectura/proyecto1/rtl/SC_STATEMACHINE_START.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570544885186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachine.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/sc_statemachine.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570544885186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegSHIFTER " "Found entity 1: SC_RegSHIFTER" {  } { { "rtl/SC_RegSHIFTER.v" "" { Text "C:/Users/Alejandra Castellano/Documents/Aleja/2019-2/Arquitectura/proyecto1/rtl/SC_RegSHIFTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570544885190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570544885190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_reggeneral.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_reggeneral.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegGENERAL " "Found entity 1: SC_RegGENERAL" {  } { { "rtl/SC_RegGENERAL.v" "" { Text "C:/Users/Alejandra Castellano/Documents/Aleja/2019-2/Arquitectura/proyecto1/rtl/SC_RegGENERAL.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570544885198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570544885198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regfixed.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regfixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegFIXED " "Found entity 1: SC_RegFIXED" {  } { { "rtl/SC_RegFIXED.v" "" { Text "C:/Users/Alejandra Castellano/Documents/Aleja/2019-2/Arquitectura/proyecto1/rtl/SC_RegFIXED.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570544885206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570544885206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_muxx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_muxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_MUXX " "Found entity 1: CC_MUXX" {  } { { "rtl/CC_MUXX.v" "" { Text "C:/Users/Alejandra Castellano/Documents/Aleja/2019-2/Arquitectura/proyecto1/rtl/CC_MUXX.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570544885214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570544885214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_DECODER " "Found entity 1: CC_DECODER" {  } { { "rtl/CC_DECODER.v" "" { Text "C:/Users/Alejandra Castellano/Documents/Aleja/2019-2/Arquitectura/proyecto1/rtl/CC_DECODER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570544885226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570544885226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cc_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cc_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_ALU " "Found entity 1: CC_ALU" {  } { { "rtl/CC_ALU.v" "" { Text "C:/Users/Alejandra Castellano/Documents/Aleja/2019-2/Arquitectura/proyecto1/rtl/CC_ALU.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570544885234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570544885234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/uprocesador.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/uprocesador.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570544885242 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570544885334 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 08 09:28:05 2019 " "Processing ended: Tue Oct 08 09:28:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570544885334 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570544885334 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570544885334 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570544885334 ""}
