Info (10281): Verilog HDL Declaration information at test_TB.v(6): object "t4" differs only in case from object "T4" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/test_TB.v Line: 6
Info (10281): Verilog HDL Declaration information at test_TB.v(6): object "t5" differs only in case from object "T5" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/test_TB.v Line: 6
Info (10281): Verilog HDL Declaration information at test_TB.v(6): object "t6" differs only in case from object "T6" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/test_TB.v Line: 6
Info (10281): Verilog HDL Declaration information at test_TB.v(6): object "t7" differs only in case from object "T7" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/test_TB.v Line: 6
Warning (10268): Verilog HDL information at RAM_ROM.v(6): always construct contains both blocking and non-blocking assignments File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/RAM_ROM.v Line: 6
Warning (10268): Verilog HDL information at new_fsm.v(31): always construct contains both blocking and non-blocking assignments File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/new_fsm.v Line: 31
Warning (10268): Verilog HDL information at my_fsm.v(22): always construct contains both blocking and non-blocking assignments File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/my_fsm.v Line: 22
Info (10281): Verilog HDL Declaration information at load_TB.v(6): object "t0" differs only in case from object "T0" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/load_TB.v Line: 6
Info (10281): Verilog HDL Declaration information at load_TB.v(6): object "t1" differs only in case from object "T1" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/load_TB.v Line: 6
Info (10281): Verilog HDL Declaration information at load_TB.v(6): object "t2" differs only in case from object "T2" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/load_TB.v Line: 6
Info (10281): Verilog HDL Declaration information at load_TB.v(6): object "t3" differs only in case from object "T3" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/load_TB.v Line: 6
Info (10281): Verilog HDL Declaration information at load_TB.v(6): object "t4" differs only in case from object "T4" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/load_TB.v Line: 6
Info (10281): Verilog HDL Declaration information at load_TB.v(6): object "t5" differs only in case from object "T5" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/load_TB.v Line: 6
Info (10281): Verilog HDL Declaration information at load_TB.v(6): object "t6" differs only in case from object "T6" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/load_TB.v Line: 6
Info (10281): Verilog HDL Declaration information at load_TB.v(6): object "t7" differs only in case from object "T7" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/load_TB.v Line: 6
Info (10281): Verilog HDL Declaration information at load_TB.v(6): object "g" differs only in case from object "G" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/load_TB.v Line: 6
Info (10281): Verilog HDL Declaration information at inst.v(5): object "t0" differs only in case from object "T0" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/inst.v Line: 5
Info (10281): Verilog HDL Declaration information at inst.v(5): object "t1" differs only in case from object "T1" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/inst.v Line: 5
Info (10281): Verilog HDL Declaration information at inst.v(5): object "t2" differs only in case from object "T2" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/inst.v Line: 5
Info (10281): Verilog HDL Declaration information at inst.v(5): object "t3" differs only in case from object "T3" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/inst.v Line: 5
Info (10281): Verilog HDL Declaration information at inst.v(5): object "t4" differs only in case from object "T4" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/inst.v Line: 5
Info (10281): Verilog HDL Declaration information at inst.v(5): object "t5" differs only in case from object "T5" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/inst.v Line: 5
Info (10281): Verilog HDL Declaration information at inst.v(5): object "t6" differs only in case from object "T6" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/inst.v Line: 5
Info (10281): Verilog HDL Declaration information at inst.v(5): object "t7" differs only in case from object "T7" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/inst.v Line: 5
Info (10281): Verilog HDL Declaration information at inst.v(5): object "g" differs only in case from object "G" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/inst.v Line: 5
Info (10281): Verilog HDL Declaration information at final_inst.v(3): object "HEX0" differs only in case from object "hex0" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v Line: 3
Info (10281): Verilog HDL Declaration information at final_inst.v(3): object "HEX1" differs only in case from object "hex1" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v Line: 3
Info (10281): Verilog HDL Declaration information at final_inst.v(3): object "HEX2" differs only in case from object "hex2" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v Line: 3
Info (10281): Verilog HDL Declaration information at final_inst.v(3): object "HEX3" differs only in case from object "hex3" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v Line: 3
Info (10281): Verilog HDL Declaration information at final_inst.v(6): object "t0" differs only in case from object "T0" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v Line: 6
Info (10281): Verilog HDL Declaration information at final_inst.v(6): object "t1" differs only in case from object "T1" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v Line: 6
Info (10281): Verilog HDL Declaration information at final_inst.v(6): object "t2" differs only in case from object "T2" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v Line: 6
Info (10281): Verilog HDL Declaration information at final_inst.v(6): object "t3" differs only in case from object "T3" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v Line: 6
Info (10281): Verilog HDL Declaration information at final_inst.v(6): object "t4" differs only in case from object "T4" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v Line: 6
Info (10281): Verilog HDL Declaration information at final_inst.v(6): object "t5" differs only in case from object "T5" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v Line: 6
Info (10281): Verilog HDL Declaration information at final_inst.v(6): object "t6" differs only in case from object "T6" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v Line: 6
Info (10281): Verilog HDL Declaration information at final_inst.v(6): object "t7" differs only in case from object "T7" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v Line: 6
Info (10281): Verilog HDL Declaration information at final_inst.v(6): object "g" differs only in case from object "G" in the same scope File: C:/Users/arthu/Downloads/digital_logic_project_simple_processor(1)/digital_logic_project_simple_processor/final_inst.v Line: 6
