# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/addsub.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:24 on Dec 09,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/addsub.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity addsub
# -- Compiling architecture behavior of addsub
# End time: 01:35:24 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/ALU_32bit.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:24 on Dec 09,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/ALU_32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU_32bit
# -- Compiling architecture structural of ALU_32bit
# End time: 01:35:24 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/andg2.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:24 on Dec 09,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 01:35:24 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/BarrelShifter.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:24 on Dec 09,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/BarrelShifter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity barrel_shifter
# -- Compiling architecture bsh of barrel_shifter
# End time: 01:35:24 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/bitxtend.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:24 on Dec 09,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/bitxtend.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity extender_N
# -- Compiling architecture behavior of extender_N
# End time: 01:35:24 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/control_hazard_dataflow.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:24 on Dec 09,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/control_hazard_dataflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control_hazard_dataflow
# -- Compiling architecture dataflow of control_hazard_dataflow
# End time: 01:35:24 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/controlUnit_tb.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:24 on Dec 09,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/controlUnit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controlUnit_tb
# -- Compiling architecture behavior of controlUnit_tb
# End time: 01:35:25 on Dec 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/decoder5t32.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:25 on Dec 09,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/decoder5t32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity decoder5t32
# -- Compiling architecture dataflow of decoder5t32
# End time: 01:35:25 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/dffg.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:25 on Dec 09,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 01:35:25 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/fetch.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:25 on Dec 09,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fetch
# -- Compiling architecture behavorial of fetch
# End time: 01:35:25 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/forwarding_dataflow.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:25 on Dec 09,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/forwarding_dataflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity forwarding_dataflow
# ** Error: /home/rjlawson/Downloads/project-2/src/forwarding_dataflow.vhd(23): near "forwarding_mux2": (vcom-1576) expecting END.
# ** Note: /home/rjlawson/Downloads/project-2/src/forwarding_dataflow.vhd(23): VHDL Compiler exiting
# End time: 01:35:25 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/Fulladder.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:25 on Dec 09,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/Fulladder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Fulladder
# -- Compiling architecture pizza of Fulladder
# End time: 01:35:25 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/mem.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:25 on Dec 09,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem
# -- Compiling architecture rtl of mem
# End time: 01:35:25 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/MemForwardingUnit.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:25 on Dec 09,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/MemForwardingUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity MemForwardingUnit
# -- Compiling architecture behavorial of MemForwardingUnit
# End time: 01:35:25 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:25 on Dec 09,2021
# vcom -reportprogress 300 -work work /home/rjlawson/Downloads/project-2/src/MIPS_Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MIPS_Processor
# -- Compiling architecture structure of MIPS_Processor
# End time: 01:35:25 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/mux8to1_32bit_data.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:25 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/mux8to1_32bit_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux8to1_32bit_data
# -- Compiling architecture dataflow of mux8to1_32bit_data
# End time: 01:35:25 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/mux32t1_array.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:25 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/mux32t1_array.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_array_type
# -- Compiling entity mux32t1_array
# -- Compiling architecture dataflow of mux32t1_array
# End time: 01:35:26 on Dec 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/mux_32bit_dataflow.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:26 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/mux_32bit_dataflow.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux_32bit_dataflow
# -- Compiling architecture dataflow of mux_32bit_dataflow
# End time: 01:35:26 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/nor_32bit_data.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:26 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/nor_32bit_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nor_32bit_data
# -- Compiling architecture dataflow of nor_32bit_data
# End time: 01:35:26 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/or_32bit_data.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:26 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/or_32bit_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity or_32bit_data
# -- Compiling architecture dataflow of or_32bit_data
# End time: 01:35:26 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/org2.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:26 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 01:35:26 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/programCounter.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:26 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/programCounter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity programCounter
# -- Compiling architecture behavorial of programCounter
# End time: 01:35:26 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/reg_array_type.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:26 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/reg_array_type.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package reg_array_type
# End time: 01:35:26 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/Reg_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:26 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/Reg_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg_N
# -- Compiling architecture abc of Reg_N
# End time: 01:35:26 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/register_EXMEM.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:26 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/register_EXMEM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_EXMEM
# -- Compiling architecture structural of register_EXMEM
# End time: 01:35:26 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/register_IDEX.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:26 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/register_IDEX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_IDEX
# -- Compiling architecture structural of register_IDEX
# End time: 01:35:26 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/register_IFID.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:26 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/register_IFID.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_IFID
# -- Compiling architecture structural of register_IFID
# End time: 01:35:27 on Dec 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/register_MEMWB.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:27 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/register_MEMWB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity register_MEMWB
# -- Compiling architecture structural of register_MEMWB
# End time: 01:35:27 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/tb.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:27 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/rjlawson/Downloads/project-2/src/tb.vhd(22): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb
# -- Compiling architecture mixed of tb
# ** Error: /home/rjlawson/Downloads/project-2/src/tb.vhd(100): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/rjlawson/Downloads/project-2/src/tb.vhd(101): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/rjlawson/Downloads/project-2/src/tb.vhd(102): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/rjlawson/Downloads/project-2/src/tb.vhd(104): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/rjlawson/Downloads/project-2/src/tb.vhd(105): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/rjlawson/Downloads/project-2/src/tb.vhd(106): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/rjlawson/Downloads/project-2/src/tb.vhd(108): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/rjlawson/Downloads/project-2/src/tb.vhd(109): near "<": (vcom-1576) expecting CHARACTER or STRING or IDENTIFIER or <<.
# ** Error: /home/rjlawson/Downloads/project-2/src/tb.vhd(116): (vcom-1136) Unknown identifier "regWr".
# ** Error: /home/rjlawson/Downloads/project-2/src/tb.vhd(121): (vcom-1136) Unknown identifier "regWrAddr".
# ** Error: /home/rjlawson/Downloads/project-2/src/tb.vhd(123): (vcom-1136) Unknown identifier "regWrData".
# ** Error: /home/rjlawson/Downloads/project-2/src/tb.vhd(126): (vcom-1136) Unknown identifier "memWr".
# ** Error: /home/rjlawson/Downloads/project-2/src/tb.vhd(131): (vcom-1136) Unknown identifier "memAddr".
# ** Error: /home/rjlawson/Downloads/project-2/src/tb.vhd(133): (vcom-1136) Unknown identifier "memData".
# ** Error: /home/rjlawson/Downloads/project-2/src/tb.vhd(136): (vcom-1136) Unknown identifier "ovfl".
# ** Error: /home/rjlawson/Downloads/project-2/src/tb.vhd(136): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: /home/rjlawson/Downloads/project-2/src/tb.vhd(143): (vcom-1136) Unknown identifier "halt".
# ** Error: /home/rjlawson/Downloads/project-2/src/tb.vhd(143): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Note: /home/rjlawson/Downloads/project-2/src/tb.vhd(152): VHDL Compiler exiting
# End time: 01:35:27 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 18, Warnings: 1
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/tb_datapath.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:27 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/tb_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_pipeline
# -- Compiling architecture mixed of tb_pipeline
# End time: 01:35:27 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/xorg2.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:27 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 01:35:27 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/xor_32bit_data.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:27 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/xor_32bit_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xor_32bit_data
# -- Compiling architecture dataflow of xor_32bit_data
# End time: 01:35:27 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/register32bit.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:27 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/register32bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_array_type
# -- Compiling entity Register32bit
# -- Compiling architecture bigboy of Register32bit
# End time: 01:35:27 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/nand_32bit_data.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:27 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/nand_32bit_data.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand_32bit_data
# -- Compiling architecture dataflow of nand_32bit_data
# End time: 01:35:27 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/Fulladder_N.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:27 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/Fulladder_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Fulladder_N
# -- Compiling architecture pizza_N of Fulladder_N
# End time: 01:35:27 on Dec 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/controlUnit.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 01:35:27 on Dec 09,2021
# vcom -reportprogress 30 -work work /home/rjlawson/Downloads/project-2/src/controlUnit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity controlUnit
# -- Compiling architecture behavioral of controlUnit
# End time: 01:35:28 on Dec 09,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.memforwardingunit
# vsim work.memforwardingunit 
# Start time: 01:35:36 on Dec 09,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.memforwardingunit(behavorial)#1
# End time: 01:35:42 on Dec 09,2021, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
