

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Sun Aug  6 15:50:59 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        edgeDetecion
* Solution:       solution1
* Product family: spartan7
* Target device:  xc7s100-fgga676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.907|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1821721|  1821721|  1821721|  1821721|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  1821720|  1821720|      3572|          -|          -|   510|    no    |
        | + Loop 1.1  |     3570|     3570|         7|          -|          -|   510|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.39>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([262144 x i8]* %in_r) nounwind, !map !7"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([262144 x i8]* %out_r) nounwind, !map !13"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_filter_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.39ns)   --->   "br label %1" [sobel.c:6]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.39>

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 1, %0 ], [ %i, %3 ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.30ns)   --->   "%icmp_ln6 = icmp eq i9 %i_0, -1" [sobel.c:6]   --->   Operation 15 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 510, i64 510, i64 510) nounwind"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %4, label %.preheader.preheader" [sobel.c:6]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shl_ln8 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %i_0, i9 0)" [sobel.c:8]   --->   Operation 18 'bitconcatenate' 'shl_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%or_ln8 = or i18 %shl_ln8, 511" [sobel.c:8]   --->   Operation 19 'or' 'or_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i18 %or_ln8 to i19" [sobel.c:8]   --->   Operation 20 'zext' 'zext_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln8_1 = or i18 %shl_ln8, 1" [sobel.c:8]   --->   Operation 21 'or' 'or_ln8_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln8_1 = zext i18 %or_ln8_1 to i19" [sobel.c:8]   --->   Operation 22 'zext' 'zext_ln8_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.39ns)   --->   "br label %.preheader" [sobel.c:7]   --->   Operation 23 'br' <Predicate = (!icmp_ln6)> <Delay = 1.39>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [sobel.c:18]   --->   Operation 24 'ret' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.25>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%j_0 = phi i9 [ %j, %2 ], [ 1, %.preheader.preheader ]"   --->   Operation 25 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln7 = zext i9 %j_0 to i10" [sobel.c:7]   --->   Operation 26 'zext' 'zext_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln7_1 = zext i9 %j_0 to i19" [sobel.c:7]   --->   Operation 27 'zext' 'zext_ln7_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln7_2 = zext i9 %j_0 to i11" [sobel.c:7]   --->   Operation 28 'zext' 'zext_ln7_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln7 = icmp eq i9 %j_0, -1" [sobel.c:7]   --->   Operation 29 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 510, i64 510, i64 510) nounwind"   --->   Operation 30 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln7, label %3, label %2" [sobel.c:7]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.67ns)   --->   "%add_ln8 = add i11 -513, %zext_ln7_2" [sobel.c:8]   --->   Operation 32 'add' 'add_ln8' <Predicate = (!icmp_ln7)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln8 = sext i11 %add_ln8 to i18" [sobel.c:8]   --->   Operation 33 'sext' 'sext_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.80ns)   --->   "%add_ln8_1 = add i18 %sext_ln8, %shl_ln8" [sobel.c:8]   --->   Operation 34 'add' 'add_ln8_1' <Predicate = (!icmp_ln7)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln8_2 = zext i18 %add_ln8_1 to i64" [sobel.c:8]   --->   Operation 35 'zext' 'zext_ln8_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%in_addr = getelementptr [262144 x i8]* %in_r, i64 0, i64 %zext_ln8_2" [sobel.c:8]   --->   Operation 36 'getelementptr' 'in_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (2.77ns)   --->   "%in_load = load i8* %in_addr, align 1" [sobel.c:8]   --->   Operation 37 'load' 'in_load' <Predicate = (!icmp_ln7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_3 : Operation 38 [1/1] (1.65ns)   --->   "%add_ln8_2 = add i9 -1, %j_0" [sobel.c:8]   --->   Operation 38 'add' 'add_ln8_2' <Predicate = (!icmp_ln7)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%add_ln8_3 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %i_0, i9 %add_ln8_2)" [sobel.c:8]   --->   Operation 39 'bitconcatenate' 'add_ln8_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln8_4 = zext i18 %add_ln8_3 to i64" [sobel.c:8]   --->   Operation 40 'zext' 'zext_ln8_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%in_addr_1 = getelementptr [262144 x i8]* %in_r, i64 0, i64 %zext_ln8_4" [sobel.c:8]   --->   Operation 41 'getelementptr' 'in_addr_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (2.77ns)   --->   "%in_load_1 = load i8* %in_addr_1, align 1" [sobel.c:8]   --->   Operation 42 'load' 'in_load_1' <Predicate = (!icmp_ln7)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_3 : Operation 43 [1/1] (1.80ns)   --->   "%add_ln8_4 = add i19 %zext_ln8, %zext_ln7_1" [sobel.c:8]   --->   Operation 43 'add' 'add_ln8_4' <Predicate = (!icmp_ln7)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.80ns)   --->   "%add_ln8_7 = add i19 %zext_ln8_1, %zext_ln7_1" [sobel.c:8]   --->   Operation 44 'add' 'add_ln8_7' <Predicate = (!icmp_ln7)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.65ns)   --->   "%i = add i9 %i_0, 1" [sobel.c:6]   --->   Operation 45 'add' 'i' <Predicate = (icmp_ln7)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %1" [sobel.c:6]   --->   Operation 46 'br' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.23>
ST_4 : Operation 47 [1/2] (2.77ns)   --->   "%in_load = load i8* %in_addr, align 1" [sobel.c:8]   --->   Operation 47 'load' 'in_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_4 : Operation 48 [1/2] (2.77ns)   --->   "%in_load_1 = load i8* %in_addr_1, align 1" [sobel.c:8]   --->   Operation 48 'load' 'in_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln8_6 = zext i19 %add_ln8_4 to i64" [sobel.c:8]   --->   Operation 49 'zext' 'zext_ln8_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%in_addr_2 = getelementptr [262144 x i8]* %in_r, i64 0, i64 %zext_ln8_6" [sobel.c:8]   --->   Operation 50 'getelementptr' 'in_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (2.77ns)   --->   "%in_load_2 = load i8* %in_addr_2, align 1" [sobel.c:8]   --->   Operation 51 'load' 'in_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_4 : Operation 52 [1/1] (1.66ns)   --->   "%add_ln8_5 = add i10 -511, %zext_ln7" [sobel.c:8]   --->   Operation 52 'add' 'add_ln8_5' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln8_1 = sext i10 %add_ln8_5 to i18" [sobel.c:8]   --->   Operation 53 'sext' 'sext_ln8_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.80ns)   --->   "%add_ln8_6 = add i18 %sext_ln8_1, %shl_ln8" [sobel.c:8]   --->   Operation 54 'add' 'add_ln8_6' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln8_8 = zext i18 %add_ln8_6 to i64" [sobel.c:8]   --->   Operation 55 'zext' 'zext_ln8_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%in_addr_3 = getelementptr [262144 x i8]* %in_r, i64 0, i64 %zext_ln8_8" [sobel.c:8]   --->   Operation 56 'getelementptr' 'in_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [2/2] (2.77ns)   --->   "%in_load_3 = load i8* %in_addr_3, align 1" [sobel.c:8]   --->   Operation 57 'load' 'in_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 5 <SV = 4> <Delay = 6.05>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln8_3 = zext i8 %in_load to i9" [sobel.c:8]   --->   Operation 58 'zext' 'zext_ln8_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%shl_ln8_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %in_load_1, i1 false)" [sobel.c:8]   --->   Operation 59 'bitconcatenate' 'shl_ln8_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln8_5 = zext i9 %shl_ln8_1 to i10" [sobel.c:8]   --->   Operation 60 'zext' 'zext_ln8_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/2] (2.77ns)   --->   "%in_load_2 = load i8* %in_addr_2, align 1" [sobel.c:8]   --->   Operation 61 'load' 'in_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln8_7 = zext i8 %in_load_2 to i9" [sobel.c:8]   --->   Operation 62 'zext' 'zext_ln8_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/2] (2.77ns)   --->   "%in_load_3 = load i8* %in_addr_3, align 1" [sobel.c:8]   --->   Operation 63 'load' 'in_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln8_10 = zext i19 %add_ln8_7 to i64" [sobel.c:8]   --->   Operation 64 'zext' 'zext_ln8_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%in_addr_4 = getelementptr [262144 x i8]* %in_r, i64 0, i64 %zext_ln8_10" [sobel.c:8]   --->   Operation 65 'getelementptr' 'in_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (2.77ns)   --->   "%in_load_4 = load i8* %in_addr_4, align 1" [sobel.c:8]   --->   Operation 66 'load' 'in_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln8_14 = zext i10 %add_ln8_5 to i18" [sobel.c:8]   --->   Operation 67 'zext' 'zext_ln8_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.80ns)   --->   "%add_ln8_8 = add i18 %zext_ln8_14, %shl_ln8" [sobel.c:8]   --->   Operation 68 'add' 'add_ln8_8' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln8_11 = zext i18 %add_ln8_8 to i64" [sobel.c:8]   --->   Operation 69 'zext' 'zext_ln8_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%in_addr_5 = getelementptr [262144 x i8]* %in_r, i64 0, i64 %zext_ln8_11" [sobel.c:8]   --->   Operation 70 'getelementptr' 'in_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (2.77ns)   --->   "%in_load_5 = load i8* %in_addr_5, align 1" [sobel.c:8]   --->   Operation 71 'load' 'in_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_5 : Operation 72 [1/1] (1.63ns)   --->   "%add_ln8_9 = add i9 %zext_ln8_3, %zext_ln8_7" [sobel.c:8]   --->   Operation 72 'add' 'add_ln8_9' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln8_17 = zext i9 %add_ln8_9 to i10" [sobel.c:8]   --->   Operation 73 'zext' 'zext_ln8_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.65ns)   --->   "%add_ln8_10 = add i10 %zext_ln8_17, %zext_ln8_5" [sobel.c:8]   --->   Operation 74 'add' 'add_ln8_10' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (1.63ns)   --->   "%sub_ln9 = sub i9 %zext_ln8_3, %zext_ln8_7" [sobel.c:9]   --->   Operation 75 'sub' 'sub_ln9' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.57>
ST_6 : Operation 76 [1/2] (2.77ns)   --->   "%in_load_4 = load i8* %in_addr_4, align 1" [sobel.c:8]   --->   Operation 76 'load' 'in_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_6 : Operation 77 [1/2] (2.77ns)   --->   "%in_load_5 = load i8* %in_addr_5, align 1" [sobel.c:8]   --->   Operation 77 'load' 'in_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln9 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i9(i1 true, i9 %j_0)" [sobel.c:9]   --->   Operation 78 'bitconcatenate' 'or_ln9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln9 = sext i10 %or_ln9 to i18" [sobel.c:9]   --->   Operation 79 'sext' 'sext_ln9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.80ns)   --->   "%add_ln9 = add i18 %sext_ln9, %shl_ln8" [sobel.c:9]   --->   Operation 80 'add' 'add_ln9' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i18 %add_ln9 to i64" [sobel.c:9]   --->   Operation 81 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%in_addr_6 = getelementptr [262144 x i8]* %in_r, i64 0, i64 %zext_ln9" [sobel.c:9]   --->   Operation 82 'getelementptr' 'in_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [2/2] (2.77ns)   --->   "%in_load_6 = load i8* %in_addr_6, align 1" [sobel.c:9]   --->   Operation 83 'load' 'in_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln9_2 = zext i10 %or_ln9 to i18" [sobel.c:9]   --->   Operation 84 'zext' 'zext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.80ns)   --->   "%add_ln9_1 = add i18 %zext_ln9_2, %shl_ln8" [sobel.c:9]   --->   Operation 85 'add' 'add_ln9_1' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln9_3 = zext i18 %add_ln9_1 to i64" [sobel.c:9]   --->   Operation 86 'zext' 'zext_ln9_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%in_addr_7 = getelementptr [262144 x i8]* %in_r, i64 0, i64 %zext_ln9_3" [sobel.c:9]   --->   Operation 87 'getelementptr' 'in_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [2/2] (2.77ns)   --->   "%in_load_7 = load i8* %in_addr_7, align 1" [sobel.c:9]   --->   Operation 88 'load' 'in_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>

State 7 <SV = 6> <Delay = 3.01>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln8_9 = zext i8 %in_load_3 to i10" [sobel.c:8]   --->   Operation 89 'zext' 'zext_ln8_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln8_16 = zext i8 %in_load_5 to i10" [sobel.c:8]   --->   Operation 90 'zext' 'zext_ln8_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/2] (2.77ns)   --->   "%in_load_6 = load i8* %in_addr_6, align 1" [sobel.c:9]   --->   Operation 91 'load' 'in_load_6' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_7 : Operation 92 [1/2] (2.77ns)   --->   "%in_load_7 = load i8* %in_addr_7, align 1" [sobel.c:9]   --->   Operation 92 'load' 'in_load_7' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln9_1 = sext i9 %sub_ln9 to i10" [sobel.c:9]   --->   Operation 93 'sext' 'sext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_2 = add i10 %sext_ln9_1, %zext_ln8_9" [sobel.c:9]   --->   Operation 94 'add' 'add_ln9_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/1] (3.01ns) (root node of TernaryAdder)   --->   "%sub_ln9_1 = sub i10 %add_ln9_2, %zext_ln8_16" [sobel.c:9]   --->   Operation 95 'sub' 'sub_ln9_1' <Predicate = true> <Delay = 3.01> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 7.90>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln8_12 = zext i8 %in_load_3 to i11" [sobel.c:8]   --->   Operation 96 'zext' 'zext_ln8_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln8_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %in_load_4, i1 false)" [sobel.c:8]   --->   Operation 97 'bitconcatenate' 'shl_ln8_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln8_13 = zext i9 %shl_ln8_2 to i11" [sobel.c:8]   --->   Operation 98 'zext' 'zext_ln8_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln8_15 = zext i8 %in_load_5 to i11" [sobel.c:8]   --->   Operation 99 'zext' 'zext_ln8_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln8_18 = zext i10 %add_ln8_10 to i11" [sobel.c:8]   --->   Operation 100 'zext' 'zext_ln8_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (1.66ns)   --->   "%sub_ln8 = sub i11 %zext_ln8_12, %zext_ln8_18" [sobel.c:8]   --->   Operation 101 'sub' 'sub_ln8' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln8_3 = shl i8 %in_load_4, 1" [sobel.c:8]   --->   Operation 102 'shl' 'shl_ln8_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln8 = trunc i11 %sub_ln8 to i8" [sobel.c:8]   --->   Operation 103 'trunc' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln8_11 = add i11 %sub_ln8, %zext_ln8_15" [sobel.c:8]   --->   Operation 104 'add' 'add_ln8_11' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 105 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%gx_sum = add i11 %add_ln8_11, %zext_ln8_13" [sobel.c:8]   --->   Operation 105 'add' 'gx_sum' <Predicate = true> <Delay = 3.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln9_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %in_load_6, i1 false)" [sobel.c:9]   --->   Operation 106 'bitconcatenate' 'shl_ln9_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i9 %shl_ln9_1 to i11" [sobel.c:9]   --->   Operation 107 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln9 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %in_load_7, i1 false)" [sobel.c:9]   --->   Operation 108 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln9_4 = zext i9 %shl_ln9 to i11" [sobel.c:9]   --->   Operation 109 'zext' 'zext_ln9_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln9_2 = sext i10 %sub_ln9_1 to i11" [sobel.c:9]   --->   Operation 110 'sext' 'sext_ln9_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln9_3 = add i11 %zext_ln9_1, %sext_ln9_2" [sobel.c:9]   --->   Operation 111 'add' 'add_ln9_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 112 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%gy_sum = sub i11 %add_ln9_3, %zext_ln9_4" [sobel.c:9]   --->   Operation 112 'sub' 'gy_sum' <Predicate = true> <Delay = 3.04> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln12)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %gx_sum, i32 10)" [sobel.c:10]   --->   Operation 113 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10_1 = add i8 %trunc_ln8, %shl_ln8_3" [sobel.c:10]   --->   Operation 114 'add' 'add_ln10_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 115 [1/1] (2.97ns) (root node of TernaryAdder)   --->   "%add_ln10 = add i8 %add_ln10_1, %in_load_5" [sobel.c:10]   --->   Operation 115 'add' 'add_ln10' <Predicate = true> <Delay = 2.97> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 116 [1/1] (1.63ns)   --->   "%sub_ln10 = sub i8 0, %add_ln10" [sobel.c:10]   --->   Operation 116 'sub' 'sub_ln10' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln12)   --->   "%select_ln10 = select i1 %tmp, i8 %sub_ln10, i8 %add_ln10" [sobel.c:10]   --->   Operation 117 'select' 'select_ln10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln12)   --->   "%tmp_1 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %gy_sum, i32 10)" [sobel.c:11]   --->   Operation 118 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i11 %gy_sum to i8" [sobel.c:11]   --->   Operation 119 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (1.63ns)   --->   "%sub_ln11 = sub i8 0, %trunc_ln11" [sobel.c:11]   --->   Operation 120 'sub' 'sub_ln11' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln12)   --->   "%select_ln11 = select i1 %tmp_1, i8 %sub_ln11, i8 %trunc_ln11" [sobel.c:11]   --->   Operation 121 'select' 'select_ln11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (1.63ns) (out node of the LUT)   --->   "%add_ln12 = add i8 %select_ln11, %select_ln10" [sobel.c:12]   --->   Operation 122 'add' 'add_ln12' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.77>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%add_ln12_1 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %i_0, i9 %j_0)" [sobel.c:12]   --->   Operation 123 'bitconcatenate' 'add_ln12_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i18 %add_ln12_1 to i64" [sobel.c:12]   --->   Operation 124 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [262144 x i8]* %out_r, i64 0, i64 %zext_ln12" [sobel.c:12]   --->   Operation 125 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (2.77ns)   --->   "store i8 %add_ln12, i8* %out_addr, align 1" [sobel.c:13]   --->   Operation 126 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 262144> <RAM>
ST_9 : Operation 127 [1/1] (1.65ns)   --->   "%j = add i9 1, %j_0" [sobel.c:7]   --->   Operation 127 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "br label %.preheader" [sobel.c:7]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000]
br_ln6            (br               ) [ 0111111111]
i_0               (phi              ) [ 0011111111]
icmp_ln6          (icmp             ) [ 0011111111]
empty             (speclooptripcount) [ 0000000000]
br_ln6            (br               ) [ 0000000000]
shl_ln8           (bitconcatenate   ) [ 0001111111]
or_ln8            (or               ) [ 0000000000]
zext_ln8          (zext             ) [ 0001111111]
or_ln8_1          (or               ) [ 0000000000]
zext_ln8_1        (zext             ) [ 0001111111]
br_ln7            (br               ) [ 0011111111]
ret_ln18          (ret              ) [ 0000000000]
j_0               (phi              ) [ 0001111111]
zext_ln7          (zext             ) [ 0000100000]
zext_ln7_1        (zext             ) [ 0000000000]
zext_ln7_2        (zext             ) [ 0000000000]
icmp_ln7          (icmp             ) [ 0011111111]
empty_2           (speclooptripcount) [ 0000000000]
br_ln7            (br               ) [ 0000000000]
add_ln8           (add              ) [ 0000000000]
sext_ln8          (sext             ) [ 0000000000]
add_ln8_1         (add              ) [ 0000000000]
zext_ln8_2        (zext             ) [ 0000000000]
in_addr           (getelementptr    ) [ 0000100000]
add_ln8_2         (add              ) [ 0000000000]
add_ln8_3         (bitconcatenate   ) [ 0000000000]
zext_ln8_4        (zext             ) [ 0000000000]
in_addr_1         (getelementptr    ) [ 0000100000]
add_ln8_4         (add              ) [ 0000100000]
add_ln8_7         (add              ) [ 0000110000]
i                 (add              ) [ 0111111111]
br_ln6            (br               ) [ 0111111111]
in_load           (load             ) [ 0000010000]
in_load_1         (load             ) [ 0000010000]
zext_ln8_6        (zext             ) [ 0000000000]
in_addr_2         (getelementptr    ) [ 0000010000]
add_ln8_5         (add              ) [ 0000010000]
sext_ln8_1        (sext             ) [ 0000000000]
add_ln8_6         (add              ) [ 0000000000]
zext_ln8_8        (zext             ) [ 0000000000]
in_addr_3         (getelementptr    ) [ 0000010000]
zext_ln8_3        (zext             ) [ 0000000000]
shl_ln8_1         (bitconcatenate   ) [ 0000000000]
zext_ln8_5        (zext             ) [ 0000000000]
in_load_2         (load             ) [ 0000000000]
zext_ln8_7        (zext             ) [ 0000000000]
in_load_3         (load             ) [ 0000001110]
zext_ln8_10       (zext             ) [ 0000000000]
in_addr_4         (getelementptr    ) [ 0000001000]
zext_ln8_14       (zext             ) [ 0000000000]
add_ln8_8         (add              ) [ 0000000000]
zext_ln8_11       (zext             ) [ 0000000000]
in_addr_5         (getelementptr    ) [ 0000001000]
add_ln8_9         (add              ) [ 0000000000]
zext_ln8_17       (zext             ) [ 0000000000]
add_ln8_10        (add              ) [ 0000001110]
sub_ln9           (sub              ) [ 0000001100]
in_load_4         (load             ) [ 0000000110]
in_load_5         (load             ) [ 0000000110]
or_ln9            (bitconcatenate   ) [ 0000000000]
sext_ln9          (sext             ) [ 0000000000]
add_ln9           (add              ) [ 0000000000]
zext_ln9          (zext             ) [ 0000000000]
in_addr_6         (getelementptr    ) [ 0000000100]
zext_ln9_2        (zext             ) [ 0000000000]
add_ln9_1         (add              ) [ 0000000000]
zext_ln9_3        (zext             ) [ 0000000000]
in_addr_7         (getelementptr    ) [ 0000000100]
zext_ln8_9        (zext             ) [ 0000000000]
zext_ln8_16       (zext             ) [ 0000000000]
in_load_6         (load             ) [ 0000000010]
in_load_7         (load             ) [ 0000000010]
sext_ln9_1        (sext             ) [ 0000000000]
add_ln9_2         (add              ) [ 0000000000]
sub_ln9_1         (sub              ) [ 0000000010]
zext_ln8_12       (zext             ) [ 0000000000]
shl_ln8_2         (bitconcatenate   ) [ 0000000000]
zext_ln8_13       (zext             ) [ 0000000000]
zext_ln8_15       (zext             ) [ 0000000000]
zext_ln8_18       (zext             ) [ 0000000000]
sub_ln8           (sub              ) [ 0000000000]
shl_ln8_3         (shl              ) [ 0000000000]
trunc_ln8         (trunc            ) [ 0000000000]
add_ln8_11        (add              ) [ 0000000000]
gx_sum            (add              ) [ 0000000000]
shl_ln9_1         (bitconcatenate   ) [ 0000000000]
zext_ln9_1        (zext             ) [ 0000000000]
shl_ln9           (bitconcatenate   ) [ 0000000000]
zext_ln9_4        (zext             ) [ 0000000000]
sext_ln9_2        (sext             ) [ 0000000000]
add_ln9_3         (add              ) [ 0000000000]
gy_sum            (sub              ) [ 0000000000]
tmp               (bitselect        ) [ 0000000000]
add_ln10_1        (add              ) [ 0000000000]
add_ln10          (add              ) [ 0000000000]
sub_ln10          (sub              ) [ 0000000000]
select_ln10       (select           ) [ 0000000000]
tmp_1             (bitselect        ) [ 0000000000]
trunc_ln11        (trunc            ) [ 0000000000]
sub_ln11          (sub              ) [ 0000000000]
select_ln11       (select           ) [ 0000000000]
add_ln12          (add              ) [ 0000000001]
add_ln12_1        (bitconcatenate   ) [ 0000000000]
zext_ln12         (zext             ) [ 0000000000]
out_addr          (getelementptr    ) [ 0000000000]
store_ln13        (store            ) [ 0000000000]
j                 (add              ) [ 0011111111]
br_ln7            (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="sobel_filter_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i9.i9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="in_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="8" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="18" slack="0"/>
<pin id="52" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="18" slack="0"/>
<pin id="57" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="0" slack="0"/>
<pin id="68" dir="0" index="4" bw="18" slack="2147483647"/>
<pin id="69" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="70" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="59" dir="1" index="3" bw="8" slack="0"/>
<pin id="71" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_load/3 in_load_1/3 in_load_2/4 in_load_3/4 in_load_4/5 in_load_5/5 in_load_6/6 in_load_7/6 "/>
</bind>
</comp>

<comp id="61" class="1004" name="in_addr_1_gep_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="0"/>
<pin id="63" dir="0" index="1" bw="1" slack="0"/>
<pin id="64" dir="0" index="2" bw="18" slack="0"/>
<pin id="65" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_1/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="in_addr_2_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="8" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="19" slack="0"/>
<pin id="77" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_2/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="in_addr_3_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="8" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="18" slack="0"/>
<pin id="85" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_3/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="in_addr_4_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="19" slack="0"/>
<pin id="93" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_4/5 "/>
</bind>
</comp>

<comp id="97" class="1004" name="in_addr_5_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="18" slack="0"/>
<pin id="101" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_5/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="in_addr_6_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="18" slack="0"/>
<pin id="109" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_6/6 "/>
</bind>
</comp>

<comp id="113" class="1004" name="in_addr_7_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="18" slack="0"/>
<pin id="117" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_addr_7/6 "/>
</bind>
</comp>

<comp id="121" class="1004" name="out_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="18" slack="0"/>
<pin id="125" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/9 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln13_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="18" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="1"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/9 "/>
</bind>
</comp>

<comp id="134" class="1005" name="i_0_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="1"/>
<pin id="136" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_0_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="9" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="j_0_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="9" slack="1"/>
<pin id="148" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="j_0_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="1"/>
<pin id="160" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_load in_load_3 "/>
</bind>
</comp>

<comp id="163" class="1005" name="reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="1"/>
<pin id="165" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_load_1 in_load_4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln6_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="9" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="shl_ln8_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="18" slack="0"/>
<pin id="176" dir="0" index="1" bw="9" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln8/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="or_ln8_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="18" slack="0"/>
<pin id="184" dir="0" index="1" bw="10" slack="0"/>
<pin id="185" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln8/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="zext_ln8_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="18" slack="0"/>
<pin id="190" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="or_ln8_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="18" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln8_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="zext_ln8_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="18" slack="0"/>
<pin id="200" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_1/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln7_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="0"/>
<pin id="204" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln7_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="0"/>
<pin id="208" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln7_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="9" slack="0"/>
<pin id="212" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln7_2/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln7_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln8_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="0" index="1" bw="9" slack="0"/>
<pin id="223" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sext_ln8_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="0"/>
<pin id="228" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln8_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="0" index="1" bw="18" slack="1"/>
<pin id="233" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_1/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln8_2_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="18" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_2/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln8_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="9" slack="0"/>
<pin id="243" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_2/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln8_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="18" slack="0"/>
<pin id="248" dir="0" index="1" bw="9" slack="1"/>
<pin id="249" dir="0" index="2" bw="9" slack="0"/>
<pin id="250" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln8_3/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln8_4_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="18" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_4/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln8_4_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="18" slack="1"/>
<pin id="261" dir="0" index="1" bw="9" slack="0"/>
<pin id="262" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_4/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln8_7_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="18" slack="1"/>
<pin id="266" dir="0" index="1" bw="9" slack="0"/>
<pin id="267" dir="1" index="2" bw="19" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_7/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="i_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="9" slack="1"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln8_6_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="19" slack="1"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_6/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln8_5_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="0"/>
<pin id="281" dir="0" index="1" bw="9" slack="1"/>
<pin id="282" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_5/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sext_ln8_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8_1/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln8_6_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="0" index="1" bw="18" slack="2"/>
<pin id="291" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_6/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln8_8_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="18" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_8/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln8_3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_3/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="shl_ln8_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="0"/>
<pin id="304" dir="0" index="1" bw="8" slack="1"/>
<pin id="305" dir="0" index="2" bw="1" slack="0"/>
<pin id="306" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln8_1/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="zext_ln8_5_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="0"/>
<pin id="312" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_5/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln8_7_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_7/5 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln8_10_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="19" slack="2"/>
<pin id="320" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_10/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln8_14_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="1"/>
<pin id="324" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_14/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln8_8_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="18" slack="3"/>
<pin id="328" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_8/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln8_11_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="18" slack="0"/>
<pin id="332" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_11/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln8_9_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="8" slack="0"/>
<pin id="338" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_9/5 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln8_17_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="9" slack="0"/>
<pin id="343" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_17/5 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln8_10_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="0" index="1" bw="9" slack="0"/>
<pin id="348" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_10/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="sub_ln9_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="0"/>
<pin id="353" dir="0" index="1" bw="8" slack="0"/>
<pin id="354" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln9/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="or_ln9_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="9" slack="3"/>
<pin id="361" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln9/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="sext_ln9_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="0"/>
<pin id="367" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln9_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="0"/>
<pin id="371" dir="0" index="1" bw="18" slack="4"/>
<pin id="372" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/6 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln9_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="18" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/6 "/>
</bind>
</comp>

<comp id="379" class="1004" name="zext_ln9_2_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="0"/>
<pin id="381" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_2/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln9_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="0"/>
<pin id="385" dir="0" index="1" bw="18" slack="4"/>
<pin id="386" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_1/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln9_3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="18" slack="0"/>
<pin id="390" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_3/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln8_9_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="2"/>
<pin id="395" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_9/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln8_16_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="1"/>
<pin id="399" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_16/7 "/>
</bind>
</comp>

<comp id="400" class="1004" name="sext_ln9_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="9" slack="2"/>
<pin id="402" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_1/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln9_2_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="0"/>
<pin id="406" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_2/7 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sub_ln9_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="0"/>
<pin id="411" dir="0" index="1" bw="8" slack="0"/>
<pin id="412" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln9_1/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln8_12_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="3"/>
<pin id="417" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_12/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="shl_ln8_2_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="9" slack="0"/>
<pin id="421" dir="0" index="1" bw="8" slack="2"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln8_2/8 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln8_13_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="9" slack="0"/>
<pin id="429" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_13/8 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln8_15_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="2"/>
<pin id="433" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_15/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln8_18_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="3"/>
<pin id="436" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8_18/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="sub_ln8_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="10" slack="0"/>
<pin id="440" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln8/8 "/>
</bind>
</comp>

<comp id="443" class="1004" name="shl_ln8_3_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="2"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln8_3/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="trunc_ln8_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="11" slack="0"/>
<pin id="451" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln8/8 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln8_11_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="11" slack="0"/>
<pin id="455" dir="0" index="1" bw="8" slack="0"/>
<pin id="456" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_11/8 "/>
</bind>
</comp>

<comp id="459" class="1004" name="gx_sum_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="11" slack="0"/>
<pin id="461" dir="0" index="1" bw="9" slack="0"/>
<pin id="462" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="gx_sum/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="shl_ln9_1_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="9" slack="0"/>
<pin id="467" dir="0" index="1" bw="8" slack="1"/>
<pin id="468" dir="0" index="2" bw="1" slack="0"/>
<pin id="469" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln9_1/8 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln9_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="9" slack="0"/>
<pin id="474" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_1/8 "/>
</bind>
</comp>

<comp id="476" class="1004" name="shl_ln9_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="9" slack="0"/>
<pin id="478" dir="0" index="1" bw="8" slack="1"/>
<pin id="479" dir="0" index="2" bw="1" slack="0"/>
<pin id="480" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln9/8 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln9_4_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="0"/>
<pin id="485" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9_4/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sext_ln9_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="1"/>
<pin id="489" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_2/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln9_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="9" slack="0"/>
<pin id="492" dir="0" index="1" bw="10" slack="0"/>
<pin id="493" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_3/8 "/>
</bind>
</comp>

<comp id="496" class="1004" name="gy_sum_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="0" index="1" bw="9" slack="0"/>
<pin id="499" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="gy_sum/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="11" slack="0"/>
<pin id="505" dir="0" index="2" bw="5" slack="0"/>
<pin id="506" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="510" class="1004" name="add_ln10_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="0"/>
<pin id="512" dir="0" index="1" bw="8" slack="0"/>
<pin id="513" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/8 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln10_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="0"/>
<pin id="518" dir="0" index="1" bw="8" slack="2"/>
<pin id="519" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/8 "/>
</bind>
</comp>

<comp id="521" class="1004" name="sub_ln10_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="8" slack="0"/>
<pin id="524" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln10/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="select_ln10_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="0"/>
<pin id="529" dir="0" index="1" bw="8" slack="0"/>
<pin id="530" dir="0" index="2" bw="8" slack="0"/>
<pin id="531" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/8 "/>
</bind>
</comp>

<comp id="535" class="1004" name="tmp_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="11" slack="0"/>
<pin id="538" dir="0" index="2" bw="5" slack="0"/>
<pin id="539" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="543" class="1004" name="trunc_ln11_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="11" slack="0"/>
<pin id="545" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/8 "/>
</bind>
</comp>

<comp id="547" class="1004" name="sub_ln11_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="8" slack="0"/>
<pin id="550" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln11/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="select_ln11_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="8" slack="0"/>
<pin id="556" dir="0" index="2" bw="8" slack="0"/>
<pin id="557" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="add_ln12_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="0"/>
<pin id="563" dir="0" index="1" bw="8" slack="0"/>
<pin id="564" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/8 "/>
</bind>
</comp>

<comp id="567" class="1004" name="add_ln12_1_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="18" slack="0"/>
<pin id="569" dir="0" index="1" bw="9" slack="7"/>
<pin id="570" dir="0" index="2" bw="9" slack="6"/>
<pin id="571" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln12_1/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln12_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="18" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/9 "/>
</bind>
</comp>

<comp id="580" class="1004" name="j_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="9" slack="6"/>
<pin id="583" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/9 "/>
</bind>
</comp>

<comp id="589" class="1005" name="shl_ln8_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="18" slack="1"/>
<pin id="591" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln8 "/>
</bind>
</comp>

<comp id="598" class="1005" name="zext_ln8_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="19" slack="1"/>
<pin id="600" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln8 "/>
</bind>
</comp>

<comp id="603" class="1005" name="zext_ln8_1_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="19" slack="1"/>
<pin id="605" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln8_1 "/>
</bind>
</comp>

<comp id="608" class="1005" name="zext_ln7_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="10" slack="1"/>
<pin id="610" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln7 "/>
</bind>
</comp>

<comp id="616" class="1005" name="in_addr_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="18" slack="1"/>
<pin id="618" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="in_addr "/>
</bind>
</comp>

<comp id="621" class="1005" name="in_addr_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="18" slack="1"/>
<pin id="623" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_1 "/>
</bind>
</comp>

<comp id="626" class="1005" name="add_ln8_4_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="19" slack="1"/>
<pin id="628" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln8_4 "/>
</bind>
</comp>

<comp id="631" class="1005" name="add_ln8_7_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="19" slack="2"/>
<pin id="633" dir="1" index="1" bw="19" slack="2"/>
</pin_list>
<bind>
<opset="add_ln8_7 "/>
</bind>
</comp>

<comp id="636" class="1005" name="i_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="9" slack="1"/>
<pin id="638" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="641" class="1005" name="in_addr_2_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="18" slack="1"/>
<pin id="643" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_2 "/>
</bind>
</comp>

<comp id="646" class="1005" name="add_ln8_5_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="10" slack="1"/>
<pin id="648" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln8_5 "/>
</bind>
</comp>

<comp id="651" class="1005" name="in_addr_3_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="18" slack="1"/>
<pin id="653" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_3 "/>
</bind>
</comp>

<comp id="656" class="1005" name="in_addr_4_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="18" slack="1"/>
<pin id="658" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_4 "/>
</bind>
</comp>

<comp id="661" class="1005" name="in_addr_5_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="18" slack="1"/>
<pin id="663" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_5 "/>
</bind>
</comp>

<comp id="666" class="1005" name="add_ln8_10_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="10" slack="3"/>
<pin id="668" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln8_10 "/>
</bind>
</comp>

<comp id="671" class="1005" name="sub_ln9_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="9" slack="2"/>
<pin id="673" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln9 "/>
</bind>
</comp>

<comp id="676" class="1005" name="in_load_5_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="1"/>
<pin id="678" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_load_5 "/>
</bind>
</comp>

<comp id="683" class="1005" name="in_addr_6_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="18" slack="1"/>
<pin id="685" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_6 "/>
</bind>
</comp>

<comp id="688" class="1005" name="in_addr_7_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="18" slack="1"/>
<pin id="690" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="in_addr_7 "/>
</bind>
</comp>

<comp id="693" class="1005" name="in_load_6_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="1"/>
<pin id="695" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_load_6 "/>
</bind>
</comp>

<comp id="698" class="1005" name="in_load_7_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="1"/>
<pin id="700" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="in_load_7 "/>
</bind>
</comp>

<comp id="703" class="1005" name="sub_ln9_1_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="1"/>
<pin id="705" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln9_1 "/>
</bind>
</comp>

<comp id="708" class="1005" name="add_ln12_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="1"/>
<pin id="710" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="713" class="1005" name="j_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="9" slack="1"/>
<pin id="715" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="28" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="61" pin=0"/></net>

<net id="67"><net_src comp="28" pin="0"/><net_sink comp="61" pin=1"/></net>

<net id="72"><net_src comp="61" pin="3"/><net_sink comp="55" pin=2"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="28" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="73" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="81" pin="3"/><net_sink comp="55" pin=2"/></net>

<net id="94"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="89" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="97" pin="3"/><net_sink comp="55" pin=2"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="105" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="118"><net_src comp="0" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="113" pin="3"/><net_sink comp="55" pin=2"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="138" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="157"><net_src comp="150" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="161"><net_src comp="55" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="55" pin="7"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="55" pin="7"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="55" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="138" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="138" pin="4"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="20" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="186"><net_src comp="174" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="191"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="174" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="201"><net_src comp="192" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="150" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="150" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="150" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="150" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="12" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="210" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="244"><net_src comp="12" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="150" pin="4"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="134" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="240" pin="2"/><net_sink comp="246" pin=2"/></net>

<net id="257"><net_src comp="246" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="61" pin=2"/></net>

<net id="263"><net_src comp="206" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="206" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="134" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="10" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="283"><net_src comp="30" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="279" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="301"><net_src comp="158" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="32" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="163" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="55" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="329"><net_src comp="322" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="325" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="339"><net_src comp="298" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="314" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="310" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="298" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="314" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="36" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="38" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="146" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="368"><net_src comp="357" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="382"><net_src comp="357" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="383" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="396"><net_src comp="158" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="407"><net_src comp="400" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="393" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="397" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="158" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="32" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="163" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="34" pin="0"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="419" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="441"><net_src comp="415" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="163" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="40" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="437" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="437" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="431" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="453" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="427" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="32" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="34" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="475"><net_src comp="465" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="481"><net_src comp="32" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="34" pin="0"/><net_sink comp="476" pin=2"/></net>

<net id="486"><net_src comp="476" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="494"><net_src comp="472" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="487" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="483" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="42" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="459" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="44" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="514"><net_src comp="449" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="443" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="510" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="46" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="516" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="532"><net_src comp="502" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="521" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="516" pin="2"/><net_sink comp="527" pin=2"/></net>

<net id="540"><net_src comp="42" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="541"><net_src comp="496" pin="2"/><net_sink comp="535" pin=1"/></net>

<net id="542"><net_src comp="44" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="546"><net_src comp="496" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="551"><net_src comp="46" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="543" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="558"><net_src comp="535" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="559"><net_src comp="547" pin="2"/><net_sink comp="553" pin=1"/></net>

<net id="560"><net_src comp="543" pin="1"/><net_sink comp="553" pin=2"/></net>

<net id="565"><net_src comp="553" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="527" pin="3"/><net_sink comp="561" pin=1"/></net>

<net id="572"><net_src comp="18" pin="0"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="134" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="146" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="578"><net_src comp="567" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="584"><net_src comp="10" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="146" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="592"><net_src comp="174" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="594"><net_src comp="589" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="596"><net_src comp="589" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="597"><net_src comp="589" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="601"><net_src comp="188" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="606"><net_src comp="198" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="611"><net_src comp="202" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="619"><net_src comp="48" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="624"><net_src comp="61" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="629"><net_src comp="259" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="634"><net_src comp="264" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="639"><net_src comp="269" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="644"><net_src comp="73" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="649"><net_src comp="279" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="654"><net_src comp="81" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="659"><net_src comp="89" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="664"><net_src comp="97" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="669"><net_src comp="345" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="674"><net_src comp="351" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="679"><net_src comp="55" pin="7"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="682"><net_src comp="676" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="686"><net_src comp="105" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="55" pin=0"/></net>

<net id="691"><net_src comp="113" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="696"><net_src comp="55" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="701"><net_src comp="55" pin="7"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="706"><net_src comp="409" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="711"><net_src comp="561" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="716"><net_src comp="580" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="150" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {9 }
 - Input state : 
	Port: sobel_filter : in_r | {3 4 5 6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln6 : 1
		br_ln6 : 2
		shl_ln8 : 1
		or_ln8 : 2
		zext_ln8 : 2
		or_ln8_1 : 2
		zext_ln8_1 : 2
	State 3
		zext_ln7 : 1
		zext_ln7_1 : 1
		zext_ln7_2 : 1
		icmp_ln7 : 1
		br_ln7 : 2
		add_ln8 : 2
		sext_ln8 : 3
		add_ln8_1 : 4
		zext_ln8_2 : 5
		in_addr : 6
		in_load : 7
		add_ln8_2 : 1
		add_ln8_3 : 2
		zext_ln8_4 : 3
		in_addr_1 : 4
		in_load_1 : 5
		add_ln8_4 : 2
		add_ln8_7 : 2
	State 4
		in_addr_2 : 1
		in_load_2 : 2
		sext_ln8_1 : 1
		add_ln8_6 : 2
		zext_ln8_8 : 3
		in_addr_3 : 4
		in_load_3 : 5
	State 5
		zext_ln8_5 : 1
		zext_ln8_7 : 1
		in_addr_4 : 1
		in_load_4 : 2
		add_ln8_8 : 1
		zext_ln8_11 : 2
		in_addr_5 : 3
		in_load_5 : 4
		add_ln8_9 : 2
		zext_ln8_17 : 3
		add_ln8_10 : 4
		sub_ln9 : 2
	State 6
		sext_ln9 : 1
		add_ln9 : 2
		zext_ln9 : 3
		in_addr_6 : 4
		in_load_6 : 5
		zext_ln9_2 : 1
		add_ln9_1 : 2
		zext_ln9_3 : 3
		in_addr_7 : 4
		in_load_7 : 5
	State 7
		add_ln9_2 : 1
		sub_ln9_1 : 2
	State 8
		zext_ln8_13 : 1
		sub_ln8 : 1
		trunc_ln8 : 2
		add_ln8_11 : 2
		gx_sum : 3
		zext_ln9_1 : 1
		zext_ln9_4 : 1
		add_ln9_3 : 2
		gy_sum : 3
		tmp : 4
		add_ln10_1 : 3
		add_ln10 : 4
		sub_ln10 : 5
		select_ln10 : 6
		tmp_1 : 4
		trunc_ln11 : 4
		sub_ln11 : 5
		select_ln11 : 6
		add_ln12 : 7
	State 9
		zext_ln12 : 1
		out_addr : 2
		store_ln13 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |   add_ln8_fu_220   |    0    |    18   |
|          |  add_ln8_1_fu_230  |    0    |    25   |
|          |  add_ln8_2_fu_240  |    0    |    16   |
|          |  add_ln8_4_fu_259  |    0    |    25   |
|          |  add_ln8_7_fu_264  |    0    |    25   |
|          |      i_fu_269      |    0    |    16   |
|          |  add_ln8_5_fu_279  |    0    |    17   |
|          |  add_ln8_6_fu_288  |    0    |    25   |
|          |  add_ln8_8_fu_325  |    0    |    25   |
|          |  add_ln8_9_fu_335  |    0    |    15   |
|    add   |  add_ln8_10_fu_345 |    0    |    16   |
|          |   add_ln9_fu_369   |    0    |    25   |
|          |  add_ln9_1_fu_383  |    0    |    25   |
|          |  add_ln9_2_fu_403  |    0    |    8    |
|          |  add_ln8_11_fu_453 |    0    |    8    |
|          |    gx_sum_fu_459   |    0    |    8    |
|          |  add_ln9_3_fu_490  |    0    |    8    |
|          |  add_ln10_1_fu_510 |    0    |    8    |
|          |   add_ln10_fu_516  |    0    |    8    |
|          |   add_ln12_fu_561  |    0    |    15   |
|          |      j_fu_580      |    0    |    16   |
|----------|--------------------|---------|---------|
|          |   sub_ln9_fu_351   |    0    |    15   |
|          |  sub_ln9_1_fu_409  |    0    |    8    |
|    sub   |   sub_ln8_fu_437   |    0    |    17   |
|          |    gy_sum_fu_496   |    0    |    8    |
|          |   sub_ln10_fu_521  |    0    |    15   |
|          |   sub_ln11_fu_547  |    0    |    15   |
|----------|--------------------|---------|---------|
|   icmp   |   icmp_ln6_fu_168  |    0    |    13   |
|          |   icmp_ln7_fu_214  |    0    |    13   |
|----------|--------------------|---------|---------|
|  select  | select_ln10_fu_527 |    0    |    8    |
|          | select_ln11_fu_553 |    0    |    8    |
|----------|--------------------|---------|---------|
|          |   shl_ln8_fu_174   |    0    |    0    |
|          |  add_ln8_3_fu_246  |    0    |    0    |
|          |  shl_ln8_1_fu_302  |    0    |    0    |
|bitconcatenate|    or_ln9_fu_357   |    0    |    0    |
|          |  shl_ln8_2_fu_419  |    0    |    0    |
|          |  shl_ln9_1_fu_465  |    0    |    0    |
|          |   shl_ln9_fu_476   |    0    |    0    |
|          |  add_ln12_1_fu_567 |    0    |    0    |
|----------|--------------------|---------|---------|
|    or    |    or_ln8_fu_182   |    0    |    0    |
|          |   or_ln8_1_fu_192  |    0    |    0    |
|----------|--------------------|---------|---------|
|          |   zext_ln8_fu_188  |    0    |    0    |
|          |  zext_ln8_1_fu_198 |    0    |    0    |
|          |   zext_ln7_fu_202  |    0    |    0    |
|          |  zext_ln7_1_fu_206 |    0    |    0    |
|          |  zext_ln7_2_fu_210 |    0    |    0    |
|          |  zext_ln8_2_fu_235 |    0    |    0    |
|          |  zext_ln8_4_fu_254 |    0    |    0    |
|          |  zext_ln8_6_fu_275 |    0    |    0    |
|          |  zext_ln8_8_fu_293 |    0    |    0    |
|          |  zext_ln8_3_fu_298 |    0    |    0    |
|          |  zext_ln8_5_fu_310 |    0    |    0    |
|          |  zext_ln8_7_fu_314 |    0    |    0    |
|          | zext_ln8_10_fu_318 |    0    |    0    |
|   zext   | zext_ln8_14_fu_322 |    0    |    0    |
|          | zext_ln8_11_fu_330 |    0    |    0    |
|          | zext_ln8_17_fu_341 |    0    |    0    |
|          |   zext_ln9_fu_374  |    0    |    0    |
|          |  zext_ln9_2_fu_379 |    0    |    0    |
|          |  zext_ln9_3_fu_388 |    0    |    0    |
|          |  zext_ln8_9_fu_393 |    0    |    0    |
|          | zext_ln8_16_fu_397 |    0    |    0    |
|          | zext_ln8_12_fu_415 |    0    |    0    |
|          | zext_ln8_13_fu_427 |    0    |    0    |
|          | zext_ln8_15_fu_431 |    0    |    0    |
|          | zext_ln8_18_fu_434 |    0    |    0    |
|          |  zext_ln9_1_fu_472 |    0    |    0    |
|          |  zext_ln9_4_fu_483 |    0    |    0    |
|          |  zext_ln12_fu_575  |    0    |    0    |
|----------|--------------------|---------|---------|
|          |   sext_ln8_fu_226  |    0    |    0    |
|          |  sext_ln8_1_fu_284 |    0    |    0    |
|   sext   |   sext_ln9_fu_365  |    0    |    0    |
|          |  sext_ln9_1_fu_400 |    0    |    0    |
|          |  sext_ln9_2_fu_487 |    0    |    0    |
|----------|--------------------|---------|---------|
|    shl   |  shl_ln8_3_fu_443  |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  |  trunc_ln8_fu_449  |    0    |    0    |
|          |  trunc_ln11_fu_543 |    0    |    0    |
|----------|--------------------|---------|---------|
| bitselect|     tmp_fu_502     |    0    |    0    |
|          |    tmp_1_fu_535    |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   472   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln12_reg_708 |    8   |
|add_ln8_10_reg_666|   10   |
| add_ln8_4_reg_626|   19   |
| add_ln8_5_reg_646|   10   |
| add_ln8_7_reg_631|   19   |
|    i_0_reg_134   |    9   |
|     i_reg_636    |    9   |
| in_addr_1_reg_621|   18   |
| in_addr_2_reg_641|   18   |
| in_addr_3_reg_651|   18   |
| in_addr_4_reg_656|   18   |
| in_addr_5_reg_661|   18   |
| in_addr_6_reg_683|   18   |
| in_addr_7_reg_688|   18   |
|  in_addr_reg_616 |   18   |
| in_load_5_reg_676|    8   |
| in_load_6_reg_693|    8   |
| in_load_7_reg_698|    8   |
|    j_0_reg_146   |    9   |
|     j_reg_713    |    9   |
|      reg_158     |    8   |
|      reg_163     |    8   |
|  shl_ln8_reg_589 |   18   |
| sub_ln9_1_reg_703|   10   |
|  sub_ln9_reg_671 |    9   |
| zext_ln7_reg_608 |   10   |
|zext_ln8_1_reg_603|   19   |
| zext_ln8_reg_598 |   19   |
+------------------+--------+
|       Total      |   371  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   8  |  18  |   144  ||    41   |
| grp_access_fu_55 |  p2  |   8  |   0  |    0   ||    41   |
|    i_0_reg_134   |  p0  |   2  |   9  |   18   ||    9    |
|    j_0_reg_146   |  p0  |   2  |   9  |   18   ||    9    |
|      reg_158     |  p0  |   2  |   8  |   16   ||    9    |
|      reg_163     |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   212  ||  9.0668 ||   118   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   472  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   118  |
|  Register |    -   |   371  |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   371  |   590  |
+-----------+--------+--------+--------+
