[View]
Entity=sdr_sdram_tb
Architecture=
TopLevelType=3
[file:I:\CSCE611\mips_sram_s3\sim_src\board\sdram\source\compile_all.v]
File Time Lo=-1335455488
File Time Hi=29344102
Enabled=1
State=Compiled
[file:.\src\compile.do]
File Time Lo=-87985152
File Time Hi=30109986
Enabled=1
