// Seed: 1713426418
module module_0 (
    output tri1 id_0,
    output wand id_1,
    input  wire id_2,
    output wor  id_3,
    input  wire id_4,
    output tri0 id_5
);
  assign id_0 = id_4 < id_4;
  always @({id_4, 1} or posedge id_2) $display(id_2);
  supply0 id_7;
  assign module_1.type_12 = 0;
  always @(posedge 1) begin : LABEL_0
    id_7 = 1;
  end
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wand id_3,
    input tri0 id_4,
    output supply0 id_5,
    output tri1 id_6,
    output wor id_7,
    input wire id_8
    , id_10
);
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_1,
      id_6,
      id_8,
      id_5
  );
endmodule
