Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Nov  3 17:14:22 2019
| Host         : ace-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file TopBlockDesign_wrapper_control_sets_placed.rpt
| Design       : TopBlockDesign_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   150 |
| Unused register locations in slices containing registers |   213 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            1 |
|      4 |            7 |
|      5 |           11 |
|      6 |            2 |
|      7 |            2 |
|      8 |           48 |
|      9 |            4 |
|     10 |            2 |
|     12 |            6 |
|     13 |            2 |
|     14 |            2 |
|    16+ |           60 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             206 |           84 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             240 |           66 |
| Yes          | No                    | No                     |             640 |          175 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1733 |          497 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                                                              Enable Signal                                                                             |                                                                        Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                     | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][11]_i_1_n_0                                                                              |                1 |              1 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                     | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[24][11]_i_1_n_0                                                                              |                1 |              1 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                1 |              1 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                               |                1 |              2 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | TopBlockDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                1 |              4 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                        | TopBlockDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                    | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                           |                2 |              4 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                        | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                1 |              4 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                        | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                       | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                              |                2 |              4 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | TopBlockDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                1 |              4 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                     | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[34][5]_i_1_n_0                                                                               |                2 |              5 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                     | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[32][5]_i_1_n_0                                                                               |                2 |              5 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                     | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[28][5]_i_1_n_0                                                                               |                2 |              5 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                     | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                                               |                2 |              5 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                        | TopBlockDesign_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              5 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                     | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[36][5]_i_1_n_0                                                                               |                2 |              5 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                     | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][5]_i_1_n_0                                                                               |                2 |              5 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                     | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][5]_i_1_n_0                                                                               |                2 |              5 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              5 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                  | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                    | TopBlockDesign_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                        | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                               |                1 |              6 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                        | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                      |                2 |              7 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                          | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                 |                2 |              7 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                 | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                 | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                 | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                  | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/p_1_in[15]                                                                                           | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/p_1_in[23]                                                                                           | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/p_1_in[31]                                                                                           | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                 | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                 | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                  | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                 | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                 | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                 | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                3 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                  | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                3 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                  | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                  | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                3 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                  | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                  | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/p_1_in[23]                                                                                           | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/p_1_in[15]                                                                                           | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                  | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/p_1_in[31]                                                                                           | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                  | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                3 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/p_1_in[0]                                                                                            | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                2 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                 | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                        | TopBlockDesign_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                    |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                4 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                 | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                1 |              8 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/p_1_in[0]                                                                                            | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                3 |              9 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg1[0]_i_1_n_0                                                                                  | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                3 |              9 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                        | TopBlockDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                2 |              9 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                              | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                        |                2 |              9 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                        | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                        | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                3 |             10 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                        | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |                4 |             12 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                           | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                3 |             12 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                               |                2 |             12 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                               |                5 |             12 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                               |                6 |             12 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                               |                2 |             12 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                        | TopBlockDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             13 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                               |                4 |             13 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                               |                3 |             14 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                               |                3 |             14 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                       | TopBlockDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                2 |             16 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                            | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                   |                4 |             16 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0[0]                                                                      | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                3 |             16 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                        | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                7 |             16 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                               |                3 |             16 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                |                                                                                                                                                               |                3 |             18 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          |                                                                                                                                                               |                9 |             21 |
|  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                        | TopBlockDesign_i/DDS_0/inst/Accu[0]_i_1_n_0                                                                                                                   |                6 |             24 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                        | TopBlockDesign_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                8 |             24 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        |                                                                                                                                                               |               11 |             25 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                   |                                                                                                                                                               |                4 |             26 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | TopBlockDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                9 |             27 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                        | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                8 |             29 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                            | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                6 |             31 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                9 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               10 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               12 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_9[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               11 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                   | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               11 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               16 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               12 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                   | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               10 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               14 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                6 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                      | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                6 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                6 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               15 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_5[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                7 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                      | TopBlockDesign_i/DDS_Control_0/inst/DDS_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |               18 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                      | TopBlockDesign_i/DAC_Control_0/inst/DAC_Control_v1_0_S00_AXI_inst/slv_reg0[0]_i_1_n_0                                                                         |               10 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_6[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               10 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               10 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                8 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               13 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                6 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                7 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               11 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               14 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                8 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               11 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               14 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               13 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                8 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                6 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                   | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |               12 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                9 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                 | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                5 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                   | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                  |                7 |             32 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                       | TopBlockDesign_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |               12 |             33 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                               |               10 |             34 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                               |                6 |             35 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                               |                7 |             47 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                               |                9 |             47 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                               |                9 |             48 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                               |                8 |             48 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                               |               11 |             48 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                               |                9 |             48 |
|  TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                        | TopBlockDesign_i/DDS_0/inst/p_0_in0                                                                                                                           |               12 |             64 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             | TopBlockDesign_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                     |                                                                                                                                                               |               68 |            153 |
|  TopBlockDesign_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                        |                                                                                                                                                               |               85 |            207 |
+-------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


