<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Joe\dev\brus16\gowin\src\gowin_clkdiv\gowin_clkdiv.v<br>
C:\Users\Joe\dev\brus16\gowin\src\gowin_rpll\gowin_rpll.v<br>
C:\Users\Joe\dev\brus16\src\brus16_controller.sv<br>
C:\Users\Joe\dev\brus16\src\brus16_top.sv<br>
C:\Users\Joe\dev\brus16\src\bsram.sv<br>
C:\Users\Joe\dev\brus16\src\button_controller.sv<br>
C:\Users\Joe\dev\brus16\src\button_handler.sv<br>
C:\Users\Joe\dev\brus16\src\cpu\alu.sv<br>
C:\Users\Joe\dev\brus16\src\cpu\cpu.sv<br>
C:\Users\Joe\dev\brus16\src\cpu\rstack.sv<br>
C:\Users\Joe\dev\brus16\src\cpu\stack.sv<br>
C:\Users\Joe\dev\brus16\src\gpu\btree_mux.sv<br>
C:\Users\Joe\dev\brus16\src\gpu\btree_mux_layer.sv<br>
C:\Users\Joe\dev\brus16\src\gpu\comparator.sv<br>
C:\Users\Joe\dev\brus16\src\gpu\gpu.sv<br>
C:\Users\Joe\dev\brus16\src\gpu\gpu_mem.sv<br>
C:\Users\Joe\dev\brus16\src\hdmi.sv<br>
C:\Users\Joe\dev\brus16\src\prom.sv<br>
C:\Users\Joe\dev\brus16\src\rect_copy_controller.sv<br>
C:\Users\Joe\dev\brus16\src\vga_controller.sv<br>
C:\Users\Joe\dev\brus16\gowin\src\gowin_prom\gowin_prom.v<br>
C:\Users\Joe\dev\brus16\gowin\src\gowin_sdpb\gowin_sdpb.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Oct 16 22:38:26 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>brus16_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.609s, Elapsed time = 0h 0m 0.599s, Peak memory usage = 602.961MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.64s, Elapsed time = 0h 0m 0.613s, Peak memory usage = 602.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.207s, Peak memory usage = 602.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 602.961MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.336s, Peak memory usage = 602.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.038s, Peak memory usage = 602.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.04s, Peak memory usage = 602.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.021s, Peak memory usage = 602.961MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.5s, Elapsed time = 0h 0m 0.504s, Peak memory usage = 602.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.106s, Peak memory usage = 602.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.069s, Peak memory usage = 602.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 7s, Elapsed time = 0h 0m 7s, Peak memory usage = 602.961MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.281s, Elapsed time = 0h 0m 0.313s, Peak memory usage = 602.961MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.578s, Elapsed time = 0h 0m 0.596s, Peak memory usage = 602.961MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 11s, Elapsed time = 0h 0m 11s, Peak memory usage = 602.961MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>3309</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>428</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>819</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>163</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>1850</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>1830</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>355</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>548</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>927</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>2789</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>2789</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>57</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>56</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>64</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>64</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT18X18</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>5025(1894 LUT, 2789 ALU, 57 RAM16) / 8640</td>
<td>59%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>3309 / 6693</td>
<td>50%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>3309 / 6693</td>
<td>50%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>17 / 26</td>
<td>66%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000</td>
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>rPLL/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.937</td>
<td>126.000</td>
<td>0.000</td>
<td>3.968</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>rPLL/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>15.873</td>
<td>63.000</td>
<td>0.000</td>
<td>7.937</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>rPLL/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.810</td>
<td>42.000</td>
<td>0.000</td>
<td>11.905</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>rPLL/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>39.683</td>
<td>25.200</td>
<td>0.000</td>
<td>19.841</td>
<td>rPLL/rpll_inst/CLKOUT</td>
<td>rPLL/rpll_inst/CLKOUT.default_gen_clk</td>
<td>clkDIV/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>25.200(MHz)</td>
<td>37.868(MHz)</td>
<td>13</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_628_DIAREG_G_9_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>3396</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/sp_2_s2/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>cpu/sp_2_s2/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/sp_minus_1_4_s7/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu/sp_minus_1_4_s7/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/sp_minus_1_5_s4/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>cpu/sp_minus_1_5_s4/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack/data_DOL_12_G[0]_s2/I2</td>
</tr>
<tr>
<td>7.811</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack/data_DOL_12_G[0]_s2/F</td>
</tr>
<tr>
<td>8.771</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack/data_DOL_12_G[0]_s0/I1</td>
</tr>
<tr>
<td>8.920</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu/stack/data_DOL_12_G[0]_s0/O</td>
</tr>
<tr>
<td>9.880</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/cpu_mem_dout_4_s/I0</td>
</tr>
<tr>
<td>10.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>cpu/cpu_mem_dout_4_s/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/alu/n25_s6/I1</td>
</tr>
<tr>
<td>12.971</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu/alu/n25_s6/F</td>
</tr>
<tr>
<td>13.931</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/alu/n27_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu/alu/n27_s4/F</td>
</tr>
<tr>
<td>15.990</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s18/I1</td>
</tr>
<tr>
<td>17.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s18/F</td>
</tr>
<tr>
<td>18.049</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s15/I0</td>
</tr>
<tr>
<td>19.081</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s15/F</td>
</tr>
<tr>
<td>20.041</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s12/I0</td>
</tr>
<tr>
<td>21.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s12/F</td>
</tr>
<tr>
<td>22.033</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s9/I2</td>
</tr>
<tr>
<td>22.855</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s9/F</td>
</tr>
<tr>
<td>23.815</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s8/I1</td>
</tr>
<tr>
<td>24.914</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s8/F</td>
</tr>
<tr>
<td>25.874</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s21/I3</td>
</tr>
<tr>
<td>26.500</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>cpu/stack_top_new_9_s21/F</td>
</tr>
<tr>
<td>27.460</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack/data_628_DIAREG_G_9_s/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>3396</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/stack/data_628_DIAREG_G_9_s/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/stack/data_628_DIAREG_G_9_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.109, 46.560%; route: 13.440, 51.678%; tC2Q: 0.458, 1.762%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.485</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.250</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_628_DIAREG_G_11_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>3396</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/sp_2_s2/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>cpu/sp_2_s2/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/sp_minus_1_4_s7/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu/sp_minus_1_4_s7/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/sp_minus_1_5_s4/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>cpu/sp_minus_1_5_s4/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack/data_DOL_18_G[0]_s2/I2</td>
</tr>
<tr>
<td>7.811</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack/data_DOL_18_G[0]_s2/F</td>
</tr>
<tr>
<td>8.771</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack/data_DOL_18_G[0]_s0/I1</td>
</tr>
<tr>
<td>8.920</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu/stack/data_DOL_18_G[0]_s0/O</td>
</tr>
<tr>
<td>9.880</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/cpu_mem_dout_6_s/I0</td>
</tr>
<tr>
<td>10.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>cpu/cpu_mem_dout_6_s/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/alu/n23_s5/I1</td>
</tr>
<tr>
<td>12.971</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu/alu/n23_s5/F</td>
</tr>
<tr>
<td>13.931</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/alu/n25_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu/alu/n25_s4/F</td>
</tr>
<tr>
<td>15.990</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_11_s18/I1</td>
</tr>
<tr>
<td>17.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_11_s18/F</td>
</tr>
<tr>
<td>18.049</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_11_s15/I2</td>
</tr>
<tr>
<td>18.871</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_11_s15/F</td>
</tr>
<tr>
<td>19.831</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_11_s12/I0</td>
</tr>
<tr>
<td>20.863</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_11_s12/F</td>
</tr>
<tr>
<td>21.823</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_11_s9/I2</td>
</tr>
<tr>
<td>22.645</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_11_s9/F</td>
</tr>
<tr>
<td>23.605</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_11_s8/I1</td>
</tr>
<tr>
<td>24.704</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_11_s8/F</td>
</tr>
<tr>
<td>25.664</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_11_s21/I3</td>
</tr>
<tr>
<td>26.290</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>cpu/stack_top_new_11_s21/F</td>
</tr>
<tr>
<td>27.250</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack/data_628_DIAREG_G_11_s/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>3396</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/stack/data_628_DIAREG_G_11_s/CLK</td>
</tr>
<tr>
<td>40.736</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/stack/data_628_DIAREG_G_11_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.899, 46.125%; route: 13.440, 52.098%; tC2Q: 0.458, 1.777%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_3_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>3396</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/sp_2_s2/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>cpu/sp_2_s2/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/sp_minus_1_4_s7/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu/sp_minus_1_4_s7/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/sp_minus_1_5_s4/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>cpu/sp_minus_1_5_s4/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack/data_DOL_12_G[0]_s2/I2</td>
</tr>
<tr>
<td>7.811</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack/data_DOL_12_G[0]_s2/F</td>
</tr>
<tr>
<td>8.771</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack/data_DOL_12_G[0]_s0/I1</td>
</tr>
<tr>
<td>8.920</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu/stack/data_DOL_12_G[0]_s0/O</td>
</tr>
<tr>
<td>9.880</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/cpu_mem_dout_4_s/I0</td>
</tr>
<tr>
<td>10.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>cpu/cpu_mem_dout_4_s/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/alu/n25_s6/I1</td>
</tr>
<tr>
<td>12.971</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu/alu/n25_s6/F</td>
</tr>
<tr>
<td>13.931</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/alu/n27_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu/alu/n27_s4/F</td>
</tr>
<tr>
<td>15.990</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s18/I1</td>
</tr>
<tr>
<td>17.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s18/F</td>
</tr>
<tr>
<td>18.049</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s15/I0</td>
</tr>
<tr>
<td>19.081</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s15/F</td>
</tr>
<tr>
<td>20.041</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s12/I0</td>
</tr>
<tr>
<td>21.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s12/F</td>
</tr>
<tr>
<td>22.033</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s9/I2</td>
</tr>
<tr>
<td>22.855</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s9/F</td>
</tr>
<tr>
<td>23.815</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s8/I1</td>
</tr>
<tr>
<td>24.914</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s8/F</td>
</tr>
<tr>
<td>25.874</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s21/I3</td>
</tr>
<tr>
<td>26.500</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>cpu/stack_top_new_9_s21/F</td>
</tr>
<tr>
<td>27.460</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack/data_data_3_2_s/DI[1]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>3396</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/stack/data_data_3_2_s/CLK</td>
</tr>
<tr>
<td>41.092</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/stack/data_data_3_2_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.109, 46.560%; route: 13.440, 51.678%; tC2Q: 0.458, 1.762%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_2_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>3396</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/sp_2_s2/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>cpu/sp_2_s2/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/sp_minus_1_4_s7/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu/sp_minus_1_4_s7/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/sp_minus_1_5_s4/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>cpu/sp_minus_1_5_s4/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack/data_DOL_12_G[0]_s2/I2</td>
</tr>
<tr>
<td>7.811</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack/data_DOL_12_G[0]_s2/F</td>
</tr>
<tr>
<td>8.771</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack/data_DOL_12_G[0]_s0/I1</td>
</tr>
<tr>
<td>8.920</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu/stack/data_DOL_12_G[0]_s0/O</td>
</tr>
<tr>
<td>9.880</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/cpu_mem_dout_4_s/I0</td>
</tr>
<tr>
<td>10.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>cpu/cpu_mem_dout_4_s/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/alu/n25_s6/I1</td>
</tr>
<tr>
<td>12.971</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu/alu/n25_s6/F</td>
</tr>
<tr>
<td>13.931</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/alu/n27_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu/alu/n27_s4/F</td>
</tr>
<tr>
<td>15.990</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s18/I1</td>
</tr>
<tr>
<td>17.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s18/F</td>
</tr>
<tr>
<td>18.049</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s15/I0</td>
</tr>
<tr>
<td>19.081</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s15/F</td>
</tr>
<tr>
<td>20.041</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s12/I0</td>
</tr>
<tr>
<td>21.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s12/F</td>
</tr>
<tr>
<td>22.033</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s9/I2</td>
</tr>
<tr>
<td>22.855</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s9/F</td>
</tr>
<tr>
<td>23.815</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s8/I1</td>
</tr>
<tr>
<td>24.914</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s8/F</td>
</tr>
<tr>
<td>25.874</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s21/I3</td>
</tr>
<tr>
<td>26.500</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>cpu/stack_top_new_9_s21/F</td>
</tr>
<tr>
<td>27.460</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack/data_data_2_2_s/DI[1]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>3396</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/stack/data_data_2_2_s/CLK</td>
</tr>
<tr>
<td>41.092</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/stack/data_data_2_2_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.109, 46.560%; route: 13.440, 51.678%; tC2Q: 0.458, 1.762%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.632</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>41.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/sp_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/stack/data_data_1_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.727</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>3396</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.453</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/sp_2_s2/CLK</td>
</tr>
<tr>
<td>1.911</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>cpu/sp_2_s2/Q</td>
</tr>
<tr>
<td>2.871</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/sp_minus_1_4_s7/I1</td>
</tr>
<tr>
<td>3.970</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>cpu/sp_minus_1_4_s7/F</td>
</tr>
<tr>
<td>4.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/sp_minus_1_5_s4/I1</td>
</tr>
<tr>
<td>6.029</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>cpu/sp_minus_1_5_s4/F</td>
</tr>
<tr>
<td>6.989</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack/data_DOL_12_G[0]_s2/I2</td>
</tr>
<tr>
<td>7.811</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack/data_DOL_12_G[0]_s2/F</td>
</tr>
<tr>
<td>8.771</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack/data_DOL_12_G[0]_s0/I1</td>
</tr>
<tr>
<td>8.920</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>cpu/stack/data_DOL_12_G[0]_s0/O</td>
</tr>
<tr>
<td>9.880</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/cpu_mem_dout_4_s/I0</td>
</tr>
<tr>
<td>10.912</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>cpu/cpu_mem_dout_4_s/F</td>
</tr>
<tr>
<td>11.872</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/alu/n25_s6/I1</td>
</tr>
<tr>
<td>12.971</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu/alu/n25_s6/F</td>
</tr>
<tr>
<td>13.931</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/alu/n27_s4/I1</td>
</tr>
<tr>
<td>15.030</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>cpu/alu/n27_s4/F</td>
</tr>
<tr>
<td>15.990</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s18/I1</td>
</tr>
<tr>
<td>17.089</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s18/F</td>
</tr>
<tr>
<td>18.049</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s15/I0</td>
</tr>
<tr>
<td>19.081</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s15/F</td>
</tr>
<tr>
<td>20.041</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s12/I0</td>
</tr>
<tr>
<td>21.073</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s12/F</td>
</tr>
<tr>
<td>22.033</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s9/I2</td>
</tr>
<tr>
<td>22.855</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s9/F</td>
</tr>
<tr>
<td>23.815</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s8/I1</td>
</tr>
<tr>
<td>24.914</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s8/F</td>
</tr>
<tr>
<td>25.874</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack_top_new_9_s21/I3</td>
</tr>
<tr>
<td>26.500</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>cpu/stack_top_new_9_s21/F</td>
</tr>
<tr>
<td>27.460</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>cpu/stack/data_data_1_2_s/DI[1]</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>39.683</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clkDIV/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.410</td>
<td>0.727</td>
<td>tCL</td>
<td>RR</td>
<td>3396</td>
<td>clkDIV/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>41.136</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu/stack/data_data_1_2_s/CLK</td>
</tr>
<tr>
<td>41.092</td>
<td>-0.043</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>cpu/stack/data_data_1_2_s</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>39.683</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.109, 46.560%; route: 13.440, 51.678%; tC2Q: 0.458, 1.762%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
