#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/aarch64-linux-gnu/ivl/va_math.vpi";
S_0xaaaacf7d5eb0 .scope module, "CPU" "CPU" 2 6;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
L_0xaaaacf7c7d90 .functor AND 1, L_0xaaaacf80ea30, v0xaaaacf7f46b0_0, C4<1>, C4<1>;
L_0xaaaacf7910e0 .functor NOT 1, L_0xaaaacf80ea30, C4<0>, C4<0>, C4<0>;
L_0xaaaacf7c8cf0 .functor AND 1, L_0xaaaacf7910e0, v0xaaaacf7f4610_0, C4<1>, C4<1>;
L_0xaaaacf7c4e30 .functor OR 1, L_0xaaaacf7c7d90, L_0xaaaacf7c8cf0, C4<0>, C4<0>;
v0xaaaacf7f9c60_0 .net "ALUSrc", 0 0, v0xaaaacf7c4ff0_0;  1 drivers
v0xaaaacf7f9d20_0 .net "ALU_Control_Out", 3 0, v0xaaaacf791300_0;  1 drivers
v0xaaaacf7f9dc0_0 .net "Bne", 0 0, v0xaaaacf7f4610_0;  1 drivers
v0xaaaacf7f9ec0_0 .net "Branch", 0 0, v0xaaaacf7f46b0_0;  1 drivers
v0xaaaacf7f9f90_0 .net "MemRead", 0 0, v0xaaaacf7f47c0_0;  1 drivers
v0xaaaacf7fa0d0_0 .net "MemWrite", 0 0, v0xaaaacf7f4880_0;  1 drivers
v0xaaaacf7fa1c0_0 .net "MemtoReg", 0 0, v0xaaaacf7f4940_0;  1 drivers
v0xaaaacf7fa260_0 .net "PC_out", 31 0, v0xaaaacf7f9880_0;  1 drivers
v0xaaaacf7fa300_0 .net "ReadData", 31 0, L_0xaaaacf80f120;  1 drivers
v0xaaaacf7fa3a0_0 .net "RegDst", 0 0, v0xaaaacf7f4a00_0;  1 drivers
v0xaaaacf7fa470_0 .net "RegWrite", 0 0, v0xaaaacf7f4ac0_0;  1 drivers
v0xaaaacf7fa510_0 .net *"_ivl_0", 0 0, L_0xaaaacf7c7d90;  1 drivers
v0xaaaacf7fa5b0_0 .net *"_ivl_10", 15 0, L_0xaaaacf7fc590;  1 drivers
v0xaaaacf7fa650_0 .net *"_ivl_13", 15 0, L_0xaaaacf7fc9b0;  1 drivers
v0xaaaacf7fa710_0 .net *"_ivl_14", 31 0, L_0xaaaacf7fca50;  1 drivers
v0xaaaacf7fa7f0_0 .net *"_ivl_16", 31 0, L_0xaaaacf7fcc60;  1 drivers
v0xaaaacf7fa8d0_0 .net *"_ivl_18", 29 0, L_0xaaaacf7fcb70;  1 drivers
v0xaaaacf7faac0_0 .net *"_ivl_2", 0 0, L_0xaaaacf7910e0;  1 drivers
L_0xffff816b6018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaacf7faba0_0 .net *"_ivl_20", 1 0, L_0xffff816b6018;  1 drivers
v0xaaaacf7fac80_0 .net *"_ivl_22", 31 0, L_0xaaaacf7fcde0;  1 drivers
L_0xffff816b6060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaacf7fad60_0 .net/2u *"_ivl_24", 31 0, L_0xffff816b6060;  1 drivers
v0xaaaacf7fae40_0 .net *"_ivl_26", 31 0, L_0xaaaacf80cfa0;  1 drivers
L_0xffff816b60a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0xaaaacf7faf20_0 .net/2u *"_ivl_28", 31 0, L_0xffff816b60a8;  1 drivers
v0xaaaacf7fb000_0 .net *"_ivl_30", 31 0, L_0xaaaacf80d130;  1 drivers
v0xaaaacf7fb0e0_0 .net *"_ivl_4", 0 0, L_0xaaaacf7c8cf0;  1 drivers
v0xaaaacf7fb1c0_0 .net *"_ivl_40", 29 0, L_0xaaaacf80dbd0;  1 drivers
L_0xffff816b62a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaacf7fb2a0_0 .net *"_ivl_42", 1 0, L_0xffff816b62a0;  1 drivers
v0xaaaacf7fb380_0 .net *"_ivl_51", 4 0, L_0xaaaacf80e630;  1 drivers
v0xaaaacf7fb460_0 .net *"_ivl_53", 4 0, L_0xaaaacf80e6d0;  1 drivers
v0xaaaacf7fb540_0 .net *"_ivl_6", 0 0, L_0xaaaacf7c4e30;  1 drivers
v0xaaaacf7fb620_0 .net *"_ivl_63", 0 0, L_0xaaaacf80f590;  1 drivers
v0xaaaacf7fb700_0 .net *"_ivl_64", 15 0, L_0xaaaacf80f630;  1 drivers
v0xaaaacf7fb7e0_0 .net *"_ivl_67", 15 0, L_0xaaaacf80fb40;  1 drivers
v0xaaaacf7fbad0_0 .net *"_ivl_68", 31 0, L_0xaaaacf80fbe0;  1 drivers
v0xaaaacf7fbbb0_0 .net *"_ivl_9", 0 0, L_0xaaaacf7fc4a0;  1 drivers
v0xaaaacf7fbc90_0 .net "aluResult", 31 0, v0xaaaacf7f5270_0;  1 drivers
o0xffff816ff8b8 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaacf7fbda0_0 .net "clock", 0 0, o0xffff816ff8b8;  0 drivers
v0xaaaacf7fbe40_0 .net "instr", 31 0, L_0xaaaacf80d930;  1 drivers
v0xaaaacf7fbf00_0 .net "rdA", 31 0, L_0xaaaacf80e040;  1 drivers
v0xaaaacf7fbfa0_0 .net "rdB", 31 0, L_0xaaaacf80e310;  1 drivers
o0xffff816ff978 .functor BUFZ 1, C4<z>; HiZ drive
v0xaaaacf7fc0b0_0 .net "reset", 0 0, o0xffff816ff978;  0 drivers
v0xaaaacf7fc1e0_0 .net "zero", 0 0, L_0xaaaacf80ea30;  1 drivers
L_0xaaaacf7fc4a0 .part L_0xaaaacf80d930, 15, 1;
LS_0xaaaacf7fc590_0_0 .concat [ 1 1 1 1], L_0xaaaacf7fc4a0, L_0xaaaacf7fc4a0, L_0xaaaacf7fc4a0, L_0xaaaacf7fc4a0;
LS_0xaaaacf7fc590_0_4 .concat [ 1 1 1 1], L_0xaaaacf7fc4a0, L_0xaaaacf7fc4a0, L_0xaaaacf7fc4a0, L_0xaaaacf7fc4a0;
LS_0xaaaacf7fc590_0_8 .concat [ 1 1 1 1], L_0xaaaacf7fc4a0, L_0xaaaacf7fc4a0, L_0xaaaacf7fc4a0, L_0xaaaacf7fc4a0;
LS_0xaaaacf7fc590_0_12 .concat [ 1 1 1 1], L_0xaaaacf7fc4a0, L_0xaaaacf7fc4a0, L_0xaaaacf7fc4a0, L_0xaaaacf7fc4a0;
L_0xaaaacf7fc590 .concat [ 4 4 4 4], LS_0xaaaacf7fc590_0_0, LS_0xaaaacf7fc590_0_4, LS_0xaaaacf7fc590_0_8, LS_0xaaaacf7fc590_0_12;
L_0xaaaacf7fc9b0 .part L_0xaaaacf80d930, 0, 16;
L_0xaaaacf7fca50 .concat [ 16 16 0 0], L_0xaaaacf7fc9b0, L_0xaaaacf7fc590;
L_0xaaaacf7fcb70 .part L_0xaaaacf7fca50, 0, 30;
L_0xaaaacf7fcc60 .concat [ 2 30 0 0], L_0xffff816b6018, L_0xaaaacf7fcb70;
L_0xaaaacf7fcde0 .arith/sum 32, v0xaaaacf7f9880_0, L_0xaaaacf7fcc60;
L_0xaaaacf80cfa0 .arith/sum 32, L_0xaaaacf7fcde0, L_0xffff816b6060;
L_0xaaaacf80d130 .arith/sum 32, v0xaaaacf7f9880_0, L_0xffff816b60a8;
L_0xaaaacf80d220 .functor MUXZ 32, L_0xaaaacf80d130, L_0xaaaacf80cfa0, L_0xaaaacf7c4e30, C4<>;
L_0xaaaacf80dbd0 .part v0xaaaacf7f9880_0, 2, 30;
L_0xaaaacf80dd00 .concat [ 30 2 0 0], L_0xaaaacf80dbd0, L_0xffff816b62a0;
L_0xaaaacf80e3d0 .part L_0xaaaacf80d930, 21, 5;
L_0xaaaacf80e4c0 .part L_0xaaaacf80d930, 16, 5;
L_0xaaaacf80e630 .part L_0xaaaacf80d930, 11, 5;
L_0xaaaacf80e6d0 .part L_0xaaaacf80d930, 16, 5;
L_0xaaaacf80e800 .functor MUXZ 5, L_0xaaaacf80e6d0, L_0xaaaacf80e630, v0xaaaacf7f4a00_0, C4<>;
L_0xaaaacf80e990 .functor MUXZ 32, v0xaaaacf7f5270_0, L_0xaaaacf80f120, v0xaaaacf7f4940_0, C4<>;
L_0xaaaacf80f2e0 .part L_0xaaaacf80d930, 26, 6;
L_0xaaaacf80f380 .part L_0xaaaacf80d930, 0, 6;
L_0xaaaacf80f590 .part L_0xaaaacf80d930, 15, 1;
LS_0xaaaacf80f630_0_0 .concat [ 1 1 1 1], L_0xaaaacf80f590, L_0xaaaacf80f590, L_0xaaaacf80f590, L_0xaaaacf80f590;
LS_0xaaaacf80f630_0_4 .concat [ 1 1 1 1], L_0xaaaacf80f590, L_0xaaaacf80f590, L_0xaaaacf80f590, L_0xaaaacf80f590;
LS_0xaaaacf80f630_0_8 .concat [ 1 1 1 1], L_0xaaaacf80f590, L_0xaaaacf80f590, L_0xaaaacf80f590, L_0xaaaacf80f590;
LS_0xaaaacf80f630_0_12 .concat [ 1 1 1 1], L_0xaaaacf80f590, L_0xaaaacf80f590, L_0xaaaacf80f590, L_0xaaaacf80f590;
L_0xaaaacf80f630 .concat [ 4 4 4 4], LS_0xaaaacf80f630_0_0, LS_0xaaaacf80f630_0_4, LS_0xaaaacf80f630_0_8, LS_0xaaaacf80f630_0_12;
L_0xaaaacf80fb40 .part L_0xaaaacf80d930, 0, 16;
L_0xaaaacf80fbe0 .concat [ 16 16 0 0], L_0xaaaacf80fb40, L_0xaaaacf80f630;
L_0xaaaacf80fda0 .functor MUXZ 32, L_0xaaaacf80e310, L_0xaaaacf80fbe0, v0xaaaacf7c4ff0_0, C4<>;
S_0xaaaacf7c9420 .scope module, "CU1" "ControlUnit" 2 64, 3 47 0, S_0xaaaacf7d5eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "func";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "Bne";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemtoReg";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "ALUsrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 4 "ALU_Control_Out";
v0xaaaacf7c8eb0_0 .var "ALUOp", 1 0;
v0xaaaacf7c4f50_0 .net "ALU_Control_Out", 3 0, v0xaaaacf791300_0;  alias, 1 drivers
v0xaaaacf7c4ff0_0 .var "ALUsrc", 0 0;
v0xaaaacf7f4610_0 .var "Bne", 0 0;
v0xaaaacf7f46b0_0 .var "Branch", 0 0;
v0xaaaacf7f47c0_0 .var "MemRead", 0 0;
v0xaaaacf7f4880_0 .var "MemWrite", 0 0;
v0xaaaacf7f4940_0 .var "MemtoReg", 0 0;
v0xaaaacf7f4a00_0 .var "RegDst", 0 0;
v0xaaaacf7f4ac0_0 .var "RegWrite", 0 0;
v0xaaaacf7f4b80_0 .net "func", 5 0, L_0xaaaacf80f380;  1 drivers
v0xaaaacf7f4c40_0 .net "opcode", 5 0, L_0xaaaacf80f2e0;  1 drivers
E_0xaaaacf79ab90 .event edge, v0xaaaacf7f4c40_0;
S_0xaaaacf7d93f0 .scope module, "ALU_DEC" "ALU_Control" 3 63, 3 5 0, S_0xaaaacf7c9420;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "ALU_Control_Out";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /INPUT 6 "func";
v0xaaaacf791200_0 .net "ALUOp", 1 0, v0xaaaacf7c8eb0_0;  1 drivers
v0xaaaacf791300_0 .var "ALU_Control_Out", 3 0;
v0xaaaacf7c8e10_0 .net "func", 5 0, L_0xaaaacf80f380;  alias, 1 drivers
E_0xaaaacf785a30 .event edge, v0xaaaacf791200_0, v0xaaaacf7c8e10_0;
S_0xaaaacf7f4ec0 .scope module, "alu0" "ALU" 2 78, 4 15 0, S_0xaaaacf7d5eb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 32 "inA";
    .port_info 3 /INPUT 32 "inB";
    .port_info 4 /INPUT 4 "op";
P_0xaaaacf7f5070 .param/l "N" 0 4 16, +C4<00000000000000000000000000100000>;
v0xaaaacf7f5270_0 .var "ALU_result", 31 0;
v0xaaaacf7f5370_0 .net "inA", 31 0, L_0xaaaacf80e040;  alias, 1 drivers
v0xaaaacf7f5450_0 .net "inB", 31 0, L_0xaaaacf80fda0;  1 drivers
v0xaaaacf7f5540_0 .net "op", 3 0, v0xaaaacf791300_0;  alias, 1 drivers
v0xaaaacf7f5650_0 .net "out", 31 0, v0xaaaacf7f5270_0;  alias, 1 drivers
v0xaaaacf7f5780_0 .net "zero", 0 0, L_0xaaaacf80ea30;  alias, 1 drivers
E_0xaaaacf7d8570 .event edge, v0xaaaacf791300_0, v0xaaaacf7f5370_0, v0xaaaacf7f5450_0;
L_0xaaaacf80ea30 .reduce/nor v0xaaaacf7f5270_0;
S_0xaaaacf7f58e0 .scope module, "cpu_DataMem" "Memory" 2 54, 4 61 0, S_0xaaaacf7d5eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
L_0xffff816b63c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xaaaacf80ddf0 .functor XNOR 1, v0xaaaacf7f4880_0, L_0xffff816b63c0, C4<0>, C4<0>;
L_0xffff816b6408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xaaaacf80ebc0 .functor XNOR 1, v0xaaaacf7f47c0_0, L_0xffff816b6408, C4<0>, C4<0>;
L_0xaaaacf80ec80 .functor AND 1, L_0xaaaacf80ddf0, L_0xaaaacf80ebc0, C4<1>, C4<1>;
v0xaaaacf7f5c50_0 .net/2u *"_ivl_0", 0 0, L_0xffff816b63c0;  1 drivers
v0xaaaacf7f5d50_0 .net *"_ivl_10", 31 0, L_0xaaaacf80ed90;  1 drivers
v0xaaaacf7f5e30_0 .net *"_ivl_13", 9 0, L_0xaaaacf80ee30;  1 drivers
v0xaaaacf7f5ef0_0 .net *"_ivl_14", 13 0, L_0xaaaacf80eed0;  1 drivers
L_0xffff816b6450 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaacf7f5fd0_0 .net *"_ivl_17", 3 0, L_0xffff816b6450;  1 drivers
L_0xffff816b6498 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xaaaacf7f6100_0 .net *"_ivl_18", 31 0, L_0xffff816b6498;  1 drivers
v0xaaaacf7f61e0_0 .net *"_ivl_2", 0 0, L_0xaaaacf80ddf0;  1 drivers
v0xaaaacf7f62a0_0 .net/2u *"_ivl_4", 0 0, L_0xffff816b6408;  1 drivers
v0xaaaacf7f6380_0 .net *"_ivl_6", 0 0, L_0xaaaacf80ebc0;  1 drivers
v0xaaaacf7f6440_0 .net *"_ivl_9", 0 0, L_0xaaaacf80ec80;  1 drivers
v0xaaaacf7f6500_0 .net "addr", 31 0, v0xaaaacf7f5270_0;  alias, 1 drivers
v0xaaaacf7f65c0_0 .net "clock", 0 0, o0xffff816ff8b8;  alias, 0 drivers
v0xaaaacf7f6660 .array "data", 0 4095, 31 0;
v0xaaaacf7f6720_0 .net "din", 31 0, L_0xaaaacf80e310;  alias, 1 drivers
v0xaaaacf7f6800_0 .net "dout", 31 0, L_0xaaaacf80f120;  alias, 1 drivers
v0xaaaacf7f68e0_0 .var/i "i", 31 0;
v0xaaaacf7f69c0_0 .net "ren", 0 0, v0xaaaacf7f47c0_0;  alias, 1 drivers
v0xaaaacf7f6ba0_0 .net "reset", 0 0, o0xffff816ff978;  alias, 0 drivers
v0xaaaacf7f6c40_0 .net "wen", 0 0, v0xaaaacf7f4880_0;  alias, 1 drivers
E_0xaaaacf7d9690 .event negedge, v0xaaaacf7f6ba0_0, v0xaaaacf7f65c0_0;
E_0xaaaacf7f5b90 .event posedge, v0xaaaacf7f4880_0, v0xaaaacf7f47c0_0;
E_0xaaaacf7f5bf0 .event edge, v0xaaaacf7f4880_0, v0xaaaacf7f47c0_0;
L_0xaaaacf80ed90 .array/port v0xaaaacf7f6660, L_0xaaaacf80eed0;
L_0xaaaacf80ee30 .part v0xaaaacf7f5270_0, 0, 10;
L_0xaaaacf80eed0 .concat [ 10 4 0 0], L_0xaaaacf80ee30, L_0xffff816b6450;
L_0xaaaacf80f120 .functor MUXZ 32, L_0xffff816b6498, L_0xaaaacf80ed90, L_0xaaaacf80ec80, C4<>;
S_0xaaaacf7f6e10 .scope module, "cpu_IMem" "Memory" 2 36, 4 61 0, S_0xaaaacf7d5eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ren";
    .port_info 3 /INPUT 1 "wen";
    .port_info 4 /INPUT 32 "addr";
    .port_info 5 /INPUT 32 "din";
    .port_info 6 /OUTPUT 32 "dout";
L_0xffff816b6258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xffff816b60f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0xaaaacf7fce80 .functor XNOR 1, L_0xffff816b6258, L_0xffff816b60f0, C4<0>, C4<0>;
L_0xffff816b6210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xffff816b6138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0xaaaacf80d460 .functor XNOR 1, L_0xffff816b6210, L_0xffff816b6138, C4<0>, C4<0>;
L_0xaaaacf80d520 .functor AND 1, L_0xaaaacf7fce80, L_0xaaaacf80d460, C4<1>, C4<1>;
v0xaaaacf7f7130_0 .net/2u *"_ivl_0", 0 0, L_0xffff816b60f0;  1 drivers
v0xaaaacf7f7230_0 .net *"_ivl_10", 31 0, L_0xaaaacf80d630;  1 drivers
v0xaaaacf7f7310_0 .net *"_ivl_13", 9 0, L_0xaaaacf80d6d0;  1 drivers
v0xaaaacf7f7400_0 .net *"_ivl_14", 13 0, L_0xaaaacf80d7a0;  1 drivers
L_0xffff816b6180 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0xaaaacf7f74e0_0 .net *"_ivl_17", 3 0, L_0xffff816b6180;  1 drivers
L_0xffff816b61c8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0xaaaacf7f7610_0 .net *"_ivl_18", 31 0, L_0xffff816b61c8;  1 drivers
v0xaaaacf7f76f0_0 .net *"_ivl_2", 0 0, L_0xaaaacf7fce80;  1 drivers
v0xaaaacf7f77b0_0 .net/2u *"_ivl_4", 0 0, L_0xffff816b6138;  1 drivers
v0xaaaacf7f7890_0 .net *"_ivl_6", 0 0, L_0xaaaacf80d460;  1 drivers
v0xaaaacf7f7950_0 .net *"_ivl_9", 0 0, L_0xaaaacf80d520;  1 drivers
v0xaaaacf7f7a10_0 .net "addr", 31 0, L_0xaaaacf80dd00;  1 drivers
v0xaaaacf7f7af0_0 .net "clock", 0 0, o0xffff816ff8b8;  alias, 0 drivers
v0xaaaacf7f7b90 .array "data", 0 4095, 31 0;
L_0xffff816b62e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xaaaacf7f7c30_0 .net "din", 31 0, L_0xffff816b62e8;  1 drivers
v0xaaaacf7f7d10_0 .net "dout", 31 0, L_0xaaaacf80d930;  alias, 1 drivers
v0xaaaacf7f7df0_0 .var/i "i", 31 0;
v0xaaaacf7f7ed0_0 .net "ren", 0 0, L_0xffff816b6210;  1 drivers
v0xaaaacf7f80a0_0 .net "reset", 0 0, o0xffff816ff978;  alias, 0 drivers
v0xaaaacf7f8170_0 .net "wen", 0 0, L_0xffff816b6258;  1 drivers
E_0xaaaacf7f7050 .event posedge, v0xaaaacf7f8170_0, v0xaaaacf7f7ed0_0;
E_0xaaaacf7f70d0 .event edge, v0xaaaacf7f8170_0, v0xaaaacf7f7ed0_0;
L_0xaaaacf80d630 .array/port v0xaaaacf7f7b90, L_0xaaaacf80d7a0;
L_0xaaaacf80d6d0 .part L_0xaaaacf80dd00, 0, 10;
L_0xaaaacf80d7a0 .concat [ 10 4 0 0], L_0xaaaacf80d6d0, L_0xffff816b6180;
L_0xaaaacf80d930 .functor MUXZ 32, L_0xffff816b61c8, L_0xaaaacf80d630, L_0xaaaacf80d520, C4<>;
S_0xaaaacf7f8330 .scope module, "cpu_regs" "RegFile" 2 44, 4 98 0, S_0xaaaacf7d5eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "raA";
    .port_info 3 /INPUT 5 "raB";
    .port_info 4 /INPUT 5 "wa";
    .port_info 5 /INPUT 1 "wen";
    .port_info 6 /INPUT 32 "wd";
    .port_info 7 /OUTPUT 32 "rdA";
    .port_info 8 /OUTPUT 32 "rdB";
L_0xaaaacf80e040 .functor BUFZ 32, L_0xaaaacf80de60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xaaaacf80e310 .functor BUFZ 32, L_0xaaaacf80e100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xaaaacf7f8640_0 .net *"_ivl_0", 31 0, L_0xaaaacf80de60;  1 drivers
v0xaaaacf7f8740_0 .net *"_ivl_10", 6 0, L_0xaaaacf80e1a0;  1 drivers
L_0xffff816b6378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaacf7f8820_0 .net *"_ivl_13", 1 0, L_0xffff816b6378;  1 drivers
v0xaaaacf7f88e0_0 .net *"_ivl_2", 6 0, L_0xaaaacf80df00;  1 drivers
L_0xffff816b6330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xaaaacf7f89c0_0 .net *"_ivl_5", 1 0, L_0xffff816b6330;  1 drivers
v0xaaaacf7f8af0_0 .net *"_ivl_8", 31 0, L_0xaaaacf80e100;  1 drivers
v0xaaaacf7f8bd0_0 .net "clock", 0 0, o0xffff816ff8b8;  alias, 0 drivers
v0xaaaacf7f8cc0 .array/s "data", 0 31, 31 0;
v0xaaaacf7f8d80_0 .var/i "i", 31 0;
v0xaaaacf7f8e60_0 .net "raA", 4 0, L_0xaaaacf80e3d0;  1 drivers
v0xaaaacf7f8f40_0 .net "raB", 4 0, L_0xaaaacf80e4c0;  1 drivers
v0xaaaacf7f9020_0 .net "rdA", 31 0, L_0xaaaacf80e040;  alias, 1 drivers
v0xaaaacf7f90e0_0 .net "rdB", 31 0, L_0xaaaacf80e310;  alias, 1 drivers
v0xaaaacf7f9180_0 .net "reset", 0 0, o0xffff816ff978;  alias, 0 drivers
v0xaaaacf7f9220_0 .net "wa", 4 0, L_0xaaaacf80e800;  1 drivers
v0xaaaacf7f92e0_0 .net "wd", 31 0, L_0xaaaacf80e990;  1 drivers
v0xaaaacf7f93c0_0 .net "wen", 0 0, v0xaaaacf7f4ac0_0;  alias, 1 drivers
L_0xaaaacf80de60 .array/port v0xaaaacf7f8cc0, L_0xaaaacf80df00;
L_0xaaaacf80df00 .concat [ 5 2 0 0], L_0xaaaacf80e3d0, L_0xffff816b6330;
L_0xaaaacf80e100 .array/port v0xaaaacf7f8cc0, L_0xaaaacf80e1a0;
L_0xaaaacf80e1a0 .concat [ 5 2 0 0], L_0xaaaacf80e4c0, L_0xffff816b6378;
S_0xaaaacf7f96c0 .scope module, "pc" "PC" 2 25, 4 124 0, S_0xaaaacf7d5eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "PC_new";
v0xaaaacf7f9880_0 .var "PC", 31 0;
v0xaaaacf7f9980_0 .net "PC_new", 31 0, L_0xaaaacf80d220;  1 drivers
v0xaaaacf7f9a60_0 .net "clock", 0 0, o0xffff816ff8b8;  alias, 0 drivers
v0xaaaacf7f9b30_0 .net "reset", 0 0, o0xffff816ff978;  alias, 0 drivers
    .scope S_0xaaaacf7f96c0;
T_0 ;
    %wait E_0xaaaacf7d9690;
    %load/vec4 v0xaaaacf7f9b30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaacf7f9880_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0xaaaacf7f9980_0;
    %assign/vec4 v0xaaaacf7f9880_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0xaaaacf7f6e10;
T_1 ;
    %wait E_0xaaaacf7f70d0;
    %load/vec4 v0xaaaacf7f7ed0_0;
    %load/vec4 v0xaaaacf7f8170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %vpi_call 4 73 "$display", "\012Memory ERROR (time %0d): ren and wen both active!\012", $time {0 0 0};
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0xaaaacf7f6e10;
T_2 ;
    %wait E_0xaaaacf7f7050;
    %load/vec4 v0xaaaacf7f7a10_0;
    %parti/s 22, 10, 5;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 4 77 "$display", "Memory WARNING (time %0d): address msbs are not zero\012", $time {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0xaaaacf7f6e10;
T_3 ;
    %wait E_0xaaaacf7d9690;
    %load/vec4 v0xaaaacf7f80a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaacf7f7df0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0xaaaacf7f7df0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0xaaaacf7f7df0_0;
    %store/vec4a v0xaaaacf7f7b90, 4, 0;
    %load/vec4 v0xaaaacf7f7df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaacf7f7df0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %load/vec4 v0xaaaacf7f8170_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaacf7f7ed0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0xaaaacf7f7c30_0;
    %load/vec4 v0xaaaacf7f7a10_0;
    %parti/s 10, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaacf7f7b90, 0, 4;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xaaaacf7f8330;
T_4 ;
    %wait E_0xaaaacf7d9690;
    %load/vec4 v0xaaaacf7f9180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaacf7f8d80_0, 0, 32;
T_4.2 ;
    %load/vec4 v0xaaaacf7f8d80_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0xaaaacf7f8d80_0;
    %store/vec4a v0xaaaacf7f8cc0, 4, 0;
    %load/vec4 v0xaaaacf7f8d80_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaacf7f8d80_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xaaaacf7f93c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0xaaaacf7f92e0_0;
    %load/vec4 v0xaaaacf7f9220_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaacf7f8cc0, 0, 4;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xaaaacf7f58e0;
T_5 ;
    %wait E_0xaaaacf7f5bf0;
    %load/vec4 v0xaaaacf7f69c0_0;
    %load/vec4 v0xaaaacf7f6c40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %vpi_call 4 73 "$display", "\012Memory ERROR (time %0d): ren and wen both active!\012", $time {0 0 0};
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0xaaaacf7f58e0;
T_6 ;
    %wait E_0xaaaacf7f5b90;
    %load/vec4 v0xaaaacf7f6500_0;
    %parti/s 22, 10, 5;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 4 77 "$display", "Memory WARNING (time %0d): address msbs are not zero\012", $time {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0xaaaacf7f58e0;
T_7 ;
    %wait E_0xaaaacf7d9690;
    %load/vec4 v0xaaaacf7f6ba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xaaaacf7f68e0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0xaaaacf7f68e0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0xaaaacf7f68e0_0;
    %store/vec4a v0xaaaacf7f6660, 4, 0;
    %load/vec4 v0xaaaacf7f68e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0xaaaacf7f68e0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
T_7.0 ;
    %load/vec4 v0xaaaacf7f6c40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0xaaaacf7f69c0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0xaaaacf7f6720_0;
    %load/vec4 v0xaaaacf7f6500_0;
    %parti/s 10, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xaaaacf7f6660, 0, 4;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0xaaaacf7d93f0;
T_8 ;
    %wait E_0xaaaacf785a30;
    %load/vec4 v0xaaaacf791200_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0xaaaacf791200_0;
    %load/vec4 v0xaaaacf7c8e10_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 160, 0, 8;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 162, 0, 8;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 165, 0, 8;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 164, 0, 8;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 170, 0, 8;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0xaaaacf791300_0, 0, 4;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xaaaacf791300_0, 0, 4;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0xaaaacf791300_0, 0, 4;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0xaaaacf791300_0, 0, 4;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0xaaaacf791300_0, 0, 4;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0xaaaacf791300_0, 0, 4;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0xaaaacf791200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0xaaaacf791300_0, 0, 4;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0xaaaacf791300_0, 0, 4;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0xaaaacf791300_0, 0, 4;
    %jmp T_8.13;
T_8.11 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0xaaaacf791300_0, 0, 4;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0xaaaacf7c9420;
T_9 ;
    %wait E_0xaaaacf79ab90;
    %load/vec4 v0xaaaacf7f4c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaacf7f4a00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaacf7f46b0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaacf7f47c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaacf7f4940_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0xaaaacf7c8eb0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaacf7f4880_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaacf7c4ff0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaacf7f4ac0_0, 0, 1;
    %jmp T_9.7;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaacf7f4a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f46b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f47c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f4940_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0xaaaacf7c8eb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f4880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7c4ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaacf7f4ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f4610_0, 0, 1;
    %jmp T_9.7;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f4a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f46b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f47c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f4940_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaacf7c8eb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f4880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaacf7c4ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaacf7f4ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f4610_0, 0, 1;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f4a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f46b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaacf7f47c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaacf7f4940_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaacf7c8eb0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f4880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaacf7c4ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaacf7f4ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f4610_0, 0, 1;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaacf7f4a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f46b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f47c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaacf7f4940_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0xaaaacf7c8eb0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaacf7f4880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaacf7c4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f4ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f4610_0, 0, 1;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaacf7f4a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaacf7f46b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f47c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f4940_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0xaaaacf7c8eb0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaacf7f4880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7c4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f4ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f4610_0, 0, 1;
    %jmp T_9.7;
T_9.5 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaacf7f4a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaacf7f46b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f47c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f4940_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0xaaaacf7c8eb0_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xaaaacf7f4880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7c4ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaaaacf7f4ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xaaaacf7f4610_0, 0, 1;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0xaaaacf7f4ec0;
T_10 ;
    %wait E_0xaaaacf7d8570;
    %load/vec4 v0xaaaacf7f5540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %pushi/vec4 15, 15, 32;
    %store/vec4 v0xaaaacf7f5270_0, 0, 32;
    %jmp T_10.7;
T_10.0 ;
    %load/vec4 v0xaaaacf7f5370_0;
    %load/vec4 v0xaaaacf7f5450_0;
    %and;
    %store/vec4 v0xaaaacf7f5270_0, 0, 32;
    %jmp T_10.7;
T_10.1 ;
    %load/vec4 v0xaaaacf7f5370_0;
    %load/vec4 v0xaaaacf7f5450_0;
    %or;
    %store/vec4 v0xaaaacf7f5270_0, 0, 32;
    %jmp T_10.7;
T_10.2 ;
    %load/vec4 v0xaaaacf7f5370_0;
    %load/vec4 v0xaaaacf7f5450_0;
    %add;
    %store/vec4 v0xaaaacf7f5270_0, 0, 32;
    %jmp T_10.7;
T_10.3 ;
    %load/vec4 v0xaaaacf7f5370_0;
    %load/vec4 v0xaaaacf7f5450_0;
    %sub;
    %store/vec4 v0xaaaacf7f5270_0, 0, 32;
    %jmp T_10.7;
T_10.4 ;
    %load/vec4 v0xaaaacf7f5370_0;
    %load/vec4 v0xaaaacf7f5450_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_10.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.9, 8;
T_10.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.9, 8;
 ; End of false expr.
    %blend;
T_10.9;
    %store/vec4 v0xaaaacf7f5270_0, 0, 32;
    %jmp T_10.7;
T_10.5 ;
    %load/vec4 v0xaaaacf7f5370_0;
    %load/vec4 v0xaaaacf7f5450_0;
    %or;
    %inv;
    %store/vec4 v0xaaaacf7f5270_0, 0, 32;
    %jmp T_10.7;
T_10.7 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./controlUnit.v";
    "./library.v";
