#pragma OPENCL EXTENSION cl_khr_fp16 : enable
#pragma OPENCL EXTENSION cl_khr_subgroups : enable
#ifdef cl_khr_integer_dot_product
#pragma OPENCL EXTENSION cl_khr_integer_dot_product : enable
#endif

// Dense IQ3_XXS prefill GEMM, dp4a (int8) inner loop.
//
// kernel_convert_block_iq3_xxs_ns splits the block into three feature-major
// planes -- size preserving at 98 bytes per 256 weights -- and needs no
// reordering, because qs[8*sb + u] is already operand u's grid index:
//
//   src0_qs [row + (k/4)*m]    uchar  grid index
//   src0_sas[row + (k/32)*m]   uint   scale in bits 28..31, four 7-bit sign codes
//   src0_d  [row + (k/256)*m]  half   super-block scale
//
// Scale of a 32-block: d * (0.5 + (sas >> 28)) * 0.5
// Sign code of operand u: (sas >> (7 * (u/2))) & 127

#define QK_K 256

// TILESIZE_N is the token tile: it fixes the accumulator count (float4
// acc[TILESIZE_N/4]) and the LDS staging width, so it is compile-time. Left
// overridable because the right value is PER DEVICE -- the X2-tuned 32
// over-occupies LDS on an X1-85 and starves it of resident workgroups, where a
// narrow tile is worth +36% pp512 on the IQ4_XS twin of this kernel.
//
// Safe to vary here: the activation tile is staged with a strided
// `for (idx = lid; idx < TILESIZE_N*N; idx += 64)` loop, correct at any tile.
// Do NOT copy this to the q2_K or IQ1_M twins -- those map a lane straight onto
// (column, half) with `lid >> 1`, so they are only correct when
// TILESIZE_N*2 == 64 and a -D there would silently compute wrong answers.
#ifndef TILESIZE_N
#define TILESIZE_N 32
#endif

constant uint iq3xxs_grid[256] = {
    0x04040404, 0x04040414, 0x04040424, 0x04040c0c, 0x04040c1c, 0x04040c3e, 0x04041404, 0x04041414,
    0x04041c0c, 0x04042414, 0x04043e1c, 0x04043e2c, 0x040c040c, 0x040c041c, 0x040c0c04, 0x040c0c14,
    0x040c140c, 0x040c142c, 0x040c1c04, 0x040c1c14, 0x040c240c, 0x040c2c24, 0x040c3e04, 0x04140404,
    0x04140414, 0x04140424, 0x04140c0c, 0x04141404, 0x04141414, 0x04141c0c, 0x04141c1c, 0x04141c3e,
    0x04142c0c, 0x04142c3e, 0x04143e2c, 0x041c040c, 0x041c043e, 0x041c0c04, 0x041c0c14, 0x041c142c,
    0x041c3e04, 0x04240c1c, 0x04241c3e, 0x04242424, 0x04242c3e, 0x04243e1c, 0x04243e2c, 0x042c040c,
    0x042c043e, 0x042c1c14, 0x042c2c14, 0x04341c2c, 0x04343424, 0x043e0c04, 0x043e0c24, 0x043e0c34,
    0x043e241c, 0x043e340c, 0x0c04040c, 0x0c04041c, 0x0c040c04, 0x0c040c14, 0x0c04140c, 0x0c04141c,
    0x0c041c04, 0x0c041c14, 0x0c041c24, 0x0c04243e, 0x0c042c04, 0x0c0c0404, 0x0c0c0414, 0x0c0c0c0c,
    0x0c0c1404, 0x0c0c1414, 0x0c14040c, 0x0c14041c, 0x0c140c04, 0x0c140c14, 0x0c14140c, 0x0c141c04,
    0x0c143e14, 0x0c1c0404, 0x0c1c0414, 0x0c1c1404, 0x0c1c1c0c, 0x0c1c2434, 0x0c1c3434, 0x0c24040c,
    0x0c24042c, 0x0c242c04, 0x0c2c1404, 0x0c2c1424, 0x0c2c2434, 0x0c2c3e0c, 0x0c34042c, 0x0c3e1414,
    0x0c3e2404, 0x14040404, 0x14040414, 0x14040c0c, 0x14040c1c, 0x14041404, 0x14041414, 0x14041434,
    0x14041c0c, 0x14042414, 0x140c040c, 0x140c041c, 0x140c042c, 0x140c0c04, 0x140c0c14, 0x140c140c,
    0x140c1c04, 0x140c341c, 0x140c343e, 0x140c3e04, 0x14140404, 0x14140414, 0x14140c0c, 0x14140c3e,
    0x14141404, 0x14141414, 0x14141c3e, 0x14142404, 0x14142c2c, 0x141c040c, 0x141c0c04, 0x141c0c24,
    0x141c3e04, 0x141c3e24, 0x14241c2c, 0x14242c1c, 0x142c041c, 0x142c143e, 0x142c240c, 0x142c3e24,
    0x143e040c, 0x143e041c, 0x143e0c34, 0x143e242c, 0x1c04040c, 0x1c040c04, 0x1c040c14, 0x1c04140c,
    0x1c04141c, 0x1c042c04, 0x1c04342c, 0x1c043e14, 0x1c0c0404, 0x1c0c0414, 0x1c0c1404, 0x1c0c1c0c,
    0x1c0c2424, 0x1c0c2434, 0x1c14040c, 0x1c14041c, 0x1c140c04, 0x1c14142c, 0x1c142c14, 0x1c143e14,
    0x1c1c0c0c, 0x1c1c1c1c, 0x1c241c04, 0x1c24243e, 0x1c243e14, 0x1c2c0404, 0x1c2c0434, 0x1c2c1414,
    0x1c2c2c2c, 0x1c340c24, 0x1c341c34, 0x1c34341c, 0x1c3e1c1c, 0x1c3e3404, 0x24040424, 0x24040c3e,
    0x24041c2c, 0x24041c3e, 0x24042c1c, 0x24042c3e, 0x240c3e24, 0x24141404, 0x24141c3e, 0x24142404,
    0x24143404, 0x24143434, 0x241c043e, 0x241c242c, 0x24240424, 0x24242c0c, 0x24243424, 0x242c142c,
    0x242c241c, 0x242c3e04, 0x243e042c, 0x243e0c04, 0x243e0c14, 0x243e1c04, 0x2c040c14, 0x2c04240c,
    0x2c043e04, 0x2c0c0404, 0x2c0c0434, 0x2c0c1434, 0x2c0c2c2c, 0x2c140c24, 0x2c141c14, 0x2c143e14,
    0x2c1c0414, 0x2c1c2c1c, 0x2c240c04, 0x2c24141c, 0x2c24143e, 0x2c243e14, 0x2c2c0414, 0x2c2c1c0c,
    0x2c342c04, 0x2c3e1424, 0x2c3e2414, 0x34041424, 0x34042424, 0x34042434, 0x34043424, 0x340c140c,
    0x340c340c, 0x34140c3e, 0x34143424, 0x341c1c04, 0x341c1c34, 0x34242424, 0x342c042c, 0x342c2c14,
    0x34341c1c, 0x343e041c, 0x343e140c, 0x3e04041c, 0x3e04042c, 0x3e04043e, 0x3e040c04, 0x3e041c14,
    0x3e042c14, 0x3e0c1434, 0x3e0c2404, 0x3e140c14, 0x3e14242c, 0x3e142c14, 0x3e1c0404, 0x3e1c0c2c,
    0x3e1c1c1c, 0x3e1c3404, 0x3e24140c, 0x3e24240c, 0x3e2c0404, 0x3e2c0414, 0x3e2c1424, 0x3e341c04
};

// One iq3xxs_grid entry is a uint holding four values, i.e. exactly the four
// weights of K = 4u..4u+3, so a grid lookup IS one dp4a operand. Values top out
// at 62, so signed they are well inside int8.
//
// The sign byte comes from a 7-bit code, and ggml expands it through the
// ksigns_iq2xs[128] BYTE table. That table is exactly
//     ksigns_iq2xs[v] == v | ((popcount(v) & 1) << 7)
// (verified for all 128 entries), so this kernel computes it instead of reading
// it. That matters on Adreno beyond saving a KB: byte-indexed __constant loads
// serialize, which is why the codebook in the IQ4_XS kernels is packed into a
// uint array rather than indexed as bytes.
inline uint iq3xxs_signs(uint code7) {
    return code7 | ((uint)(popcount(code7) & 1u) << 7);
}

// Four grid values with their signs applied, packed for dp4a. base picks which
// nibble of the sign byte this operand uses.
inline uint iq3xxs_pack(uint gv, uint sg, uint base) {
    int v0 = (int)((gv >>  0) & 0xFF); if (sg & (1u << (base + 0))) { v0 = -v0; }
    int v1 = (int)((gv >>  8) & 0xFF); if (sg & (1u << (base + 1))) { v1 = -v1; }
    int v2 = (int)((gv >> 16) & 0xFF); if (sg & (1u << (base + 2))) { v2 = -v2; }
    int v3 = (int)((gv >> 24) & 0xFF); if (sg & (1u << (base + 3))) { v3 = -v3; }
    return ((uint)v0 & 0xFFu) | (((uint)v1 & 0xFFu) <<  8)
         | (((uint)v2 & 0xFFu) << 16) | (((uint)v3 & 0xFFu) << 24);
}

// The activation tile is staged as uint4, not uint: the eight uints a token needs
// for one 32-K step are contiguous, so they are two uint4s. That cuts the inner
// loop's __local load count 4x and widens the cooperative staging load from 4 to
// 16 bytes per lane. Measured on the IQ4_XS twin of this kernel: 3B pp512
// 675 -> 780 (+15.6%), 27B 72.2 -> 78.2.
//
// The uint4s are copied into private temps at the call site -- dp4a with a
// __local operand inside an unrolled loop is a documented miscompile on X2.
inline int dot8_q8a_v(uint8 qw, uint4 a0, uint4 a1) {
    int r = 0;
    r = dot_acc_sat_4x8packed_ss_int(qw.s0, a0.x, r);
    r = dot_acc_sat_4x8packed_ss_int(qw.s1, a0.y, r);
    r = dot_acc_sat_4x8packed_ss_int(qw.s2, a0.z, r);
    r = dot_acc_sat_4x8packed_ss_int(qw.s3, a0.w, r);
    r = dot_acc_sat_4x8packed_ss_int(qw.s4, a1.x, r);
    r = dot_acc_sat_4x8packed_ss_int(qw.s5, a1.y, r);
    r = dot_acc_sat_4x8packed_ss_int(qw.s6, a1.z, r);
    r = dot_acc_sat_4x8packed_ss_int(qw.s7, a1.w, r);
    return r;
}

__attribute__((qcom_wave_pair_mode(1)))
// IQ3XXS_GEMM_GRIDIMG=1: read the codebook through an image1d_buffer.
//
// In a GEMM every one of the 64 lanes owns a different row, so the grid reads in
// a 32-K step are a DIVERGENT gather, and byte/word indexed __constant loads
// serialize on Adreno under exactly that pattern. Local memory was measured on
// the IQ2_S twin and lost, because the staged table costs occupancy in a
// 64-thread workgroup; an image costs no occupancy and no memory, since it is
// the singleton the decode GEMV already builds at init.
//
// The IQ3_S twin of this change is +43.0% prefill on a model made of the type
// and +8.0% on a hybrid, with perplexity identical to four decimals. Same
// defect, same fix, here. Default follows the per-generation texture gate.
// MEASURED: Qwen3.8-27B-UD-IQ3_XXS pp512 90.2 -> 100.1 (+11.0%), wikitext PPL
// 6.2547 both ways. None of the 3B roster contains IQ3_XXS, so this is the
// model that covers this kernel.
#ifndef IQ3XXS_GEMM_GRIDIMG
#define IQ3XXS_GEMM_GRIDIMG 0
#endif

#if IQ3XXS_GEMM_GRIDIMG
#define IQ3XXS_GEMM_GRID(i) (read_imageui(grid_img, (int)(i)).x)
#else
#define IQ3XXS_GEMM_GRID(i) iq3xxs_grid[(i)]
#endif

kernel void kernel_gemm_noshuffle_iq3_xxs_q8_1_dp4a(
        __read_only image1d_buffer_t grid_img,   // see IQ3XXS_GEMM_GRIDIMG
        __global const uchar  * src0_qs,   // grid index, feature-major
        __global const uint   * src0_sas,  // scale nibble + 4 sign codes
        __global const half   * src0_d,    // super-block scale
        __global const uint   * src1_qa,   // q8_1 activations int8 (as uint, 4/elem) [N, K]
        __global const half   * src1_da,   // q8_1 per-block scale [N, K/32]
        __global       float  * dst,
        ulong  offsetd,
        int    m,                          // output features (rows)
        int    n_no_padding,               // tokens (cols)
        int    k                           // K (== ne00)
) {
    dst = (global float *)((global char *)dst + offsetd);

    const uint lid = get_local_id(0);          // 0..63 -> row within the M-tile
    const uint block_id_m = get_global_id(1);
    const uint block_id_n = get_global_id(2);

    const uint row      = block_id_m * 64 + lid;
    const uint col_base = block_id_n * TILESIZE_N;
    const bool row_valid = row < (uint)m;
    const uint rrow     = row_valid ? row : 0;  // clamp OOB rows; their writes are masked

    const uint k_u = (uint)k >> 2;   // K in uint (int8x4) units
    const uint k_b = (uint)k >> 5;   // blocks-of-32 along K

    __local uint4 sh_qa4[TILESIZE_N][2];
    __local half sh_d[TILESIZE_N];

#define NGROUPS (TILESIZE_N / 4)
    float4 acc[NGROUPS];
    #pragma unroll
    for (int g = 0; g < NGROUPS; ++g) acc[g] = (float4)(0.0f);

    for (uint step = 0; step < (uint)k; step += 32) {
        const uint sub = step >> 5;
        const uint ib  = sub >> 3;                // super-block along K

        const uint  aux = src0_sas[rrow + sub * (uint)m];
        const float d_w = (float)src0_d[rrow + ib * (uint)m] * (0.5f + (float)(aux >> 28)) * 0.5f;

        // one sign code per operand PAIR
        const uint sg0 = iq3xxs_signs( aux        & 127u);
        const uint sg1 = iq3xxs_signs((aux >>  7) & 127u);
        const uint sg2 = iq3xxs_signs((aux >> 14) & 127u);
        const uint sg3 = iq3xxs_signs((aux >> 21) & 127u);

        const uint qsb = rrow + (sub * 8u) * (uint)m;

        uint8 qw;
        qw.s0 = iq3xxs_pack(IQ3XXS_GEMM_GRID(src0_qs[qsb + 0u * (uint)m]), sg0, 0u);
        qw.s1 = iq3xxs_pack(IQ3XXS_GEMM_GRID(src0_qs[qsb + 1u * (uint)m]), sg0, 4u);
        qw.s2 = iq3xxs_pack(IQ3XXS_GEMM_GRID(src0_qs[qsb + 2u * (uint)m]), sg1, 0u);
        qw.s3 = iq3xxs_pack(IQ3XXS_GEMM_GRID(src0_qs[qsb + 3u * (uint)m]), sg1, 4u);
        qw.s4 = iq3xxs_pack(IQ3XXS_GEMM_GRID(src0_qs[qsb + 4u * (uint)m]), sg2, 0u);
        qw.s5 = iq3xxs_pack(IQ3XXS_GEMM_GRID(src0_qs[qsb + 5u * (uint)m]), sg2, 4u);
        qw.s6 = iq3xxs_pack(IQ3XXS_GEMM_GRID(src0_qs[qsb + 6u * (uint)m]), sg3, 0u);
        qw.s7 = iq3xxs_pack(IQ3XXS_GEMM_GRID(src0_qs[qsb + 7u * (uint)m]), sg3, 4u);

        // cooperatively stage the 32-token x 32-K int8 activations to LDS
        // 16-byte cooperative staging: TILESIZE_N*2 uint4s instead of TILESIZE_N*8
        // uints. (c*k_u + step/4) is a multiple of 8, so vload4 is aligned.
        for (uint idx = lid; idx < TILESIZE_N * 2; idx += 64) {
            const uint t = idx >> 1;
            const uint v = idx & 1;
            const uint c = col_base + t;
            sh_qa4[t][v] = (c < (uint)n_no_padding)
                         ? vload4(0, src1_qa + c * k_u + (step >> 2) + (v << 2))
                         : (uint4)(0u);
        }
        if (lid < TILESIZE_N) {
            const uint c = col_base + lid;
            sh_d[lid] = (c < (uint)n_no_padding) ? src1_da[c * k_b + sub] : (half)0;
        }
        barrier(CLK_LOCAL_MEM_FENCE);

#define LD4(arr, b) ((float4)((float)arr[(b)+0], (float)arr[(b)+1], (float)arr[(b)+2], (float)arr[(b)+3]))
        #pragma unroll
        for (int g = 0; g < NGROUPS; ++g) {
            const int b = g * 4;
            float4 rf;
#define TDOT4(T) dot8_q8a_v(qw, (uint4)(sh_qa4[T][0]), (uint4)(sh_qa4[T][1]))
            rf.s0 = (float)TDOT4(b+0);  rf.s1 = (float)TDOT4(b+1);
            rf.s2 = (float)TDOT4(b+2);  rf.s3 = (float)TDOT4(b+3);
            acc[g] += d_w * LD4(sh_d, b) * rf;
        }
#undef TDOT4
#undef LD4
        barrier(CLK_LOCAL_MEM_FENCE);
    }

    if (!row_valid) {
        return;
    }

    // dst is [token, feature] row-major (stride m): dst[col*m + row].
    #pragma unroll
    for (int g = 0; g < NGROUPS; ++g) {
        const uint b = (uint)(g * 4);
        const float4 a = acc[g];
        const uint c0 = col_base + b;
        if (c0 + 0 < (uint)n_no_padding) dst[(c0 + 0) * (uint)m + row] = a.s0;
        if (c0 + 1 < (uint)n_no_padding) dst[(c0 + 1) * (uint)m + row] = a.s1;
        if (c0 + 2 < (uint)n_no_padding) dst[(c0 + 2) * (uint)m + row] = a.s2;
        if (c0 + 3 < (uint)n_no_padding) dst[(c0 + 3) * (uint)m + row] = a.s3;
    }
#undef NGROUPS
}
