// Seed: 897077950
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wand id_4,
    input wand id_5,
    input wor id_6,
    input wire id_7,
    input supply1 id_8,
    output tri0 id_9
);
  wire id_11;
  wire id_12;
  supply0 id_13;
  always @(negedge "" - id_13) #1;
endmodule
module module_1 (
    output logic id_0,
    input  uwire id_1,
    output wor   id_2
);
  supply0 id_4;
  assign id_4 = 1'b0;
  always @(posedge 1 > 1 or posedge 1 == 1'd0) id_0 <= #id_1 1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_2
  );
endmodule
