
---------- Begin Simulation Statistics ----------
final_tick                               2542191497500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228886                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   228884                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.34                       # Real time elapsed on the host
host_tick_rate                              664175069                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197966                       # Number of instructions simulated
sim_ops                                       4197966                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012182                       # Number of seconds simulated
sim_ticks                                 12181652500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             48.981513                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  371442                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               758331                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2666                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            115922                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            952200                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30751                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          223040                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           192289                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1159055                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72087                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30126                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197966                       # Number of instructions committed
system.cpu.committedOps                       4197966                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.800300                       # CPI: cycles per instruction
system.cpu.discardedOps                        316874                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   619686                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1480555                       # DTB hits
system.cpu.dtb.data_misses                       8476                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417735                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876026                       # DTB read hits
system.cpu.dtb.read_misses                       7609                       # DTB read misses
system.cpu.dtb.write_accesses                  201951                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604529                       # DTB write hits
system.cpu.dtb.write_misses                       867                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18271                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3699723                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1169087                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688435                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17099417                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172405                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  991753                       # ITB accesses
system.cpu.itb.fetch_acv                          502                       # ITB acv
system.cpu.itb.fetch_hits                      986009                       # ITB hits
system.cpu.itb.fetch_misses                      5744                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4236     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6102                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.33%     47.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2695     52.32%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5151                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11226176500     92.12%     92.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9174000      0.08%     92.20% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19701000      0.16%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               930882500      7.64%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12185934000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899814                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945059                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591434                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743272                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8211054000     67.38%     67.38% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3974880000     32.62%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24349461                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85425      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542602     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839803     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592861     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104936      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197966                       # Class of committed instruction
system.cpu.quiesceCycles                        13844                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7250044                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          428                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318389                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22847458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22847458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22847458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22847458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117166.451282                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117166.451282                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117166.451282                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117166.451282                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13083493                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13083493                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13083493                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13083493                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67094.835897                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67094.835897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67094.835897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67094.835897                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22497961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22497961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117176.880208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117176.880208                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12883996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12883996                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67104.145833                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67104.145833                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.297989                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539679485000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.297989                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206124                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206124                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130954                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34885                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88916                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34570                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28963                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28963                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89506                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41342                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209891                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478551                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11415040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11415040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6720576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721017                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18147321                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160226                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002677                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.051675                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159797     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     429      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160226                       # Request fanout histogram
system.membus.reqLayer0.occupancy              350500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836931038                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378256750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474661250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5724416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10223616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5724416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5724416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89444                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34885                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34885                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469921138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         369342337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839263474                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469921138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469921138                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183278911                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183278911                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183278911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469921138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        369342337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1022542385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79601.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000197944250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7478                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7478                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414562                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114187                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159744                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123590                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159744                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123590                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10345                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2002                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8895                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8058                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10885                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5799                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2042925250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4844156500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13674.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32424.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105736                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   81952                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159744                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123590                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136938                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.245953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.985478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.786859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35393     42.50%     42.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24773     29.75%     72.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10009     12.02%     84.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4703      5.65%     89.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2497      3.00%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1500      1.80%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          990      1.19%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          589      0.71%     96.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2814      3.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83268                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.978069                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.402237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.645359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1334     17.84%     17.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5653     75.60%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           311      4.16%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            79      1.06%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            35      0.47%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            25      0.33%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           20      0.27%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.09%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7478                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.256753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.239975                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.772940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6644     88.85%     88.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               92      1.23%     90.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              477      6.38%     96.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              195      2.61%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.84%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7478                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9561536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  662080                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7780352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10223616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7909760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       784.91                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12181647500                       # Total gap between requests
system.mem_ctrls.avgGap                      42993.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5094464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7780352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418207956.597021639347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366704927.759185433388                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638694298.659397840500                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89444                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70300                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123590                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2582794750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2261361750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298827505250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28876.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32167.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2417893.89                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            320029080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170084310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569764860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315345420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5339799900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        181080960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7857401490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.019343                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    417637250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11357375250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274582980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145917750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496944000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319239540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     961296960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5255592090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        251992800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7705566120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.555076                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    601827250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    406640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11173185250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12174452500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1712083                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1712083                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1712083                       # number of overall hits
system.cpu.icache.overall_hits::total         1712083                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89507                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89507                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89507                       # number of overall misses
system.cpu.icache.overall_misses::total         89507                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5511659500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5511659500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5511659500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5511659500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1801590                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1801590                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1801590                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1801590                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049682                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049682                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049682                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049682                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61577.971555                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61577.971555                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61577.971555                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61577.971555                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88916                       # number of writebacks
system.cpu.icache.writebacks::total             88916                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89507                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89507                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89507                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89507                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5422153500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5422153500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5422153500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5422153500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049682                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049682                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049682                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049682                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60577.982728                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60577.982728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60577.982728                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60577.982728                       # average overall mshr miss latency
system.cpu.icache.replacements                  88916                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1712083                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1712083                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89507                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89507                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5511659500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5511659500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1801590                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1801590                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049682                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049682                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61577.971555                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61577.971555                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89507                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89507                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5422153500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5422153500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049682                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049682                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60577.982728                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60577.982728                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.831657                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1765774                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88994                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.841495                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.831657                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          349                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3692686                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3692686                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337480                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337480                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337480                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337480                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106052                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106052                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106052                       # number of overall misses
system.cpu.dcache.overall_misses::total        106052                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6795925500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6795925500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6795925500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6795925500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443532                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443532                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443532                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443532                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073467                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073467                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073467                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073467                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64081.068721                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64081.068721                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64081.068721                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64081.068721                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34709                       # number of writebacks
system.cpu.dcache.writebacks::total             34709                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36616                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36616                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36616                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36616                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69436                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69436                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4422232000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4422232000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4422232000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4422232000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048101                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048101                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048101                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048101                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63687.885247                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63687.885247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63687.885247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63687.885247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69276                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806289                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806289                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49621                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49621                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3334882500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3334882500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855910                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855910                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057975                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057975                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67207.079664                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67207.079664                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9161                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9161                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40460                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40460                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2709514000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2709514000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66967.721206                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66967.721206                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531191                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531191                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56431                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56431                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3461043000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3461043000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587622                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587622                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61332.299623                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61332.299623                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28976                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28976                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1712718000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1712718000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59108.158476                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59108.158476                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10308                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10308                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          881                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          881                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64486500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64486500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078738                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078738                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73196.935301                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73196.935301                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          881                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          881                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63605500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63605500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078738                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078738                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72196.935301                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72196.935301                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11122                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11122                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542191497500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.362233                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1398948                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69276                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.193833                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.362233                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978869                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3001986                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3001986                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548968545500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1046057                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                  1046037                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.94                       # Real time elapsed on the host
host_tick_rate                              752975958                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6212047                       # Number of instructions simulated
sim_ops                                       6212047                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004472                       # Number of seconds simulated
sim_ticks                                  4471673000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             38.556696                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  100611                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               260943                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                892                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             36704                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            294745                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              12824                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          106475                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            93651                       # Number of indirect misses.
system.cpu.branchPred.lookups                  374349                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   30610                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13585                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1274878                       # Number of instructions committed
system.cpu.committedOps                       1274878                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.954179                       # CPI: cycles per instruction
system.cpu.discardedOps                        104972                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57757                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       423487                       # DTB hits
system.cpu.dtb.data_misses                       1697                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    37266                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       257027                       # DTB read hits
system.cpu.dtb.read_misses                       1413                       # DTB read misses
system.cpu.dtb.write_accesses                   20491                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      166460                       # DTB write hits
system.cpu.dtb.write_misses                       284                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 804                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1110888                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            330569                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           189582                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6653767                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.143798                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  159916                       # ITB accesses
system.cpu.itb.fetch_acv                          100                       # ITB acv
system.cpu.itb.fetch_hits                      158404                       # ITB hits
system.cpu.itb.fetch_misses                      1512                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   161      4.29%      4.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.50% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2988     79.60%     84.10% # number of callpals executed
system.cpu.kern.callpal::rdps                     106      2.82%     86.92% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.95% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     86.97% # number of callpals executed
system.cpu.kern.callpal::rti                      232      6.18%     93.15% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.35% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.46% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.51%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3754                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5457                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1323     40.73%     40.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       5      0.15%     41.59% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1897     58.41%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3248                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1322     49.48%     49.48% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        5      0.19%     50.52% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1322     49.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2672                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2945364000     65.83%     65.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                40227500      0.90%     66.73% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 7201500      0.16%     66.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1481553000     33.11%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4474346000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999244                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.696890                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.822660                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 207                      
system.cpu.kern.mode_good::user                   207                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               393                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 207                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.526718                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.690000                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3945407000     88.18%     88.18% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            528939000     11.82%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      161                       # number of times the context was actually changed
system.cpu.numCycles                          8865730                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21451      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  802368     62.94%     64.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2337      0.18%     64.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   497      0.04%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 250743     19.67%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165291     12.97%     97.48% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               791      0.06%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              798      0.06%     97.60% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30580      2.40%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1274878                       # Class of committed instruction
system.cpu.quiesceCycles                        77616                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2211963                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          117                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        76240                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        152409                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2203956417                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2203956417                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2203956417                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2203956417                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118079.636593                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118079.636593                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118079.636593                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118079.636593                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           136                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    27.200000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1269631154                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1269631154                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1269631154                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1269631154                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68022.028074                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68022.028074                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68022.028074                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68022.028074                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4722483                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4722483                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115182.512195                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115182.512195                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2672483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2672483                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65182.512195                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65182.512195                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2199233934                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2199233934                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118086.014497                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118086.014497                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1266958671                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1266958671                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68028.279156                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68028.279156                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              51600                       # Transaction distribution
system.membus.trans_dist::WriteReq                421                       # Transaction distribution
system.membus.trans_dist::WriteResp               421                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27369                       # Transaction distribution
system.membus.trans_dist::WritebackClean        42588                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6210                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6413                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6413                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          42589                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8542                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       127766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       127766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44745                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46525                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 211621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5451328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5451328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1487                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1514048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1515535                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8158799                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             77063                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001466                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038265                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   76950     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     113      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               77063                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1519000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           439187501                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             221983                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81982750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          226333750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2725696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         954368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3680064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2725696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2725696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1751616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1751616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           42589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27369                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27369                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         609547254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         213425266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             822972521                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    609547254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        609547254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      391713795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            391713795                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      391713795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        609547254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        213425266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1214686315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     69207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14863.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000094234500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4242                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4242                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              157295                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              65334                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57501                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69919                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57501                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69919                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2831                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   712                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4958                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4601                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5657                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3361                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    864090250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  273350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1889152750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15805.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34555.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        69                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38864                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48988                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57501                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69919                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    224                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36032                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.042629                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.400856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   240.876646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14699     40.79%     40.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10822     30.03%     70.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4520     12.54%     83.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1994      5.53%     88.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1069      2.97%     91.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          597      1.66%     93.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          376      1.04%     94.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          265      0.74%     95.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1690      4.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36032                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.888732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.889449                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.364084                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1171     27.60%     27.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              31      0.73%     28.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             99      2.33%     30.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           414      9.76%     40.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2086     49.17%     89.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           282      6.65%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            75      1.77%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            33      0.78%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            18      0.42%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            13      0.31%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             5      0.12%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             5      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             3      0.07%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             3      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             1      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             2      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4242                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4242                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.315417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.293931                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.891678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3581     84.42%     84.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              264      6.22%     90.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              241      5.68%     96.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              102      2.40%     98.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.57%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.24%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.24%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4242                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3498880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  181184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4429440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3680064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4474816                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       782.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       990.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    822.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1000.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.74                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4471673000                       # Total gap between requests
system.mem_ctrls.avgGap                      35093.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2547648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       951232                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4429440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 569730389.498516559601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 212723962.597443968058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 990555436.410488963127                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        42589                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69919                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1357573250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    531579500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 113397365250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31876.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35647.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1621839.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            146798400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78006225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           220526040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          189073620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     352803360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1955933340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         71617920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         3014758905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        674.190377                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    169032250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    149240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4157560250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            110734260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             58837680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           170224740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          172536660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     352803360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1920580800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        101386560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2887104060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.642931                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    246908750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    149240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4079678250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19045                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19045                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1780                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1487                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193751                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               116000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1359000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97253417                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              784500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              553500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6736248000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       484843                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           484843                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       484843                       # number of overall hits
system.cpu.icache.overall_hits::total          484843                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        42589                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          42589                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        42589                       # number of overall misses
system.cpu.icache.overall_misses::total         42589                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2782090500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2782090500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2782090500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2782090500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       527432                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       527432                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       527432                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       527432                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080748                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.080748                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080748                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.080748                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65324.156472                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65324.156472                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65324.156472                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65324.156472                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        42588                       # number of writebacks
system.cpu.icache.writebacks::total             42588                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        42589                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        42589                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        42589                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        42589                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2739501500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2739501500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2739501500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2739501500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.080748                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.080748                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.080748                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.080748                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64324.156472                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64324.156472                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64324.156472                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64324.156472                       # average overall mshr miss latency
system.cpu.icache.replacements                  42588                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       484843                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          484843                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        42589                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         42589                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2782090500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2782090500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       527432                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       527432                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080748                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.080748                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65324.156472                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65324.156472                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        42589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        42589                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2739501500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2739501500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.080748                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.080748                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64324.156472                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64324.156472                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997550                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              571225                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             42588                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.412816                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997550                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1097453                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1097453                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       386477                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           386477                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       386477                       # number of overall hits
system.cpu.dcache.overall_hits::total          386477                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21841                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21841                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21841                       # number of overall misses
system.cpu.dcache.overall_misses::total         21841                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1449472500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1449472500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1449472500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1449472500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       408318                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       408318                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       408318                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       408318                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053490                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.053490                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053490                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.053490                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66364.749783                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66364.749783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66364.749783                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66364.749783                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8745                       # number of writebacks
system.cpu.dcache.writebacks::total              8745                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7224                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7224                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7224                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14617                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14617                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14617                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          890                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    984138000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    984138000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    984138000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    984138000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91394500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91394500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.035798                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.035798                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.035798                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.035798                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67328.316344                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67328.316344                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67328.316344                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67328.316344                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102690.449438                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102690.449438                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14914                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       239370                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          239370                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9590                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9590                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    694631000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    694631000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       248960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       248960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038520                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038520                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72432.846715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72432.846715                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1390                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1390                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8200                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8200                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    599211500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    599211500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91394500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91394500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032937                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032937                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 73074.573171                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73074.573171                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194871.002132                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194871.002132                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147107                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147107                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12251                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12251                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    754841500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    754841500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159358                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159358                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.076877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.076877                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61614.684516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61614.684516                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5834                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5834                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6417                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6417                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          421                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    384926500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    384926500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040268                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59985.429328                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59985.429328                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5003                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5003                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          303                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          303                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23182000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23182000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057105                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057105                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76508.250825                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76508.250825                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          302                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          302                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     22818500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     22818500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.056917                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.056917                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75557.947020                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75557.947020                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5188                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5188                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5188                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5188                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6777048000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              373828                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14914                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.065576                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          667                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            852538                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           852538                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2952978335000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 283740                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   283740                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1770.33                       # Real time elapsed on the host
host_tick_rate                              228211366                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   502314365                       # Number of instructions simulated
sim_ops                                     502314365                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.404010                       # Number of seconds simulated
sim_ticks                                404009789500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             39.447985                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                48899617                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            123959732                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               3768                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          10544150                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         141210881                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           12482597                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        46270338                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         33787741                       # Number of indirect misses.
system.cpu.branchPred.lookups               156483951                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 7789374                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       154308                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   496102318                       # Number of instructions committed
system.cpu.committedOps                     496102318                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.628285                       # CPI: cycles per instruction
system.cpu.discardedOps                      35289235                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                178964609                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    181953633                       # DTB hits
system.cpu.dtb.data_misses                       3335                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                120556484                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    122225413                       # DTB read hits
system.cpu.dtb.read_misses                       1854                       # DTB read misses
system.cpu.dtb.write_accesses                58408125                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    59728220                       # DTB write hits
system.cpu.dtb.write_misses                      1481                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1812                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          345293545                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         153023668                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         76867609                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        91273456                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.614143                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               202747227                       # ITB accesses
system.cpu.itb.fetch_acv                          153                       # ITB acv
system.cpu.itb.fetch_hits                   202717791                       # ITB hits
system.cpu.itb.fetch_misses                     29436                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    53      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15402      0.28%      0.28% # number of callpals executed
system.cpu.kern.callpal::rdps                    1071      0.02%      0.30% # number of callpals executed
system.cpu.kern.callpal::rti                     2271      0.04%      0.34% # number of callpals executed
system.cpu.kern.callpal::callsys                 1122      0.02%      0.36% # number of callpals executed
system.cpu.kern.callpal::rdunique             5504269     99.64%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5524189                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5526600                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      148                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6367     35.11%     35.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      49      0.27%     35.38% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     413      2.28%     37.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11306     62.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                18135                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6366     48.25%     48.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       49      0.37%     48.62% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      413      3.13%     51.75% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6366     48.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13194                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             394613665000     97.71%     97.71% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                93134500      0.02%     97.73% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               466212000      0.12%     97.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8703487000      2.15%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         403876498500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999843                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.563064                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.727543                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2223                      
system.cpu.kern.mode_good::user                  2221                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2320                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2221                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   4                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.958190                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.500000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.978218                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        33591311500      8.32%      8.32% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         370206352000     91.66%     99.98% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             78835000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       53                       # number of times the context was actually changed
system.cpu.numCycles                        807795824                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       148                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            22788965      4.59%      4.59% # Class of committed instruction
system.cpu.op_class_0::IntAlu               276458097     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  14588      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1390      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              131492932     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              59722822     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              1458      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             1414      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5620644      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                496102318                       # Class of committed instruction
system.cpu.quiesceCycles                       223755                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       716522368                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4788224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 583                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        586                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       757751                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1515219                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        74971                       # number of demand (read+write) misses
system.iocache.demand_misses::total             74971                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        74971                       # number of overall misses
system.iocache.overall_misses::total            74971                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8834575861                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8834575861                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8834575861                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8834575861                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        74971                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           74971                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        74971                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          74971                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117839.909578                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117839.909578                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117839.909578                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117839.909578                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           316                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    9                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    35.111111                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          74816                       # number of writebacks
system.iocache.writebacks::total                74816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        74971                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        74971                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        74971                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        74971                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   5081789159                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   5081789159                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   5081789159                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   5081789159                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67783.398367                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67783.398367                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67783.398367                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67783.398367                       # average overall mshr miss latency
system.iocache.replacements                     74971                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          155                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              155                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     21689451                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     21689451                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          155                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            155                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 139931.941935                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 139931.941935                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          155                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          155                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     13939451                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     13939451                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 89931.941935                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 89931.941935                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        74816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        74816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8812886410                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8812886410                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        74816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        74816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117794.140425                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117794.140425                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        74816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        74816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   5067849708                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   5067849708                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67737.512136                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67737.512136                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  74987                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                74987                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               674739                       # Number of tag accesses
system.iocache.tags.data_accesses              674739                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 500                       # Transaction distribution
system.membus.trans_dist::ReadResp             562623                       # Transaction distribution
system.membus.trans_dist::WriteReq               1256                       # Transaction distribution
system.membus.trans_dist::WriteResp              1256                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       352361                       # Transaction distribution
system.membus.trans_dist::WritebackClean       266944                       # Transaction distribution
system.membus.trans_dist::CleanEvict           138161                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq            120527                       # Transaction distribution
system.membus.trans_dist::ReadExResp           120527                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         266944                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        295181                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         74816                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       149978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       149978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       800832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       800832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3512                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1246661                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1250177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2200987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     34168832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     34168832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5963                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     44358144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     44364107                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                83323467                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              119                       # Total snoops (count)
system.membus.snoopTraffic                       7616                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            759232                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000158                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012571                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  759112     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     120      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              759232                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3578500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4079916597                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             837951                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2240611250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1424869250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       17084416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       26595264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide         2304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           43681984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     17084416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17084416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22551104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22551104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          266944                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          415551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              682531                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       352361                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             352361                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          42287134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          65828266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           5703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             108121103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     42287134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         42287134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       55818212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             55818212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       55818212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         42287134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         65828266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          5703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            163939315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    618098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    254441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    404813.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000695028500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        37037                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        37037                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1924207                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             583222                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      682531                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     619305                       # Number of write requests accepted
system.mem_ctrls.readBursts                    682531                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   619305                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  23243                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1207                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             37297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             47999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             27378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             39837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             46094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            48119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            66234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            54546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            38496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            37112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             34643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             53188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             39681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             39610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             47595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            44009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            53459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            40322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            48087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            34231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            30150                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10181542500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3296440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             22543192500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15443.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34193.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       277                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   384510                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  417359                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 58.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.52                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                682531                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               619305                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  602102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  33876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  33737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  33969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  34489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  34845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  37691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  36944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  37131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  37315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  37178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  37638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  37874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    942                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       475531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    171.923614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.179186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   204.716409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       248249     52.20%     52.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       136101     28.62%     80.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        41345      8.69%     89.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17625      3.71%     93.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7784      1.64%     94.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4664      0.98%     95.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2840      0.60%     96.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2059      0.43%     96.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14864      3.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       475531                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        37037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.800875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.332151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4151     11.21%     11.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3666      9.90%     21.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         23125     62.44%     83.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          4081     11.02%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1502      4.06%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           383      1.03%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            82      0.22%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            26      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            10      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         37037                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        37037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.688825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.539830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.003814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         36424     98.34%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           331      0.89%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            68      0.18%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            33      0.09%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            28      0.08%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            17      0.05%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            20      0.05%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            16      0.04%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            16      0.04%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55            11      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             9      0.02%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            11      0.03%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             9      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             4      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             2      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             6      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             5      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             3      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             5      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::116-119            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-139            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::148-151            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::164-167            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-171            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::212-215            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         37037                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               42194432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1487552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                39558656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                43681984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39635520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       104.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        97.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    108.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     98.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.58                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  404009510000                       # Total gap between requests
system.mem_ctrls.avgGap                     310338.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16284224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     25908032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide         2176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     39558656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 40306508.463948987424                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 64127238.184162862599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 5386.008103152659                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 97915092.723266795278                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       266944                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       415551                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           36                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       619305                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8793728750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  13746327750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      3136000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9563360304500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32942.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33079.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide     87111.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15442084.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2069307660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1099874490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2683104900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1759536720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31892440320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     119988371550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      54096919680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       213589555320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        528.674208                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 139503870250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13490880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 251015039250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1325926560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            704765655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2024211420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1466966160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31892440320.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      70968214800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      95377051680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       203759576595                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        504.343167                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 247232072000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13490880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 143286837500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  655                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 655                       # Transaction distribution
system.iobus.trans_dist::WriteReq               76072                       # Transaction distribution
system.iobus.trans_dist::WriteResp              76072                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3512                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       149942                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       149942                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  153454                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1323                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5963                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4789464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4789464                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4795427                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1305500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                35000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            75126000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2256000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           390672861                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2238000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 296                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           148                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     794594.594595                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284604.101152                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          148    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             148                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    403892189500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    117600000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    206046502                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        206046502                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    206046502                       # number of overall hits
system.cpu.icache.overall_hits::total       206046502                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       266943                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         266943                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       266943                       # number of overall misses
system.cpu.icache.overall_misses::total        266943                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  17744045000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  17744045000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  17744045000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  17744045000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    206313445                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    206313445                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    206313445                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    206313445                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001294                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001294                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001294                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001294                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66471.287878                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66471.287878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66471.287878                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66471.287878                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       266944                       # number of writebacks
system.cpu.icache.writebacks::total            266944                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       266943                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       266943                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       266943                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       266943                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  17477101000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17477101000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  17477101000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17477101000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001294                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001294                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001294                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001294                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65471.284132                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65471.284132                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65471.284132                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65471.284132                       # average overall mshr miss latency
system.cpu.icache.replacements                 266944                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    206046502                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       206046502                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       266943                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        266943                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  17744045000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  17744045000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    206313445                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    206313445                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001294                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001294                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66471.287878                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66471.287878                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       266943                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       266943                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  17477101000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17477101000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001294                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001294                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65471.284132                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65471.284132                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           206321343                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            267456                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            771.421628                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          178                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         412893834                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        412893834                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    159448024                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        159448024                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    159448024                       # number of overall hits
system.cpu.dcache.overall_hits::total       159448024                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       513610                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         513610                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       513610                       # number of overall misses
system.cpu.dcache.overall_misses::total        513610                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33180164500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33180164500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33180164500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33180164500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    159961634                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    159961634                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    159961634                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    159961634                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003211                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003211                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003211                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003211                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64601.866202                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64601.866202                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64601.866202                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64601.866202                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       277545                       # number of writebacks
system.cpu.dcache.writebacks::total            277545                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       101133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       101133                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       101133                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       101133                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       412477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       412477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       412477                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       412477                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1756                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1756                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  26583184000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  26583184000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  26583184000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  26583184000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     78036500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     78036500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002579                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002579                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002579                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002579                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64447.675870                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64447.675870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64447.675870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64447.675870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 44439.920273                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 44439.920273                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 415551                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    110984460                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       110984460                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       292471                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        292471                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19867669500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19867669500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    111276931                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    111276931                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002628                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002628                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67930.391389                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67930.391389                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          519                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          519                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       291952                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       291952                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          500                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          500                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19541174000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19541174000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     78036500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     78036500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002624                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002624                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66932.831424                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66932.831424                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       156073                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       156073                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     48463564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       48463564                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       221139                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       221139                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13312495000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13312495000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     48684703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     48684703                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004542                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004542                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60199.670795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60199.670795                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       100614                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       100614                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       120525                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       120525                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1256                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1256                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   7042010000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   7042010000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002476                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002476                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58427.795063                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58427.795063                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     11028687                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     11028687                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3091                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3091                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    240571500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    240571500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     11031778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     11031778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000280                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000280                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77829.666775                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77829.666775                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3084                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3084                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    237068500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    237068500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000280                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000280                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76870.460441                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76870.460441                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     11031749                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     11031749                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     11031749                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     11031749                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 404009789500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           181993463                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            416575                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            436.880425                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          619                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         364465873                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        364465873                       # Number of data accesses

---------- End Simulation Statistics   ----------
