{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599153700354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599153700356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 03 11:21:40 2020 " "Processing started: Thu Sep 03 11:21:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599153700356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153700356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off A10SoM_System -c A10SoM_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off A10SoM_System -c A10SoM_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153700356 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1599153715010 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1599153715010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a10som_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a10som_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 A10SoM_System-A10SoM_System_Arch " "Found design unit 1: A10SoM_System-A10SoM_System_Arch" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 237 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725008 ""} { "Info" "ISGN_ENTITY_NAME" "1 A10SoM_System " "Found entity 1: A10SoM_System" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725008 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../component_library/AD1939/Source_Files/AD1939_hps_audio_research_v1.vhd " "Can't analyze file -- file ../../component_library/AD1939/Source_Files/AD1939_hps_audio_research_v1.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1599153725013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_st_adapter_180/synth/som_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_avalon_st_adapter_180/synth/som_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_pkg (som_system_altera_avalon_st_adapter_180) " "Found design unit 1: som_system_pkg (som_system_altera_avalon_st_adapter_180)" {  } { { "som_system/altera_avalon_st_adapter_180/synth/som_system_pkg.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_st_adapter_180/synth/som_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_irq_mapper_180/synth/som_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_irq_mapper_180/synth/som_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_pkg (som_system_altera_irq_mapper_180) " "Found design unit 1: som_system_pkg (som_system_altera_irq_mapper_180)" {  } { { "som_system/altera_irq_mapper_180/synth/som_system_pkg.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_irq_mapper_180/synth/som_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_mm_interconnect_180/synth/som_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_mm_interconnect_180/synth/som_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_pkg (som_system_altera_mm_interconnect_180) " "Found design unit 1: som_system_pkg (som_system_altera_mm_interconnect_180)" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_pkg.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_pio_180/synth/som_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_avalon_pio_180/synth/som_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_pkg (som_system_altera_avalon_pio_180) " "Found design unit 1: som_system_pkg (som_system_altera_avalon_pio_180)" {  } { { "som_system/altera_avalon_pio_180/synth/som_system_pkg.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_pio_180/synth/som_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_iopll_180/synth/som_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_iopll_180/synth/som_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_pkg (som_system_altera_iopll_180) " "Found design unit 1: som_system_pkg (som_system_altera_iopll_180)" {  } { { "som_system/altera_iopll_180/synth/som_system_pkg.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_iopll_180/synth/som_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/mux_ddr_10/synth/som_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file som_system/mux_ddr_10/synth/som_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_pkg (som_system_mux_ddr_10) " "Found design unit 1: som_system_pkg (som_system_mux_ddr_10)" {  } { { "som_system/mux_ddr_10/synth/som_system_pkg.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/mux_ddr_10/synth/som_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/som_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/som_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_pkg (som_system_altera_avalon_mm_clock_crossing_bridge_180) " "Found design unit 1: som_system_pkg (som_system_altera_avalon_mm_clock_crossing_bridge_180)" {  } { { "som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/som_system_pkg.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/som_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_a10_hps_180/synth/som_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_emif_a10_hps_180/synth/som_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_pkg (som_system_altera_emif_a10_hps_180) " "Found design unit 1: som_system_pkg (som_system_altera_emif_a10_hps_180)" {  } { { "som_system/altera_emif_a10_hps_180/synth/som_system_pkg.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_a10_hps_180/synth/som_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_180/synth/som_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_emif_180/synth/som_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_pkg (som_system_altera_emif_180) " "Found design unit 1: som_system_pkg (som_system_altera_emif_180)" {  } { { "som_system/altera_emif_180/synth/som_system_pkg.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_180/synth/som_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_arria10_hps_180/synth/som_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_arria10_hps_180/synth/som_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_pkg (som_system_altera_arria10_hps_180) " "Found design unit 1: som_system_pkg (som_system_altera_arria10_hps_180)" {  } { { "som_system/altera_arria10_hps_180/synth/som_system_pkg.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_hps_180/synth/som_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/fe_qsys_ad1939_audio_research_v1_10/synth/som_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file som_system/fe_qsys_ad1939_audio_research_v1_10/synth/som_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_pkg (som_system_fe_qsys_ad1939_audio_research_v1_10) " "Found design unit 1: som_system_pkg (som_system_fe_qsys_ad1939_audio_research_v1_10)" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/som_system_pkg.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/som_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/fe_fpga_microphone_encoder_decoder_10/synth/som_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file som_system/fe_fpga_microphone_encoder_decoder_10/synth/som_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_pkg (som_system_fe_fpga_microphone_encoder_decoder_10) " "Found design unit 1: som_system_pkg (som_system_fe_fpga_microphone_encoder_decoder_10)" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/som_system_pkg.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/som_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/fe_ad7768_v1_10/synth/som_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file som_system/fe_ad7768_v1_10/synth/som_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_pkg (som_system_fe_ad7768_v1_10) " "Found design unit 1: som_system_pkg (som_system_fe_ad7768_v1_10)" {  } { { "som_system/FE_AD7768_v1_10/synth/som_system_pkg.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD7768_v1_10/synth/som_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/fe_ad5791_v1_10/synth/som_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file som_system/fe_ad5791_v1_10/synth/som_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_pkg (som_system_fe_ad5791_v1_10) " "Found design unit 1: som_system_pkg (som_system_fe_ad5791_v1_10)" {  } { { "som_system/FE_AD5791_v1_10/synth/som_system_pkg.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/som_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/fe_ad4020_10/synth/som_system_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file som_system/fe_ad4020_10/synth/som_system_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_pkg (som_system_fe_ad4020_10) " "Found design unit 1: som_system_pkg (som_system_fe_ad4020_10)" {  } { { "som_system/FE_AD4020_10/synth/som_system_pkg.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/som_system_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_reset_controller_180/synth/som_system_rst_controller_002_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_reset_controller_180/synth/som_system_rst_controller_002_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_rst_controller_002_pkg (som_system_altera_reset_controller_180) " "Found design unit 1: som_system_rst_controller_002_pkg (som_system_altera_reset_controller_180)" {  } { { "som_system/altera_reset_controller_180/synth/som_system_rst_controller_002_pkg.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_reset_controller_180/synth/som_system_rst_controller_002_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_reset_controller_180/synth/som_system_rst_controller_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_reset_controller_180/synth/som_system_rst_controller_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_rst_controller_pkg (som_system_altera_reset_controller_180) " "Found design unit 1: som_system_rst_controller_pkg (som_system_altera_reset_controller_180)" {  } { { "som_system/altera_reset_controller_180/synth/som_system_rst_controller_pkg.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_reset_controller_180/synth/som_system_rst_controller_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/synth/som_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_system/synth/som_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_rst_controller-rtl " "Found design unit 1: som_system_rst_controller-rtl" {  } { { "som_system/synth/som_system_rst_controller.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system_rst_controller.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725053 ""} { "Info" "ISGN_ENTITY_NAME" "1 som_system_rst_controller " "Found entity 1: som_system_rst_controller" {  } { { "som_system/synth/som_system_rst_controller.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system_rst_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/synth/som_system_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_system/synth/som_system_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_rst_controller_002-rtl " "Found design unit 1: som_system_rst_controller_002-rtl" {  } { { "som_system/synth/som_system_rst_controller_002.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system_rst_controller_002.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725055 ""} { "Info" "ISGN_ENTITY_NAME" "1 som_system_rst_controller_002 " "Found entity 1: som_system_rst_controller_002" {  } { { "som_system/synth/som_system_rst_controller_002.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system_rst_controller_002.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/synth/som_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_system/synth/som_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system-rtl " "Found design unit 1: som_system-rtl" {  } { { "som_system/synth/som_system.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 254 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725060 ""} { "Info" "ISGN_ENTITY_NAME" "1 som_system " "Found entity 1: som_system" {  } { { "som_system/synth/som_system.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_bbxpcfy.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_bbxpcfy.v" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_avalon_st_adapter_180_bbxpcfy " "Found entity 1: som_system_altera_avalon_st_adapter_180_bbxpcfy" {  } { { "som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_bbxpcfy.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_bbxpcfy.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_bbxpcfy_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_bbxpcfy_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_altera_avalon_st_adapter_180_bbxpcfy_cfg:config " "Found design unit 1: som_system_altera_avalon_st_adapter_180_bbxpcfy_cfg:config" {  } { { "som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_bbxpcfy_cfg.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_bbxpcfy_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/channel_adapter_180/synth/som_system_channel_adapter_180_agpsntq.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/channel_adapter_180/synth/som_system_channel_adapter_180_agpsntq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_channel_adapter_180_agpsntq " "Found entity 1: som_system_channel_adapter_180_agpsntq" {  } { { "som_system/channel_adapter_180/synth/som_system_channel_adapter_180_agpsntq.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/channel_adapter_180/synth/som_system_channel_adapter_180_agpsntq.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_a10_hps_180/synth/som_system_altera_emif_a10_hps_180_uhly6ia.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_a10_hps_180/synth/som_system_altera_emif_a10_hps_180_uhly6ia.v" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_emif_a10_hps_180_uhly6ia " "Found entity 1: som_system_altera_emif_a10_hps_180_uhly6ia" {  } { { "som_system/altera_emif_a10_hps_180/synth/som_system_altera_emif_a10_hps_180_uhly6ia.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_a10_hps_180/synth/som_system_altera_emif_a10_hps_180_uhly6ia.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_a10_hps_180/synth/som_system_altera_emif_a10_hps_180_uhly6ia_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_emif_a10_hps_180/synth/som_system_altera_emif_a10_hps_180_uhly6ia_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_altera_emif_a10_hps_180_uhly6ia_cfg:config " "Found design unit 1: som_system_altera_emif_a10_hps_180_uhly6ia_cfg:config" {  } { { "som_system/altera_emif_a10_hps_180/synth/som_system_altera_emif_a10_hps_180_uhly6ia_cfg.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_a10_hps_180/synth/som_system_altera_emif_a10_hps_180_uhly6ia_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_emif_arch_nf_180_qjbdqci_top " "Found entity 1: som_system_altera_emif_arch_nf_180_qjbdqci_top" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_io_aux.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_io_aux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_emif_arch_nf_180_qjbdqci_io_aux " "Found entity 1: som_system_altera_emif_arch_nf_180_qjbdqci_io_aux" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_io_aux.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_io_aux.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_emif_arch_nf_180_qjbdqci " "Found entity 1: som_system_altera_emif_arch_nf_180_qjbdqci" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_bufs " "Found entity 1: altera_emif_arch_nf_bufs" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_se_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_se_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_udir_se_i " "Found entity 1: altera_emif_arch_nf_buf_udir_se_i" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_se_i.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_se_i.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_se_o.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_se_o.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_udir_se_o " "Found entity 1: altera_emif_arch_nf_buf_udir_se_o" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_se_o.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_se_o.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_df_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_df_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_udir_df_i " "Found entity 1: altera_emif_arch_nf_buf_udir_df_i" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_df_i.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_df_i.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_df_o.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_df_o.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_udir_df_o " "Found entity 1: altera_emif_arch_nf_buf_udir_df_o" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_df_o.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_df_o.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_cp_i.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_cp_i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_udir_cp_i " "Found entity 1: altera_emif_arch_nf_buf_udir_cp_i" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_cp_i.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_udir_cp_i.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_bdir_df.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_bdir_df.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_bdir_df " "Found entity 1: altera_emif_arch_nf_buf_bdir_df" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_bdir_df.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_bdir_df.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_bdir_se.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_bdir_se.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_bdir_se " "Found entity 1: altera_emif_arch_nf_buf_bdir_se" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_bdir_se.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_bdir_se.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_unused.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_unused.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_buf_unused " "Found entity 1: altera_emif_arch_nf_buf_unused" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_unused.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_buf_unused.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_pll " "Found entity 1: altera_emif_arch_nf_pll" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll_fast_sim.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll_fast_sim.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_pll_fast_sim " "Found entity 1: altera_emif_arch_nf_pll_fast_sim" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll_fast_sim.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll_fast_sim.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll_extra_clks.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll_extra_clks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_pll_extra_clks " "Found entity 1: altera_emif_arch_nf_pll_extra_clks" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll_extra_clks.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_pll_extra_clks.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_oct.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_oct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_oct " "Found entity 1: altera_emif_arch_nf_oct" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_oct.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_oct.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_core_clks_rsts.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_core_clks_rsts.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_core_clks_rsts " "Found entity 1: altera_emif_arch_nf_core_clks_rsts" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_core_clks_rsts.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_core_clks_rsts.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hps_clks_rsts.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hps_clks_rsts.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hps_clks_rsts " "Found entity 1: altera_emif_arch_nf_hps_clks_rsts" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hps_clks_rsts.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hps_clks_rsts.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_io_tiles_wrap " "Found entity 1: altera_emif_arch_nf_io_tiles_wrap" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_io_tiles " "Found entity 1: altera_emif_arch_nf_io_tiles" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles.sv" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_abphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_abphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_io_tiles_abphy " "Found entity 1: altera_emif_arch_nf_io_tiles_abphy" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_abphy.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_abphy.sv" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_abphy_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_abphy_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_abphy_mux " "Found entity 1: altera_emif_arch_nf_abphy_mux" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_abphy_mux.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_abphy_mux.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_avl_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_avl_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hmc_avl_if " "Found entity 1: altera_emif_arch_nf_hmc_avl_if" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_avl_if.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_avl_if.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_sideband_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_sideband_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hmc_sideband_if " "Found entity 1: altera_emif_arch_nf_hmc_sideband_if" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_sideband_if.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_sideband_if.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_mmr_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_mmr_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hmc_mmr_if " "Found entity 1: altera_emif_arch_nf_hmc_mmr_if" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_mmr_if.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_mmr_if.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_amm_data_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_amm_data_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hmc_amm_data_if " "Found entity 1: altera_emif_arch_nf_hmc_amm_data_if" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_amm_data_if.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_amm_data_if.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_ast_data_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_ast_data_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_hmc_ast_data_if " "Found entity 1: altera_emif_arch_nf_hmc_ast_data_if" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_ast_data_if.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_hmc_ast_data_if.sv" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_afi_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_afi_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_afi_if " "Found entity 1: altera_emif_arch_nf_afi_if" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_afi_if.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_afi_if.sv" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_seq_if " "Found entity 1: altera_emif_arch_nf_seq_if" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_regs.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_regs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_emif_arch_nf_regs " "Found entity 1: altera_emif_arch_nf_regs" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_regs.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_regs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_oct.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_oct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_oct " "Found entity 1: altera_oct" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_oct.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_oct.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/altera_oct_um_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/altera_oct_um_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_oct_um_fsm " "Found entity 1: altera_oct_um_fsm" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_oct_um_fsm.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_oct_um_fsm.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/fe_ad5791_v1_10/synth/fe_ad5791_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_system/fe_ad5791_v1_10/synth/fe_ad5791_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FE_AD5791_v1-rtl " "Found design unit 1: FE_AD5791_v1-rtl" {  } { { "som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725182 ""} { "Info" "ISGN_ENTITY_NAME" "1 FE_AD5791_v1 " "Found entity 1: FE_AD5791_v1" {  } { { "som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_180/synth/som_system_altera_emif_180_brz44ly.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_180/synth/som_system_altera_emif_180_brz44ly.v" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_emif_180_brz44ly " "Found entity 1: som_system_altera_emif_180_brz44ly" {  } { { "som_system/altera_emif_180/synth/som_system_altera_emif_180_brz44ly.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_180/synth/som_system_altera_emif_180_brz44ly.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_180/synth/som_system_altera_emif_180_brz44ly_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_emif_180/synth/som_system_altera_emif_180_brz44ly_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_altera_emif_180_brz44ly_cfg:config " "Found design unit 1: som_system_altera_emif_180_brz44ly_cfg:config" {  } { { "som_system/altera_emif_180/synth/som_system_altera_emif_180_brz44ly_cfg.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_180/synth/som_system_altera_emif_180_brz44ly_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_cal_slave_nf_180/synth/som_system_altera_emif_cal_slave_nf_180_5pbk77i.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_cal_slave_nf_180/synth/som_system_altera_emif_cal_slave_nf_180_5pbk77i.v" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_emif_cal_slave_nf_180_5pbk77i " "Found entity 1: som_system_altera_emif_cal_slave_nf_180_5pbk77i" {  } { { "som_system/altera_emif_cal_slave_nf_180/synth/som_system_altera_emif_cal_slave_nf_180_5pbk77i.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_cal_slave_nf_180/synth/som_system_altera_emif_cal_slave_nf_180_5pbk77i.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_cal_slave_nf_180/synth/som_system_altera_emif_cal_slave_nf_180_5pbk77i_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_emif_cal_slave_nf_180/synth/som_system_altera_emif_cal_slave_nf_180_5pbk77i_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_altera_emif_cal_slave_nf_180_5pbk77i_cfg:config " "Found design unit 1: som_system_altera_emif_cal_slave_nf_180_5pbk77i_cfg:config" {  } { { "som_system/altera_emif_cal_slave_nf_180/synth/som_system_altera_emif_cal_slave_nf_180_5pbk77i_cfg.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_cal_slave_nf_180/synth/som_system_altera_emif_cal_slave_nf_180_5pbk77i_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_onchip_memory2_180/synth/som_system_altera_avalon_onchip_memory2_180_m2wik5y.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_avalon_onchip_memory2_180/synth/som_system_altera_avalon_onchip_memory2_180_m2wik5y.v" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_avalon_onchip_memory2_180_m2wik5y " "Found entity 1: som_system_altera_avalon_onchip_memory2_180_m2wik5y" {  } { { "som_system/altera_avalon_onchip_memory2_180/synth/som_system_altera_avalon_onchip_memory2_180_m2wik5y.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_onchip_memory2_180/synth/som_system_altera_avalon_onchip_memory2_180_m2wik5y.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_l5dmrei.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_l5dmrei.v" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_mm_interconnect_180_l5dmrei " "Found entity 1: som_system_altera_mm_interconnect_180_l5dmrei" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_l5dmrei.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_l5dmrei.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_l5dmrei_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_l5dmrei_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_altera_mm_interconnect_180_l5dmrei_cfg:config " "Found design unit 1: som_system_altera_mm_interconnect_180_l5dmrei_cfg:config" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_l5dmrei_cfg.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_l5dmrei_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_master_translator_180/synth/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_master_translator_180/synth/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "som_system/altera_merlin_master_translator_180/synth/altera_merlin_master_translator.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_master_translator_180/synth/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_slave_translator_180/synth/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_slave_translator_180/synth/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "som_system/altera_merlin_slave_translator_180/synth/altera_merlin_slave_translator.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_slave_translator_180/synth/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_reset_controller_180/synth/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_reset_controller_180/synth/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "som_system/altera_reset_controller_180/synth/altera_reset_controller.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_reset_controller_180/synth/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_reset_controller_180/synth/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_reset_controller_180/synth/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "som_system/altera_reset_controller_180/synth/altera_reset_synchronizer.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_reset_controller_180/synth/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_mm_bridge_180/synth/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_avalon_mm_bridge_180/synth/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "som_system/altera_avalon_mm_bridge_180/synth/altera_avalon_mm_bridge.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_mm_bridge_180/synth/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_emif_arch_nf_180_3nk2okq_top " "Found entity 1: som_system_altera_emif_arch_nf_180_3nk2okq_top" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_io_aux.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_io_aux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_emif_arch_nf_180_3nk2okq_io_aux " "Found entity 1: som_system_altera_emif_arch_nf_180_3nk2okq_io_aux" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_io_aux.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_io_aux.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_emif_arch_nf_180_3nk2okq " "Found entity 1: som_system_altera_emif_arch_nf_180_3nk2okq" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/fe_qsys_ad1939_audio_research_v1_10/synth/ad1939_hps_audio_research_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_system/fe_qsys_ad1939_audio_research_v1_10/synth/ad1939_hps_audio_research_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD1939_hps_audio_research-behavioral " "Found design unit 1: AD1939_hps_audio_research-behavioral" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725243 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD1939_hps_audio_research " "Found entity 1: AD1939_hps_audio_research" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/fe_qsys_ad1939_audio_research_v1_10/synth/parallel2serial_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_system/fe_qsys_ad1939_audio_research_v1_10/synth/parallel2serial_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel2serial_32bits-SYN " "Found design unit 1: parallel2serial_32bits-SYN" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/Parallel2Serial_32bits.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/Parallel2Serial_32bits.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725245 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parallel2Serial_32bits " "Found entity 1: Parallel2Serial_32bits" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/Parallel2Serial_32bits.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/Parallel2Serial_32bits.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/fe_qsys_ad1939_audio_research_v1_10/synth/serial2parallel_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_system/fe_qsys_ad1939_audio_research_v1_10/synth/serial2parallel_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial2parallel_32bits-SYN " "Found design unit 1: serial2parallel_32bits-SYN" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/Serial2Parallel_32bits.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/Serial2Parallel_32bits.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725248 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serial2Parallel_32bits " "Found entity 1: Serial2Parallel_32bits" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/Serial2Parallel_32bits.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/Serial2Parallel_32bits.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_dc_fifo.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_std_synchronizer_nocut.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_mm_interconnect_180_d4sniia " "Found entity 1: som_system_altera_mm_interconnect_180_d4sniia" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_altera_mm_interconnect_180_d4sniia_cfg:config " "Found design unit 1: som_system_altera_mm_interconnect_180_d4sniia_cfg:config" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia_cfg.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_clock_crosser.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_pipeline_base.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_std_synchronizer_nocut.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_v3lgypq.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_v3lgypq.v" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_avalon_st_adapter_180_v3lgypq " "Found entity 1: som_system_altera_avalon_st_adapter_180_v3lgypq" {  } { { "som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_v3lgypq.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_v3lgypq.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_v3lgypq_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_v3lgypq_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_altera_avalon_st_adapter_180_v3lgypq_cfg:config " "Found design unit 1: som_system_altera_avalon_st_adapter_180_v3lgypq_cfg:config" {  } { { "som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_v3lgypq_cfg.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_v3lgypq_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/error_adapter_180/synth/som_system_error_adapter_180_jats3da.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/error_adapter_180/synth/som_system_error_adapter_180_jats3da.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_error_adapter_180_jats3da " "Found entity 1: som_system_error_adapter_180_jats3da" {  } { { "som_system/error_adapter_180/synth/som_system_error_adapter_180_jats3da.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/error_adapter_180/synth/som_system_error_adapter_180_jats3da.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725295 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725295 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725295 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725295 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725295 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_new.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599153725299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_new.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_burst_adapter_180/synth/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_burst_adapter_180/synth/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_incr_burst_converter.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_wrap_burst_converter.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599153725304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_burst_adapter_180/synth/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_burst_adapter_180/synth/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_wrap_burst_converter.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_burst_adapter_180/synth/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_burst_adapter_180/synth/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_default_burst_converter.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_address_alignment.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_burst_adapter_180/synth/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_burst_adapter_180/synth/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_burst_adapter_180/synth/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_burst_adapter_180/synth/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_avalon_st_pipeline_base.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_slave_agent_180/synth/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_slave_agent_180/synth/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "som_system/altera_merlin_slave_agent_180/synth/altera_merlin_slave_agent.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_slave_agent_180/synth/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_slave_agent_180/synth/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_slave_agent_180/synth/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "som_system/altera_merlin_slave_agent_180/synth/altera_merlin_burst_uncompressor.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_slave_agent_180/synth/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_sc_fifo_180/synth/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_avalon_sc_fifo_180/synth/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "som_system/altera_avalon_sc_fifo_180/synth/altera_avalon_sc_fifo.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_sc_fifo_180/synth/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "som_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "som_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_address_alignment.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_xdoo6gq.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_xdoo6gq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_merlin_multiplexer_180_xdoo6gq " "Found entity 1: som_system_altera_merlin_multiplexer_180_xdoo6gq" {  } { { "som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_xdoo6gq.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_xdoo6gq.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_multiplexer_180/synth/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file som_system/altera_merlin_multiplexer_180/synth/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "som_system/altera_merlin_multiplexer_180/synth/altera_merlin_arbitrator.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_multiplexer_180/synth/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725341 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "som_system/altera_merlin_multiplexer_180/synth/altera_merlin_arbitrator.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_multiplexer_180/synth/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_reioipy.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_reioipy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_merlin_demultiplexer_180_reioipy " "Found entity 1: som_system_altera_merlin_demultiplexer_180_reioipy" {  } { { "som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_reioipy.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_reioipy.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725344 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel som_system_altera_merlin_router_180_gil3sua.sv(48) " "Verilog HDL Declaration information at som_system_altera_merlin_router_180_gil3sua.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_gil3sua.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_gil3sua.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599153725346 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel som_system_altera_merlin_router_180_gil3sua.sv(49) " "Verilog HDL Declaration information at som_system_altera_merlin_router_180_gil3sua.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_gil3sua.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_gil3sua.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599153725346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_gil3sua.sv 2 2 " "Found 2 design units, including 2 entities, in source file som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_gil3sua.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_merlin_router_180_gil3sua_default_decode " "Found entity 1: som_system_altera_merlin_router_180_gil3sua_default_decode" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_gil3sua.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_gil3sua.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725348 ""} { "Info" "ISGN_ENTITY_NAME" "2 som_system_altera_merlin_router_180_gil3sua " "Found entity 2: som_system_altera_merlin_router_180_gil3sua" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_gil3sua.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_gil3sua.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_ae2iwoi.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_ae2iwoi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_merlin_demultiplexer_180_ae2iwoi " "Found entity 1: som_system_altera_merlin_demultiplexer_180_ae2iwoi" {  } { { "som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_ae2iwoi.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_ae2iwoi.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_2q47q3i.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_2q47q3i.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_merlin_multiplexer_180_2q47q3i " "Found entity 1: som_system_altera_merlin_multiplexer_180_2q47q3i" {  } { { "som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_2q47q3i.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_2q47q3i.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_width_adapter_180/synth/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_width_adapter_180/synth/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "som_system/altera_merlin_width_adapter_180/synth/altera_merlin_address_alignment.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_width_adapter_180/synth/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_width_adapter_180/synth/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_width_adapter_180/synth/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "som_system/altera_merlin_width_adapter_180/synth/altera_merlin_burst_uncompressor.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_width_adapter_180/synth/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725363 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel som_system_altera_merlin_router_180_jxs3q3q.sv(48) " "Verilog HDL Declaration information at som_system_altera_merlin_router_180_jxs3q3q.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_jxs3q3q.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_jxs3q3q.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599153725364 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel som_system_altera_merlin_router_180_jxs3q3q.sv(49) " "Verilog HDL Declaration information at som_system_altera_merlin_router_180_jxs3q3q.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_jxs3q3q.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_jxs3q3q.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599153725364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_jxs3q3q.sv 2 2 " "Found 2 design units, including 2 entities, in source file som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_jxs3q3q.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_merlin_router_180_jxs3q3q_default_decode " "Found entity 1: som_system_altera_merlin_router_180_jxs3q3q_default_decode" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_jxs3q3q.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_jxs3q3q.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725367 ""} { "Info" "ISGN_ENTITY_NAME" "2 som_system_altera_merlin_router_180_jxs3q3q " "Found entity 2: som_system_altera_merlin_router_180_jxs3q3q" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_jxs3q3q.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_jxs3q3q.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_mm_interconnect_180_g5k2ojy " "Found entity 1: som_system_altera_mm_interconnect_180_g5k2ojy" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_altera_mm_interconnect_180_g5k2ojy_cfg:config " "Found design unit 1: som_system_altera_mm_interconnect_180_g5k2ojy_cfg:config" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy_cfg.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_27h65fa.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_27h65fa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_merlin_multiplexer_180_27h65fa " "Found entity 1: som_system_altera_merlin_multiplexer_180_27h65fa" {  } { { "som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_27h65fa.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_27h65fa.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_bobv3li.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_bobv3li.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_merlin_demultiplexer_180_bobv3li " "Found entity 1: som_system_altera_merlin_demultiplexer_180_bobv3li" {  } { { "som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_bobv3li.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_bobv3li.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_caevfly.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_caevfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_avalon_st_adapter_180_caevfly " "Found entity 1: som_system_altera_avalon_st_adapter_180_caevfly" {  } { { "som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_caevfly.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_caevfly.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_caevfly_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_caevfly_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_altera_avalon_st_adapter_180_caevfly_cfg:config " "Found design unit 1: som_system_altera_avalon_st_adapter_180_caevfly_cfg:config" {  } { { "som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_caevfly_cfg.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_caevfly_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/error_adapter_180/synth/som_system_error_adapter_180_ww4pkiq.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/error_adapter_180/synth/som_system_error_adapter_180_ww4pkiq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_error_adapter_180_ww4pkiq " "Found entity 1: som_system_error_adapter_180_ww4pkiq" {  } { { "som_system/error_adapter_180/synth/som_system_error_adapter_180_ww4pkiq.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/error_adapter_180/synth/som_system_error_adapter_180_ww4pkiq.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_uoxykti.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_uoxykti.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_merlin_demultiplexer_180_uoxykti " "Found entity 1: som_system_altera_merlin_demultiplexer_180_uoxykti" {  } { { "som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_uoxykti.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_uoxykti.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_aogbhry.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_aogbhry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_merlin_multiplexer_180_aogbhry " "Found entity 1: som_system_altera_merlin_multiplexer_180_aogbhry" {  } { { "som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_aogbhry.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_aogbhry.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel som_system_altera_merlin_router_180_7q6ljiq.sv(48) " "Verilog HDL Declaration information at som_system_altera_merlin_router_180_7q6ljiq.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_7q6ljiq.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_7q6ljiq.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599153725395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel som_system_altera_merlin_router_180_7q6ljiq.sv(49) " "Verilog HDL Declaration information at som_system_altera_merlin_router_180_7q6ljiq.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_7q6ljiq.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_7q6ljiq.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599153725395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_7q6ljiq.sv 2 2 " "Found 2 design units, including 2 entities, in source file som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_7q6ljiq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_merlin_router_180_7q6ljiq_default_decode " "Found entity 1: som_system_altera_merlin_router_180_7q6ljiq_default_decode" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_7q6ljiq.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_7q6ljiq.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725397 ""} { "Info" "ISGN_ENTITY_NAME" "2 som_system_altera_merlin_router_180_7q6ljiq " "Found entity 2: som_system_altera_merlin_router_180_7q6ljiq" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_7q6ljiq.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_7q6ljiq.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725397 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel som_system_altera_merlin_router_180_6yqffvy.sv(48) " "Verilog HDL Declaration information at som_system_altera_merlin_router_180_6yqffvy.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_6yqffvy.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_6yqffvy.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599153725398 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel som_system_altera_merlin_router_180_6yqffvy.sv(49) " "Verilog HDL Declaration information at som_system_altera_merlin_router_180_6yqffvy.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_6yqffvy.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_6yqffvy.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599153725398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_6yqffvy.sv 2 2 " "Found 2 design units, including 2 entities, in source file som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_6yqffvy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_merlin_router_180_6yqffvy_default_decode " "Found entity 1: som_system_altera_merlin_router_180_6yqffvy_default_decode" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_6yqffvy.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_6yqffvy.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725401 ""} { "Info" "ISGN_ENTITY_NAME" "2 som_system_altera_merlin_router_180_6yqffvy " "Found entity 2: som_system_altera_merlin_router_180_6yqffvy" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_6yqffvy.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_6yqffvy.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/fe_ad7768_v1_10/synth/fe_ad7768_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_system/fe_ad7768_v1_10/synth/fe_ad7768_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FE_AD7768_v1-rtl " "Found design unit 1: FE_AD7768_v1-rtl" {  } { { "som_system/FE_AD7768_v1_10/synth/FE_AD7768_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD7768_v1_10/synth/FE_AD7768_v1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725402 ""} { "Info" "ISGN_ENTITY_NAME" "1 FE_AD7768_v1 " "Found entity 1: FE_AD7768_v1" {  } { { "som_system/FE_AD7768_v1_10/synth/FE_AD7768_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD7768_v1_10/synth/FE_AD7768_v1.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/fe_ad4020_10/synth/fe_ad4020_v1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_system/fe_ad4020_10/synth/fe_ad4020_v1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FE_AD4020_v1-rtl " "Found design unit 1: FE_AD4020_v1-rtl" {  } { { "som_system/FE_AD4020_10/synth/FE_AD4020_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/FE_AD4020_v1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725404 ""} { "Info" "ISGN_ENTITY_NAME" "1 FE_AD4020_v1 " "Found entity 1: FE_AD4020_v1" {  } { { "som_system/FE_AD4020_10/synth/FE_AD4020_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/FE_AD4020_v1.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/fe_ad4020_10/synth/spi_abstract.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_system/fe_ad4020_10/synth/spi_abstract.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_abstract-Behavioral " "Found design unit 1: spi_abstract-Behavioral" {  } { { "som_system/FE_AD4020_10/synth/spi_abstract.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/spi_abstract.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725406 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_abstract " "Found entity 1: spi_abstract" {  } { { "som_system/FE_AD4020_10/synth/spi_abstract.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/spi_abstract.vhd" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/fe_ad4020_10/synth/spi_commands.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_system/fe_ad4020_10/synth/spi_commands.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_commands-Behavioral " "Found design unit 1: spi_commands-Behavioral" {  } { { "som_system/FE_AD4020_10/synth/spi_commands.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/spi_commands.vhd" 196 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725408 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_commands " "Found entity 1: spi_commands" {  } { { "som_system/FE_AD4020_10/synth/spi_commands.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/spi_commands.vhd" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/fe_ad4020_10/synth/spi_clk_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_system/fe_ad4020_10/synth/spi_clk_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_clk_delay-rtl " "Found design unit 1: spi_clk_delay-rtl" {  } { { "som_system/FE_AD4020_10/synth/spi_clk_delay.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/spi_clk_delay.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725409 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_clk_delay " "Found entity 1: spi_clk_delay" {  } { { "som_system/FE_AD4020_10/synth/spi_clk_delay.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/spi_clk_delay.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_irq_mapper_180/synth/som_system_altera_irq_mapper_180_vrecy4a.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_irq_mapper_180/synth/som_system_altera_irq_mapper_180_vrecy4a.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_irq_mapper_180_vrecy4a " "Found entity 1: som_system_altera_irq_mapper_180_vrecy4a" {  } { { "som_system/altera_irq_mapper_180/synth/som_system_altera_irq_mapper_180_vrecy4a.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_irq_mapper_180/synth/som_system_altera_irq_mapper_180_vrecy4a.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725412 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 mux_ddr.v(105) " "Verilog HDL Expression warning at mux_ddr.v(105): truncated literal to match 3 bits" {  } { { "som_system/mux_ddr_10/synth/mux_ddr.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/mux_ddr_10/synth/mux_ddr.v" 105 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1599153725414 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 mux_ddr.v(106) " "Verilog HDL Expression warning at mux_ddr.v(106): truncated literal to match 3 bits" {  } { { "som_system/mux_ddr_10/synth/mux_ddr.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/mux_ddr_10/synth/mux_ddr.v" 106 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1599153725414 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 mux_ddr.v(107) " "Verilog HDL Expression warning at mux_ddr.v(107): truncated literal to match 3 bits" {  } { { "som_system/mux_ddr_10/synth/mux_ddr.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/mux_ddr_10/synth/mux_ddr.v" 107 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1599153725414 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 mux_ddr.v(108) " "Verilog HDL Expression warning at mux_ddr.v(108): truncated literal to match 3 bits" {  } { { "som_system/mux_ddr_10/synth/mux_ddr.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/mux_ddr_10/synth/mux_ddr.v" 108 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1599153725414 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 mux_ddr.v(109) " "Verilog HDL Expression warning at mux_ddr.v(109): truncated literal to match 3 bits" {  } { { "som_system/mux_ddr_10/synth/mux_ddr.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/mux_ddr_10/synth/mux_ddr.v" 109 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1599153725414 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 mux_ddr.v(110) " "Verilog HDL Expression warning at mux_ddr.v(110): truncated literal to match 3 bits" {  } { { "som_system/mux_ddr_10/synth/mux_ddr.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/mux_ddr_10/synth/mux_ddr.v" 110 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1599153725414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/mux_ddr_10/synth/mux_ddr.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/mux_ddr_10/synth/mux_ddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ddr " "Found entity 1: mux_ddr" {  } { { "som_system/mux_ddr_10/synth/mux_ddr.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/mux_ddr_10/synth/mux_ddr.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_iopll_180/synth/som_system_altera_iopll_180_pjxg52y.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_iopll_180/synth/som_system_altera_iopll_180_pjxg52y.v" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_iopll_180_pjxg52y " "Found entity 1: som_system_altera_iopll_180_pjxg52y" {  } { { "som_system/altera_iopll_180/synth/som_system_altera_iopll_180_pjxg52y.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_iopll_180/synth/som_system_altera_iopll_180_pjxg52y.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/fe_fpga_microphone_encoder_decoder_10/synth/fe_fpga_microphone_encoder_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_system/fe_fpga_microphone_encoder_decoder_10/synth/fe_fpga_microphone_encoder_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FE_FPGA_Microphone_Encoder_Decoder-rtl " "Found design unit 1: FE_FPGA_Microphone_Encoder_Decoder-rtl" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 81 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725421 ""} { "Info" "ISGN_ENTITY_NAME" "1 FE_FPGA_Microphone_Encoder_Decoder " "Found entity 1: FE_FPGA_Microphone_Encoder_Decoder" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/fe_fpga_microphone_encoder_decoder_10/synth/generic_shift_container.vhd 2 1 " "Found 2 design units, including 1 entities, in source file som_system/fe_fpga_microphone_encoder_decoder_10/synth/generic_shift_container.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generic_Shift_Container-rtl " "Found design unit 1: Generic_Shift_Container-rtl" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/Generic_Shift_Container.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/Generic_Shift_Container.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725422 ""} { "Info" "ISGN_ENTITY_NAME" "1 Generic_Shift_Container " "Found entity 1: Generic_Shift_Container" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/Generic_Shift_Container.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/Generic_Shift_Container.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_avalon_pio_180/synth/som_system_altera_avalon_pio_180_z5a3aci.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_avalon_pio_180/synth/som_system_altera_avalon_pio_180_z5a3aci.v" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_avalon_pio_180_z5a3aci " "Found entity 1: som_system_altera_avalon_pio_180_z5a3aci" {  } { { "som_system/altera_avalon_pio_180/synth/som_system_altera_avalon_pio_180_z5a3aci.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_pio_180/synth/som_system_altera_avalon_pio_180_z5a3aci.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_nzcyb6q.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_nzcyb6q.v" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_mm_interconnect_180_nzcyb6q " "Found entity 1: som_system_altera_mm_interconnect_180_nzcyb6q" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_nzcyb6q.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_nzcyb6q.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_nzcyb6q_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_nzcyb6q_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_altera_mm_interconnect_180_nzcyb6q_cfg:config " "Found design unit 1: som_system_altera_mm_interconnect_180_nzcyb6q_cfg:config" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_nzcyb6q_cfg.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_nzcyb6q_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_arria10_hps_180/synth/som_system_altera_arria10_hps_180_6ptam2q.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_arria10_hps_180/synth/som_system_altera_arria10_hps_180_6ptam2q.v" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_arria10_hps_180_6ptam2q " "Found entity 1: som_system_altera_arria10_hps_180_6ptam2q" {  } { { "som_system/altera_arria10_hps_180/synth/som_system_altera_arria10_hps_180_6ptam2q.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_hps_180/synth/som_system_altera_arria10_hps_180_6ptam2q.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_arria10_hps_180/synth/som_system_altera_arria10_hps_180_6ptam2q_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_arria10_hps_180/synth/som_system_altera_arria10_hps_180_6ptam2q_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_altera_arria10_hps_180_6ptam2q_cfg:config " "Found design unit 1: som_system_altera_arria10_hps_180_6ptam2q_cfg:config" {  } { { "som_system/altera_arria10_hps_180/synth/som_system_altera_arria10_hps_180_6ptam2q_cfg.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_hps_180/synth/som_system_altera_arria10_hps_180_6ptam2q_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_arria10_hps_io_180/synth/som_system_altera_arria10_hps_io_180_drucl4y.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_arria10_hps_io_180/synth/som_system_altera_arria10_hps_io_180_drucl4y.v" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_arria10_hps_io_180_drucl4y " "Found entity 1: som_system_altera_arria10_hps_io_180_drucl4y" {  } { { "som_system/altera_arria10_hps_io_180/synth/som_system_altera_arria10_hps_io_180_drucl4y.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_hps_io_180/synth/som_system_altera_arria10_hps_io_180_drucl4y.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_arria10_hps_io_180/synth/som_system_altera_arria10_hps_io_180_drucl4y_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_arria10_hps_io_180/synth/som_system_altera_arria10_hps_io_180_drucl4y_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_altera_arria10_hps_io_180_drucl4y_cfg:config " "Found design unit 1: som_system_altera_arria10_hps_io_180_drucl4y_cfg:config" {  } { { "som_system/altera_arria10_hps_io_180/synth/som_system_altera_arria10_hps_io_180_drucl4y_cfg.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_hps_io_180/synth/som_system_altera_arria10_hps_io_180_drucl4y_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_arria10_interface_generator_140/synth/som_system_altera_arria10_interface_generator_140_ymm4c3q.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_arria10_interface_generator_140/synth/som_system_altera_arria10_interface_generator_140_ymm4c3q.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_arria10_interface_generator_140_ymm4c3q " "Found entity 1: som_system_altera_arria10_interface_generator_140_ymm4c3q" {  } { { "som_system/altera_arria10_interface_generator_140/synth/som_system_altera_arria10_interface_generator_140_ymm4c3q.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/som_system_altera_arria10_interface_generator_140_ymm4c3q.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v 16 16 " "Found 16 design units, including 16 entities, in source file som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_emif_interface_to_ddr " "Found entity 1: hps_emif_interface_to_ddr" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725481 ""} { "Info" "ISGN_ENTITY_NAME" "2 a10_hps_emif_interface " "Found entity 2: a10_hps_emif_interface" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 898 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725481 ""} { "Info" "ISGN_ENTITY_NAME" "3 twentynm_hps_rl_interface_fpga2hps " "Found entity 3: twentynm_hps_rl_interface_fpga2hps" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 969 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725481 ""} { "Info" "ISGN_ENTITY_NAME" "4 twentynm_hps_rl_interface_hps2fpga " "Found entity 4: twentynm_hps_rl_interface_hps2fpga" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1248 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725481 ""} { "Info" "ISGN_ENTITY_NAME" "5 twentynm_hps_rl_interface_hps2fpga_light_weight " "Found entity 5: twentynm_hps_rl_interface_hps2fpga_light_weight" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725481 ""} { "Info" "ISGN_ENTITY_NAME" "6 twentynm_hps_rl_mode0_fpga2sdram " "Found entity 6: twentynm_hps_rl_mode0_fpga2sdram" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725481 ""} { "Info" "ISGN_ENTITY_NAME" "7 twentynm_hps_rl_mode1_fpga2sdram " "Found entity 7: twentynm_hps_rl_mode1_fpga2sdram" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 2583 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725481 ""} { "Info" "ISGN_ENTITY_NAME" "8 twentynm_hps_rl_mode2_fpga2sdram " "Found entity 8: twentynm_hps_rl_mode2_fpga2sdram" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 3421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725481 ""} { "Info" "ISGN_ENTITY_NAME" "9 twentynm_hps_rl_mode3_fpga2sdram " "Found entity 9: twentynm_hps_rl_mode3_fpga2sdram" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 4016 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725481 ""} { "Info" "ISGN_ENTITY_NAME" "10 s2f_rl_adp " "Found entity 10: s2f_rl_adp" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 4855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725481 ""} { "Info" "ISGN_ENTITY_NAME" "11 f2s_rl_adp " "Found entity 11: f2s_rl_adp" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725481 ""} { "Info" "ISGN_ENTITY_NAME" "12 full_reg_slice " "Found entity 12: full_reg_slice" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725481 ""} { "Info" "ISGN_ENTITY_NAME" "13 twentynm_hps_rl_mode0es_fpga2sdram " "Found entity 13: twentynm_hps_rl_mode0es_fpga2sdram" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5726 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725481 ""} { "Info" "ISGN_ENTITY_NAME" "14 twentynm_hps_rl_mode1es_fpga2sdram " "Found entity 14: twentynm_hps_rl_mode1es_fpga2sdram" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 6327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725481 ""} { "Info" "ISGN_ENTITY_NAME" "15 f2s_rl_delay_adp " "Found entity 15: f2s_rl_delay_adp" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 6936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725481 ""} { "Info" "ISGN_ENTITY_NAME" "16 alentar " "Found entity 16: alentar" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_arria10_interface_generator_140/synth/som_system_altera_arria10_interface_generator_140_rt64riy.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_arria10_interface_generator_140/synth/som_system_altera_arria10_interface_generator_140_rt64riy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_arria10_interface_generator_140_rt64riy " "Found entity 1: som_system_altera_arria10_interface_generator_140_rt64riy" {  } { { "som_system/altera_arria10_interface_generator_140/synth/som_system_altera_arria10_interface_generator_140_rt64riy.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/som_system_altera_arria10_interface_generator_140_rt64riy.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_mm_interconnect_180_2zdh4ci " "Found entity 1: som_system_altera_mm_interconnect_180_2zdh4ci" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci_cfg.v 1 0 " "Found 1 design units, including 0 entities, in source file som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci_cfg.v" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 som_system_altera_mm_interconnect_180_2zdh4ci_cfg:config " "Found design unit 1: som_system_altera_mm_interconnect_180_2zdh4ci_cfg:config" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci_cfg.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci_cfg.v" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725495 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel som_system_altera_merlin_router_180_lxmadiq.sv(48) " "Verilog HDL Declaration information at som_system_altera_merlin_router_180_lxmadiq.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_lxmadiq.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_lxmadiq.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599153725496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel som_system_altera_merlin_router_180_lxmadiq.sv(49) " "Verilog HDL Declaration information at som_system_altera_merlin_router_180_lxmadiq.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_lxmadiq.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_lxmadiq.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599153725496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_lxmadiq.sv 2 2 " "Found 2 design units, including 2 entities, in source file som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_lxmadiq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_merlin_router_180_lxmadiq_default_decode " "Found entity 1: som_system_altera_merlin_router_180_lxmadiq_default_decode" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_lxmadiq.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_lxmadiq.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725499 ""} { "Info" "ISGN_ENTITY_NAME" "2 som_system_altera_merlin_router_180_lxmadiq " "Found entity 2: som_system_altera_merlin_router_180_lxmadiq" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_lxmadiq.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_lxmadiq.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel som_system_altera_merlin_router_180_iv666ga.sv(48) " "Verilog HDL Declaration information at som_system_altera_merlin_router_180_iv666ga.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_iv666ga.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_iv666ga.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599153725501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel som_system_altera_merlin_router_180_iv666ga.sv(49) " "Verilog HDL Declaration information at som_system_altera_merlin_router_180_iv666ga.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_iv666ga.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_iv666ga.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599153725501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_iv666ga.sv 2 2 " "Found 2 design units, including 2 entities, in source file som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_iv666ga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_merlin_router_180_iv666ga_default_decode " "Found entity 1: som_system_altera_merlin_router_180_iv666ga_default_decode" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_iv666ga.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_iv666ga.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725504 ""} { "Info" "ISGN_ENTITY_NAME" "2 som_system_altera_merlin_router_180_iv666ga " "Found entity 2: som_system_altera_merlin_router_180_iv666ga" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_iv666ga.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_iv666ga.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_zd5hm5y.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_zd5hm5y.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_merlin_multiplexer_180_zd5hm5y " "Found entity 1: som_system_altera_merlin_multiplexer_180_zd5hm5y" {  } { { "som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_zd5hm5y.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_zd5hm5y.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel som_system_altera_merlin_router_180_goyglzq.sv(48) " "Verilog HDL Declaration information at som_system_altera_merlin_router_180_goyglzq.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_goyglzq.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_goyglzq.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599153725508 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel som_system_altera_merlin_router_180_goyglzq.sv(49) " "Verilog HDL Declaration information at som_system_altera_merlin_router_180_goyglzq.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_goyglzq.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_goyglzq.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599153725508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_goyglzq.sv 2 2 " "Found 2 design units, including 2 entities, in source file som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_goyglzq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_merlin_router_180_goyglzq_default_decode " "Found entity 1: som_system_altera_merlin_router_180_goyglzq_default_decode" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_goyglzq.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_goyglzq.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725511 ""} { "Info" "ISGN_ENTITY_NAME" "2 som_system_altera_merlin_router_180_goyglzq " "Found entity 2: som_system_altera_merlin_router_180_goyglzq" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_goyglzq.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_goyglzq.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_oh2yaqq.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_oh2yaqq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_merlin_demultiplexer_180_oh2yaqq " "Found entity 1: som_system_altera_merlin_demultiplexer_180_oh2yaqq" {  } { { "som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_oh2yaqq.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_oh2yaqq.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725514 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel som_system_altera_merlin_router_180_dqbhvfa.sv(48) " "Verilog HDL Declaration information at som_system_altera_merlin_router_180_dqbhvfa.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_dqbhvfa.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_dqbhvfa.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599153725515 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel som_system_altera_merlin_router_180_dqbhvfa.sv(49) " "Verilog HDL Declaration information at som_system_altera_merlin_router_180_dqbhvfa.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_dqbhvfa.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_dqbhvfa.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599153725515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_dqbhvfa.sv 2 2 " "Found 2 design units, including 2 entities, in source file som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_dqbhvfa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_merlin_router_180_dqbhvfa_default_decode " "Found entity 1: som_system_altera_merlin_router_180_dqbhvfa_default_decode" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_dqbhvfa.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_dqbhvfa.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725518 ""} { "Info" "ISGN_ENTITY_NAME" "2 som_system_altera_merlin_router_180_dqbhvfa " "Found entity 2: som_system_altera_merlin_router_180_dqbhvfa" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_dqbhvfa.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_dqbhvfa.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_ay6xe7y.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_ay6xe7y.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_merlin_multiplexer_180_ay6xe7y " "Found entity 1: som_system_altera_merlin_multiplexer_180_ay6xe7y" {  } { { "som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_ay6xe7y.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_ay6xe7y.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_x2ejjsa.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_x2ejjsa.sv" { { "Info" "ISGN_ENTITY_NAME" "1 som_system_altera_merlin_demultiplexer_180_x2ejjsa " "Found entity 1: som_system_altera_merlin_demultiplexer_180_x2ejjsa" {  } { { "som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_x2ejjsa.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_demultiplexer_180/synth/som_system_altera_merlin_demultiplexer_180_x2ejjsa.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_burst_uncompressor.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_axi_slave_ni_180/synth/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_axi_slave_ni_180/synth/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "som_system/altera_merlin_axi_slave_ni_180/synth/altera_avalon_sc_fifo.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_axi_slave_ni_180/synth/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_address_alignment.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/altera_iopll_191/synth/pll_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file pll/altera_iopll_191/synth/pll_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_pkg (pll_altera_iopll_191) " "Found design unit 1: pll_pkg (pll_altera_iopll_191)" {  } { { "pll/altera_iopll_191/synth/pll_pkg.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/pll/altera_iopll_191/synth/pll_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synth/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/synth/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-rtl " "Found design unit 1: pll-rtl" {  } { { "pll/synth/pll.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/pll/synth/pll.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725541 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/synth/pll.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/pll/synth/pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/altera_iopll_191/synth/pll_altera_iopll_191_zrphyuq.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/altera_iopll_191/synth/pll_altera_iopll_191_zrphyuq.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altera_iopll_191_zrphyuq " "Found entity 1: pll_altera_iopll_191_zrphyuq" {  } { { "pll/altera_iopll_191/synth/pll_altera_iopll_191_zrphyuq.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/pll/altera_iopll_191/synth/pll_altera_iopll_191_zrphyuq.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153725545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153725545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "A10SoM_System " "Elaborating entity \"A10SoM_System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599153726356 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HSA_OUT_L_RESET_N A10SoM_System.vhd(161) " "VHDL Signal Declaration warning at A10SoM_System.vhd(161): used implicit default value for signal \"HSA_OUT_L_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 161 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726358 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HSA_OUT_R_RESET_N A10SoM_System.vhd(162) " "VHDL Signal Declaration warning at A10SoM_System.vhd(162): used implicit default value for signal \"HSA_OUT_R_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 162 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726358 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HDPHN_PWR_OFF_N A10SoM_System.vhd(172) " "VHDL Signal Declaration warning at A10SoM_System.vhd(172): used implicit default value for signal \"HDPHN_PWR_OFF_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 172 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726358 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EEPROM_WP A10SoM_System.vhd(176) " "VHDL Signal Declaration warning at A10SoM_System.vhd(176): used implicit default value for signal \"EEPROM_WP\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 176 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726358 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_LED A10SoM_System.vhd(178) " "VHDL Signal Declaration warning at A10SoM_System.vhd(178): used implicit default value for signal \"FPGA_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 178 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726358 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_RESET A10SoM_System.vhd(179) " "VHDL Signal Declaration warning at A10SoM_System.vhd(179): used implicit default value for signal \"FPGA_RESET\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 179 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726359 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FULL_SPEED_N A10SoM_System.vhd(180) " "VHDL Signal Declaration warning at A10SoM_System.vhd(180): used implicit default value for signal \"FULL_SPEED_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 180 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726359 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MSATA_A A10SoM_System.vhd(183) " "VHDL Signal Declaration warning at A10SoM_System.vhd(183): used implicit default value for signal \"MSATA_A\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 183 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726359 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MSATA_PWR_EN A10SoM_System.vhd(185) " "VHDL Signal Declaration warning at A10SoM_System.vhd(185): used implicit default value for signal \"MSATA_PWR_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 185 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726359 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD7768_CS_N A10SoM_System.vhd(187) " "VHDL Signal Declaration warning at A10SoM_System.vhd(187): used implicit default value for signal \"AD7768_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 187 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726359 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD7768_DCLK A10SoM_System.vhd(188) " "VHDL Signal Declaration warning at A10SoM_System.vhd(188): used implicit default value for signal \"AD7768_DCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 188 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726359 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD7768_EN A10SoM_System.vhd(190) " "VHDL Signal Declaration warning at A10SoM_System.vhd(190): used implicit default value for signal \"AD7768_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 190 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726359 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD7768_MCLK A10SoM_System.vhd(191) " "VHDL Signal Declaration warning at A10SoM_System.vhd(191): used implicit default value for signal \"AD7768_MCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 191 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726359 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD7768_RESET_N A10SoM_System.vhd(192) " "VHDL Signal Declaration warning at A10SoM_System.vhd(192): used implicit default value for signal \"AD7768_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 192 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726359 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD7768_SDI A10SoM_System.vhd(193) " "VHDL Signal Declaration warning at A10SoM_System.vhd(193): used implicit default value for signal \"AD7768_SDI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 193 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726359 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD7768_SPI_SCK A10SoM_System.vhd(195) " "VHDL Signal Declaration warning at A10SoM_System.vhd(195): used implicit default value for signal \"AD7768_SPI_SCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 195 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726359 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD7768_SYNC_IN A10SoM_System.vhd(196) " "VHDL Signal Declaration warning at A10SoM_System.vhd(196): used implicit default value for signal \"AD7768_SYNC_IN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 196 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726359 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FPGA_TX A10SoM_System.vhd(200) " "VHDL Signal Declaration warning at A10SoM_System.vhd(200): used implicit default value for signal \"FPGA_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 200 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726359 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DB25_PWR_EN A10SoM_System.vhd(202) " "VHDL Signal Declaration warning at A10SoM_System.vhd(202): used implicit default value for signal \"DB25_PWR_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 202 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726359 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_LED A10SoM_System.vhd(203) " "VHDL Signal Declaration warning at A10SoM_System.vhd(203): used implicit default value for signal \"GPIO_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 203 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726359 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD1939_PWR_EN A10SoM_System.vhd(215) " "VHDL Signal Declaration warning at A10SoM_System.vhd(215): used implicit default value for signal \"AD1939_PWR_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 215 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726360 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD1939_SPI_MOSI A10SoM_System.vhd(218) " "VHDL Signal Declaration warning at A10SoM_System.vhd(218): used implicit default value for signal \"AD1939_SPI_MOSI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 218 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726360 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD1939_SPI_SCK A10SoM_System.vhd(219) " "VHDL Signal Declaration warning at A10SoM_System.vhd(219): used implicit default value for signal \"AD1939_SPI_SCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 219 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726360 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AA_12V0_EN A10SoM_System.vhd(224) " "VHDL Signal Declaration warning at A10SoM_System.vhd(224): used implicit default value for signal \"AA_12V0_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 224 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726360 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AA_BANK_EN A10SoM_System.vhd(225) " "VHDL Signal Declaration warning at A10SoM_System.vhd(225): used implicit default value for signal \"AA_BANK_EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 225 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726360 "|A10SoM_System"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "locked A10SoM_System.vhd(472) " "Verilog HDL or VHDL warning at A10SoM_System.vhd(472): object \"locked\" assigned a value but never read" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 472 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599153726360 "|A10SoM_System"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_sens_clk A10SoM_System.vhd(476) " "Verilog HDL or VHDL warning at A10SoM_System.vhd(476): object \"temp_sens_clk\" assigned a value but never read" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 476 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599153726360 "|A10SoM_System"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cal_success_2 A10SoM_System.vhd(480) " "Verilog HDL or VHDL warning at A10SoM_System.vhd(480): object \"Cal_success_2\" assigned a value but never read" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 480 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599153726360 "|A10SoM_System"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cal_fail_2 A10SoM_System.vhd(483) " "Verilog HDL or VHDL warning at A10SoM_System.vhd(483): object \"Cal_fail_2\" assigned a value but never read" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 483 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599153726360 "|A10SoM_System"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_mosi A10SoM_System.vhd(486) " "Verilog HDL or VHDL warning at A10SoM_System.vhd(486): object \"spi_mosi\" assigned a value but never read" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 486 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599153726360 "|A10SoM_System"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spi_miso A10SoM_System.vhd(487) " "VHDL Signal Declaration warning at A10SoM_System.vhd(487): used implicit default value for signal \"spi_miso\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 487 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726360 "|A10SoM_System"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spi_clk A10SoM_System.vhd(488) " "Verilog HDL or VHDL warning at A10SoM_System.vhd(488): object \"spi_clk\" assigned a value but never read" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 488 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599153726360 "|A10SoM_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_entity " "Elaborating entity \"pll\" for hierarchy \"pll:pll_entity\"" {  } { { "A10SoM_System.vhd" "pll_entity" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altera_iopll_191_zrphyuq pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0 " "Elaborating entity \"pll_altera_iopll_191_zrphyuq\" for hierarchy \"pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\"" {  } { { "pll/synth/pll.vhd" "iopll_0" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/pll/synth/pll.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_iopll pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i " "Elaborating entity \"altera_iopll\" for hierarchy \"pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i\"" {  } { { "pll/altera_iopll_191/synth/pll_altera_iopll_191_zrphyuq.v" "altera_iopll_i" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/pll/altera_iopll_191/synth/pll_altera_iopll_191_zrphyuq.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i " "Elaborated megafunction instantiation \"pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i\"" {  } { { "pll/altera_iopll_191/synth/pll_altera_iopll_191_zrphyuq.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/pll/altera_iopll_191/synth/pll_altera_iopll_191_zrphyuq.v" 181 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726475 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i " "Instantiated megafunction \"pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 false " "Parameter \"c_cnt_bypass_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 4 " "Parameter \"c_cnt_hi_div0\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 15 " "Parameter \"c_cnt_hi_div1\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 20 " "Parameter \"c_cnt_hi_div2\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 256 " "Parameter \"c_cnt_hi_div3\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 256 " "Parameter \"c_cnt_hi_div4\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 256 " "Parameter \"c_cnt_hi_div5\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 256 " "Parameter \"c_cnt_hi_div6\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 256 " "Parameter \"c_cnt_hi_div7\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 256 " "Parameter \"c_cnt_hi_div8\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 4 " "Parameter \"c_cnt_lo_div0\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 15 " "Parameter \"c_cnt_lo_div1\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 20 " "Parameter \"c_cnt_lo_div2\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 256 " "Parameter \"c_cnt_lo_div3\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 256 " "Parameter \"c_cnt_lo_div4\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 256 " "Parameter \"c_cnt_lo_div5\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 256 " "Parameter \"c_cnt_lo_div6\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 256 " "Parameter \"c_cnt_lo_div7\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 256 " "Parameter \"c_cnt_lo_div8\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 false " "Parameter \"c_cnt_odd_div_duty_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_0 outclk0 " "Parameter \"clock_name_0\" = \"outclk0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_1 outclk1 " "Parameter \"clock_name_1\" = \"outclk1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_2 outclk2 " "Parameter \"clock_name_2\" = \"outclk2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_3  " "Parameter \"clock_name_3\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_4  " "Parameter \"clock_name_4\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_5  " "Parameter \"clock_name_5\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_6  " "Parameter \"clock_name_6\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_7  " "Parameter \"clock_name_7\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_8  " "Parameter \"clock_name_8\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_0 false " "Parameter \"clock_name_global_0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_1 false " "Parameter \"clock_name_global_1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_2 false " "Parameter \"clock_name_global_2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_3 false " "Parameter \"clock_name_global_3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_4 false " "Parameter \"clock_name_global_4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_5 false " "Parameter \"clock_name_global_5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_6 false " "Parameter \"clock_name_global_6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_7 false " "Parameter \"clock_name_global_7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_8 false " "Parameter \"clock_name_global_8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 16 " "Parameter \"m_cnt_hi_div\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 16 " "Parameter \"m_cnt_lo_div\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en false " "Parameter \"m_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 26.666667 MHz " "Parameter \"output_clock_frequency1\" = \"26.666667 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 20.000000 MHz " "Parameter \"output_clock_frequency2\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 ps " "Parameter \"output_clock_frequency3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 ps " "Parameter \"output_clock_frequency4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 ps " "Parameter \"output_clock_frequency5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 ps " "Parameter \"output_clock_frequency6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 ps " "Parameter \"output_clock_frequency7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 ps " "Parameter \"output_clock_frequency8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bw_sel Low " "Parameter \"pll_bw_sel\" = \"Low\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl pll_bw_res_setting4 " "Parameter \"pll_bwctrl\" = \"pll_bw_res_setting4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current pll_cp_setting14 " "Parameter \"pll_cp_current\" = \"pll_cp_setting14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_extclk_0_cnt_src pll_extclk_cnt_src_vss " "Parameter \"pll_extclk_0_cnt_src\" = \"pll_extclk_cnt_src_vss\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_extclk_1_cnt_src pll_extclk_cnt_src_vss " "Parameter \"pll_extclk_1_cnt_src\" = \"pll_extclk_cnt_src_vss\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 pll_fbclk_mux_1_glb " "Parameter \"pll_fbclk_mux_1\" = \"pll_fbclk_mux_1_glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 pll_fbclk_mux_2_m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"pll_fbclk_mux_2_m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src c_m_cnt_in_src_ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 800.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"800.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Arria 10 " "Parameter \"pll_type\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 25.0 MHz " "Parameter \"reference_clock_frequency\" = \"25.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726476 ""}  } { { "pll/altera_iopll_191/synth/pll_altera_iopll_191_zrphyuq.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/pll/altera_iopll_191/synth/pll_altera_iopll_191_zrphyuq.v" 181 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599153726476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_iopll_arlol pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_arlol:arlol_inst " "Elaborating entity \"twentynm_iopll_arlol\" for hierarchy \"pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_arlol:arlol_inst\"" {  } { { "altera_iopll.v" "arlol_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_iopll.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726501 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_arlol:arlol_inst pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i " "Elaborated megafunction instantiation \"pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_arlol:arlol_inst\", which is child of megafunction instantiation \"pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i\"" {  } { { "altera_iopll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_iopll.v" 303 0 0 } } { "pll/altera_iopll_191/synth/pll_altera_iopll_191_zrphyuq.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/pll/altera_iopll_191/synth/pll_altera_iopll_191_zrphyuq.v" 181 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iopll_bootstrap pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i\|iopll_bootstrap:iopll_bootstrap_inst " "Elaborating entity \"iopll_bootstrap\" for hierarchy \"pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i\|iopll_bootstrap:iopll_bootstrap_inst\"" {  } { { "altera_iopll.v" "iopll_bootstrap_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_iopll.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726567 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i\|iopll_bootstrap:iopll_bootstrap_inst pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i " "Elaborated megafunction instantiation \"pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i\|iopll_bootstrap:iopll_bootstrap_inst\", which is child of megafunction instantiation \"pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i\"" {  } { { "altera_iopll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_iopll.v" 332 0 0 } } { "pll/altera_iopll_191/synth/pll_altera_iopll_191_zrphyuq.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/pll/altera_iopll_191/synth/pll_altera_iopll_191_zrphyuq.v" 181 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_iopll_ip pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_ip:twentynm_pll " "Elaborating entity \"twentynm_iopll_ip\" for hierarchy \"pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_ip:twentynm_pll\"" {  } { { "altera_iopll.v" "twentynm_pll" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_iopll.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726632 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_ip:twentynm_pll pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i " "Elaborated megafunction instantiation \"pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i\|twentynm_iopll_ip:twentynm_pll\", which is child of megafunction instantiation \"pll:pll_entity\|pll_altera_iopll_191_zrphyuq:iopll_0\|altera_iopll:altera_iopll_i\"" {  } { { "altera_iopll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_iopll.v" 534 0 0 } } { "pll/altera_iopll_191/synth/pll_altera_iopll_191_zrphyuq.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/pll/altera_iopll_191/synth/pll_altera_iopll_191_zrphyuq.v" 181 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system som_system:i0 " "Elaborating entity \"som_system\" for hierarchy \"som_system:i0\"" {  } { { "A10SoM_System.vhd" "i0" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FE_AD4020_v1 som_system:i0\|FE_AD4020_v1:fe_ad4020_left " "Elaborating entity \"FE_AD4020_v1\" for hierarchy \"som_system:i0\|FE_AD4020_v1:fe_ad4020_left\"" {  } { { "som_system/synth/som_system.vhd" "fe_ad4020_left" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726721 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD4020_error_out FE_AD4020_v1.vhd(41) " "VHDL Signal Declaration warning at FE_AD4020_v1.vhd(41): used implicit default value for signal \"AD4020_error_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "som_system/FE_AD4020_10/synth/FE_AD4020_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/FE_AD4020_v1.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153726722 "|A10SoM_System|som_system:i0|FE_AD4020_v1:fe_ad4020_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_commands som_system:i0\|FE_AD4020_v1:fe_ad4020_left\|spi_commands:spi_AD4020 " "Elaborating entity \"spi_commands\" for hierarchy \"som_system:i0\|FE_AD4020_v1:fe_ad4020_left\|spi_commands:spi_AD4020\"" {  } { { "som_system/FE_AD4020_10/synth/FE_AD4020_v1.vhd" "spi_AD4020" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/FE_AD4020_v1.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726726 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_select spi_commands.vhd(275) " "VHDL Signal Declaration warning at spi_commands.vhd(275): used explicit default value for signal \"data_select\" because signal was never assigned a value" {  } { { "som_system/FE_AD4020_10/synth/spi_commands.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/spi_commands.vhd" 275 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726727 "|A10SoM_System|som_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_abstract som_system:i0\|FE_AD4020_v1:fe_ad4020_left\|spi_commands:spi_AD4020\|spi_abstract:spi_slave " "Elaborating entity \"spi_abstract\" for hierarchy \"som_system:i0\|FE_AD4020_v1:fe_ad4020_left\|spi_commands:spi_AD4020\|spi_abstract:spi_slave\"" {  } { { "som_system/FE_AD4020_10/synth/spi_commands.vhd" "spi_slave" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/spi_commands.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726731 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk spi_abstract.vhd(403) " "VHDL Process Statement warning at spi_abstract.vhd(403): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "som_system/FE_AD4020_10/synth/spi_abstract.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/spi_abstract.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599153726732 "|A10SoM_System|som_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020|spi_abstract:spi_slave"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sclk_en spi_abstract.vhd(466) " "VHDL Process Statement warning at spi_abstract.vhd(466): signal \"sclk_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "som_system/FE_AD4020_10/synth/spi_abstract.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/spi_abstract.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599153726732 "|A10SoM_System|som_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020|spi_abstract:spi_slave"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sclk_en spi_abstract.vhd(473) " "VHDL Process Statement warning at spi_abstract.vhd(473): signal \"sclk_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "som_system/FE_AD4020_10/synth/spi_abstract.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/spi_abstract.vhd" 473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599153726732 "|A10SoM_System|som_system:i0|FE_AD4020_v1:fe_ad4020_left|spi_commands:spi_AD4020|spi_abstract:spi_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FE_AD5791_v1 som_system:i0\|FE_AD5791_v1:fe_ad5791_v1_left " "Elaborating entity \"FE_AD5791_v1\" for hierarchy \"som_system:i0\|FE_AD5791_v1:fe_ad5791_v1_left\"" {  } { { "som_system/synth/som_system.vhd" "fe_ad5791_v1_left" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726746 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AD5791_spi_done FE_AD5791_v1.vhd(123) " "Verilog HDL or VHDL warning at FE_AD5791_v1.vhd(123): object \"AD5791_spi_done\" assigned a value but never read" {  } { { "som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599153726747 "|A10SoM_System|som_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AD5791_spi_read_data FE_AD5791_v1.vhd(124) " "Verilog HDL or VHDL warning at FE_AD5791_v1.vhd(124): object \"AD5791_spi_read_data\" assigned a value but never read" {  } { { "som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599153726747 "|A10SoM_System|som_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AD5791_spi_read_data_ack FE_AD5791_v1.vhd(125) " "Verilog HDL or VHDL warning at FE_AD5791_v1.vhd(125): object \"AD5791_spi_read_data_ack\" assigned a value but never read" {  } { { "som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599153726747 "|A10SoM_System|som_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "control_reg FE_AD5791_v1.vhd(131) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(131): used explicit default value for signal \"control_reg\" because signal was never assigned a value" {  } { { "som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 131 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726747 "|A10SoM_System|som_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "write_data FE_AD5791_v1.vhd(134) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(134): used explicit default value for signal \"write_data\" because signal was never assigned a value" {  } { { "som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 134 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726747 "|A10SoM_System|som_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "read_data FE_AD5791_v1.vhd(135) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(135): used explicit default value for signal \"read_data\" because signal was never assigned a value" {  } { { "som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 135 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726747 "|A10SoM_System|som_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clr_out FE_AD5791_v1.vhd(142) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(142): used explicit default value for signal \"clr_out\" because signal was never assigned a value" {  } { { "som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 142 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726747 "|A10SoM_System|som_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RESERVED FE_AD5791_v1.vhd(145) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(145): used explicit default value for signal \"RESERVED\" because signal was never assigned a value" {  } { { "som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 145 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726747 "|A10SoM_System|som_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "RBUF FE_AD5791_v1.vhd(146) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(146): used explicit default value for signal \"RBUF\" because signal was never assigned a value" {  } { { "som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 146 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726747 "|A10SoM_System|som_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "OPGND FE_AD5791_v1.vhd(147) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(147): used explicit default value for signal \"OPGND\" because signal was never assigned a value" {  } { { "som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 147 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726747 "|A10SoM_System|som_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DACTRI FE_AD5791_v1.vhd(148) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(148): used explicit default value for signal \"DACTRI\" because signal was never assigned a value" {  } { { "som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 148 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726747 "|A10SoM_System|som_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BIN2sC FE_AD5791_v1.vhd(149) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(149): used explicit default value for signal \"BIN2sC\" because signal was never assigned a value" {  } { { "som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 149 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726747 "|A10SoM_System|som_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "SDODIS FE_AD5791_v1.vhd(150) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(150): used explicit default value for signal \"SDODIS\" because signal was never assigned a value" {  } { { "som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 150 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726747 "|A10SoM_System|som_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "LINCOMP FE_AD5791_v1.vhd(151) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(151): used explicit default value for signal \"LINCOMP\" because signal was never assigned a value" {  } { { "som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 151 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726747 "|A10SoM_System|som_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg_config FE_AD5791_v1.vhd(153) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(153): used explicit default value for signal \"reg_config\" because signal was never assigned a value" {  } { { "som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 153 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726747 "|A10SoM_System|som_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reg_config_reserved FE_AD5791_v1.vhd(154) " "VHDL Signal Declaration warning at FE_AD5791_v1.vhd(154): used explicit default value for signal \"reg_config_reserved\" because signal was never assigned a value" {  } { { "som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 154 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726747 "|A10SoM_System|som_system:i0|FE_AD5791_v1:fe_ad5791_v1_left"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_commands som_system:i0\|FE_AD5791_v1:fe_ad5791_v1_left\|spi_commands:spi_AD5791 " "Elaborating entity \"spi_commands\" for hierarchy \"som_system:i0\|FE_AD5791_v1:fe_ad5791_v1_left\|spi_commands:spi_AD5791\"" {  } { { "som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "spi_AD5791" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726751 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_select spi_commands.vhd(275) " "VHDL Signal Declaration warning at spi_commands.vhd(275): used explicit default value for signal \"data_select\" because signal was never assigned a value" {  } { { "som_system/FE_AD4020_10/synth/spi_commands.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/spi_commands.vhd" 275 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726752 "|A10SoM_System|som_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_abstract som_system:i0\|FE_AD5791_v1:fe_ad5791_v1_left\|spi_commands:spi_AD5791\|spi_abstract:spi_slave " "Elaborating entity \"spi_abstract\" for hierarchy \"som_system:i0\|FE_AD5791_v1:fe_ad5791_v1_left\|spi_commands:spi_AD5791\|spi_abstract:spi_slave\"" {  } { { "som_system/FE_AD4020_10/synth/spi_commands.vhd" "spi_slave" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/spi_commands.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726756 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk spi_abstract.vhd(403) " "VHDL Process Statement warning at spi_abstract.vhd(403): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "som_system/FE_AD4020_10/synth/spi_abstract.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/spi_abstract.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599153726757 "|A10SoM_System|som_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sclk_en spi_abstract.vhd(466) " "VHDL Process Statement warning at spi_abstract.vhd(466): signal \"sclk_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "som_system/FE_AD4020_10/synth/spi_abstract.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/spi_abstract.vhd" 466 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599153726757 "|A10SoM_System|som_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sclk_en spi_abstract.vhd(473) " "VHDL Process Statement warning at spi_abstract.vhd(473): signal \"sclk_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "som_system/FE_AD4020_10/synth/spi_abstract.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD4020_10/synth/spi_abstract.vhd" 473 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599153726757 "|A10SoM_System|som_system:i0|FE_AD5791_v1:fe_ad5791_v1_left|spi_commands:spi_AD5791|spi_abstract:spi_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_clk_delay som_system:i0\|FE_AD5791_v1:fe_ad5791_v1_left\|spi_clk_delay:spi_delay " "Elaborating entity \"spi_clk_delay\" for hierarchy \"som_system:i0\|FE_AD5791_v1:fe_ad5791_v1_left\|spi_clk_delay:spi_delay\"" {  } { { "som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" "spi_delay" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD5791_v1_10/synth/FE_AD5791_v1.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FE_AD7768_v1 som_system:i0\|FE_AD7768_v1:fe_ad7768_v1_0 " "Elaborating entity \"FE_AD7768_v1\" for hierarchy \"som_system:i0\|FE_AD7768_v1:fe_ad7768_v1_0\"" {  } { { "som_system/synth/som_system.vhd" "fe_ad7768_v1_0" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726780 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_bits FE_AD7768_v1.vhd(76) " "VHDL Signal Declaration warning at FE_AD7768_v1.vhd(76): used explicit default value for signal \"n_bits\" because signal was never assigned a value" {  } { { "som_system/FE_AD7768_v1_10/synth/FE_AD7768_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD7768_v1_10/synth/FE_AD7768_v1.vhd" 76 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726781 "|A10SoM_System|som_system:i0|FE_AD7768_v1:fe_ad7768_v1_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serial2Parallel_32bits som_system:i0\|FE_AD7768_v1:fe_ad7768_v1_0\|Serial2Parallel_32bits:\\load_shift_generate:3:serial_shift_map " "Elaborating entity \"Serial2Parallel_32bits\" for hierarchy \"som_system:i0\|FE_AD7768_v1:fe_ad7768_v1_0\|Serial2Parallel_32bits:\\load_shift_generate:3:serial_shift_map\"" {  } { { "som_system/FE_AD7768_v1_10/synth/FE_AD7768_v1.vhd" "\\load_shift_generate:3:serial_shift_map" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_AD7768_v1_10/synth/FE_AD7768_v1.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg som_system:i0\|FE_AD7768_v1:fe_ad7768_v1_0\|Serial2Parallel_32bits:\\load_shift_generate:3:serial_shift_map\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"som_system:i0\|FE_AD7768_v1:fe_ad7768_v1_0\|Serial2Parallel_32bits:\\load_shift_generate:3:serial_shift_map\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/Serial2Parallel_32bits.vhd" "LPM_SHIFTREG_component" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/Serial2Parallel_32bits.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "som_system:i0\|FE_AD7768_v1:fe_ad7768_v1_0\|Serial2Parallel_32bits:\\load_shift_generate:3:serial_shift_map\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"som_system:i0\|FE_AD7768_v1:fe_ad7768_v1_0\|Serial2Parallel_32bits:\\load_shift_generate:3:serial_shift_map\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/Serial2Parallel_32bits.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/Serial2Parallel_32bits.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "som_system:i0\|FE_AD7768_v1:fe_ad7768_v1_0\|Serial2Parallel_32bits:\\load_shift_generate:3:serial_shift_map\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"som_system:i0\|FE_AD7768_v1:fe_ad7768_v1_0\|Serial2Parallel_32bits:\\load_shift_generate:3:serial_shift_map\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153726838 ""}  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/Serial2Parallel_32bits.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/Serial2Parallel_32bits.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599153726838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FE_FPGA_Microphone_Encoder_Decoder som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0 " "Elaborating entity \"FE_FPGA_Microphone_Encoder_Decoder\" for hierarchy \"som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\"" {  } { { "som_system/synth/som_system.vhd" "fe_fpga_microphone_encoder_decoder_0" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726910 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bme_out_error FE_FPGA_Microphone_Encoder_Decoder.vhd(59) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(59): used explicit default value for signal \"bme_out_error\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mic_out_error FE_FPGA_Microphone_Encoder_Decoder.vhd(63) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(63): used explicit default value for signal \"mic_out_error\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "MAX_SDATA_SIZE FE_FPGA_Microphone_Encoder_Decoder.vhd(97) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(97): used explicit default value for signal \"MAX_SDATA_SIZE\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 97 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "header_byte_width FE_FPGA_Microphone_Encoder_Decoder.vhd(98) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(98): used explicit default value for signal \"header_byte_width\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 98 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "n_mic_byte_width FE_FPGA_Microphone_Encoder_Decoder.vhd(100) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(100): used explicit default value for signal \"n_mic_byte_width\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 100 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "temp_byte_width FE_FPGA_Microphone_Encoder_Decoder.vhd(101) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(101): used explicit default value for signal \"temp_byte_width\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 101 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "humid_byte_width FE_FPGA_Microphone_Encoder_Decoder.vhd(102) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(102): used explicit default value for signal \"humid_byte_width\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 102 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pressure_byte_width FE_FPGA_Microphone_Encoder_Decoder.vhd(103) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(103): used explicit default value for signal \"pressure_byte_width\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 103 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "mic_byte_width FE_FPGA_Microphone_Encoder_Decoder.vhd(104) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(104): used explicit default value for signal \"mic_byte_width\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 104 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cfg_byte_width FE_FPGA_Microphone_Encoder_Decoder.vhd(105) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(105): used explicit default value for signal \"cfg_byte_width\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 105 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rgb_byte_width FE_FPGA_Microphone_Encoder_Decoder.vhd(106) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(106): used explicit default value for signal \"rgb_byte_width\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 106 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "packet_number_byte_width FE_FPGA_Microphone_Encoder_Decoder.vhd(107) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(107): used explicit default value for signal \"packet_number_byte_width\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 107 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "temp_byte_location FE_FPGA_Microphone_Encoder_Decoder.vhd(110) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(110): used explicit default value for signal \"temp_byte_location\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 110 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "humid_byte_location FE_FPGA_Microphone_Encoder_Decoder.vhd(111) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(111): used explicit default value for signal \"humid_byte_location\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 111 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pressure_byte_location FE_FPGA_Microphone_Encoder_Decoder.vhd(112) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(112): used explicit default value for signal \"pressure_byte_location\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 112 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "header_width FE_FPGA_Microphone_Encoder_Decoder.vhd(115) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(115): used explicit default value for signal \"header_width\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 115 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "DATA_HEADER FE_FPGA_Microphone_Encoder_Decoder.vhd(116) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(116): used explicit default value for signal \"DATA_HEADER\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 116 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "CMD_HEADER FE_FPGA_Microphone_Encoder_Decoder.vhd(117) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(117): used explicit default value for signal \"CMD_HEADER\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 117 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "packet_number FE_FPGA_Microphone_Encoder_Decoder.vhd(129) " "Verilog HDL or VHDL warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(129): object \"packet_number\" assigned a value but never read" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdo_mics_r FE_FPGA_Microphone_Encoder_Decoder.vhd(138) " "Verilog HDL or VHDL warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(138): object \"sdo_mics_r\" assigned a value but never read" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 138 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cfg_data_r FE_FPGA_Microphone_Encoder_Decoder.vhd(139) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(139): used explicit default value for signal \"cfg_data_r\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 139 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rgb_data_r FE_FPGA_Microphone_Encoder_Decoder.vhd(141) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(141): used explicit default value for signal \"rgb_data_r\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 141 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "end_shifting FE_FPGA_Microphone_Encoder_Decoder.vhd(151) " "VHDL Signal Declaration warning at FE_FPGA_Microphone_Encoder_Decoder.vhd(151): used explicit default value for signal \"end_shifting\" because signal was never assigned a value" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 151 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1599153726913 "|A10SoM_System|som_system:i0|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generic_Shift_Container som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|Generic_Shift_Container:serial_shift_map " "Elaborating entity \"Generic_Shift_Container\" for hierarchy \"som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|Generic_Shift_Container:serial_shift_map\"" {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "serial_shift_map" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153726917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD1939_hps_audio_research som_system:i0\|AD1939_hps_audio_research:fe_qsys_ad1939_audio_research_v1_0 " "Elaborating entity \"AD1939_hps_audio_research\" for hierarchy \"som_system:i0\|AD1939_hps_audio_research:fe_qsys_ad1939_audio_research_v1_0\"" {  } { { "som_system/synth/som_system.vhd" "fe_qsys_ad1939_audio_research_v1_0" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 1239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153727043 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AD1939_DAC_DSDATA1_left AD1939_hps_audio_research_v1.vhd(451) " "VHDL Process Statement warning at AD1939_hps_audio_research_v1.vhd(451): signal \"AD1939_DAC_DSDATA1_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" 451 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599153727046 "|A10SoM_System|som_system:i0|AD1939_hps_audio_research:fe_qsys_ad1939_audio_research_v1_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AD1939_DAC_DSDATA2_left AD1939_hps_audio_research_v1.vhd(452) " "VHDL Process Statement warning at AD1939_hps_audio_research_v1.vhd(452): signal \"AD1939_DAC_DSDATA2_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" 452 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599153727046 "|A10SoM_System|som_system:i0|AD1939_hps_audio_research:fe_qsys_ad1939_audio_research_v1_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AD1939_DAC_DSDATA3_left AD1939_hps_audio_research_v1.vhd(453) " "VHDL Process Statement warning at AD1939_hps_audio_research_v1.vhd(453): signal \"AD1939_DAC_DSDATA3_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599153727046 "|A10SoM_System|som_system:i0|AD1939_hps_audio_research:fe_qsys_ad1939_audio_research_v1_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AD1939_DAC_DSDATA4_left AD1939_hps_audio_research_v1.vhd(454) " "VHDL Process Statement warning at AD1939_hps_audio_research_v1.vhd(454): signal \"AD1939_DAC_DSDATA4_left\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" 454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599153727046 "|A10SoM_System|som_system:i0|AD1939_hps_audio_research:fe_qsys_ad1939_audio_research_v1_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AD1939_DAC_DSDATA1_right AD1939_hps_audio_research_v1.vhd(456) " "VHDL Process Statement warning at AD1939_hps_audio_research_v1.vhd(456): signal \"AD1939_DAC_DSDATA1_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599153727046 "|A10SoM_System|som_system:i0|AD1939_hps_audio_research:fe_qsys_ad1939_audio_research_v1_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AD1939_DAC_DSDATA2_right AD1939_hps_audio_research_v1.vhd(457) " "VHDL Process Statement warning at AD1939_hps_audio_research_v1.vhd(457): signal \"AD1939_DAC_DSDATA2_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" 457 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599153727046 "|A10SoM_System|som_system:i0|AD1939_hps_audio_research:fe_qsys_ad1939_audio_research_v1_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AD1939_DAC_DSDATA3_right AD1939_hps_audio_research_v1.vhd(458) " "VHDL Process Statement warning at AD1939_hps_audio_research_v1.vhd(458): signal \"AD1939_DAC_DSDATA3_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" 458 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599153727046 "|A10SoM_System|som_system:i0|AD1939_hps_audio_research:fe_qsys_ad1939_audio_research_v1_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AD1939_DAC_DSDATA4_right AD1939_hps_audio_research_v1.vhd(459) " "VHDL Process Statement warning at AD1939_hps_audio_research_v1.vhd(459): signal \"AD1939_DAC_DSDATA4_right\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" 459 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1599153727046 "|A10SoM_System|som_system:i0|AD1939_hps_audio_research:fe_qsys_ad1939_audio_research_v1_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serial2Parallel_32bits som_system:i0\|AD1939_hps_audio_research:fe_qsys_ad1939_audio_research_v1_0\|Serial2Parallel_32bits:S2P_ADC1 " "Elaborating entity \"Serial2Parallel_32bits\" for hierarchy \"som_system:i0\|AD1939_hps_audio_research:fe_qsys_ad1939_audio_research_v1_0\|Serial2Parallel_32bits:S2P_ADC1\"" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" "S2P_ADC1" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153727051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parallel2Serial_32bits som_system:i0\|AD1939_hps_audio_research:fe_qsys_ad1939_audio_research_v1_0\|Parallel2Serial_32bits:P2S_DAC1_left " "Elaborating entity \"Parallel2Serial_32bits\" for hierarchy \"som_system:i0\|AD1939_hps_audio_research:fe_qsys_ad1939_audio_research_v1_0\|Parallel2Serial_32bits:P2S_DAC1_left\"" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" "P2S_DAC1_left" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/AD1939_hps_audio_research_v1.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153727090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg som_system:i0\|AD1939_hps_audio_research:fe_qsys_ad1939_audio_research_v1_0\|Parallel2Serial_32bits:P2S_DAC1_left\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"som_system:i0\|AD1939_hps_audio_research:fe_qsys_ad1939_audio_research_v1_0\|Parallel2Serial_32bits:P2S_DAC1_left\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/Parallel2Serial_32bits.vhd" "LPM_SHIFTREG_component" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/Parallel2Serial_32bits.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153727100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "som_system:i0\|AD1939_hps_audio_research:fe_qsys_ad1939_audio_research_v1_0\|Parallel2Serial_32bits:P2S_DAC1_left\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"som_system:i0\|AD1939_hps_audio_research:fe_qsys_ad1939_audio_research_v1_0\|Parallel2Serial_32bits:P2S_DAC1_left\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/Parallel2Serial_32bits.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/Parallel2Serial_32bits.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153727101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "som_system:i0\|AD1939_hps_audio_research:fe_qsys_ad1939_audio_research_v1_0\|Parallel2Serial_32bits:P2S_DAC1_left\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"som_system:i0\|AD1939_hps_audio_research:fe_qsys_ad1939_audio_research_v1_0\|Parallel2Serial_32bits:P2S_DAC1_left\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153727102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153727102 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153727102 ""}  } { { "som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/Parallel2Serial_32bits.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_Qsys_AD1939_Audio_Research_v1_10/synth/Parallel2Serial_32bits.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599153727102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_arria10_hps_180_6ptam2q som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0 " "Elaborating entity \"som_system_altera_arria10_hps_180_6ptam2q\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\"" {  } { { "som_system/synth/som_system.vhd" "arria10_hps_0" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153727251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_arria10_interface_generator_140_rt64riy som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces " "Elaborating entity \"som_system_altera_arria10_interface_generator_140_rt64riy\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\"" {  } { { "som_system/altera_arria10_hps_180/synth/som_system_altera_arria10_hps_180_6ptam2q.v" "fpga_interfaces" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_hps_180/synth/som_system_altera_arria10_hps_180_6ptam2q.v" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153727929 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "emif_gp_to_emif som_system_altera_arria10_interface_generator_140_rt64riy.sv(27) " "Output port \"emif_gp_to_emif\" at som_system_altera_arria10_interface_generator_140_rt64riy.sv(27) has no driver" {  } { { "som_system/altera_arria10_interface_generator_140/synth/som_system_altera_arria10_interface_generator_140_rt64riy.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/som_system_altera_arria10_interface_generator_140_rt64riy.sv" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1599153727961 "|A10SoM_System|som_system:i0|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a10_hps_emif_interface som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|a10_hps_emif_interface:emif_interface " "Elaborating entity \"a10_hps_emif_interface\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|a10_hps_emif_interface:emif_interface\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/som_system_altera_arria10_interface_generator_140_rt64riy.sv" "emif_interface" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/som_system_altera_arria10_interface_generator_140_rt64riy.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153727967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_emif_interface_to_ddr som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|a10_hps_emif_interface:emif_interface\|hps_emif_interface_to_ddr:inst " "Elaborating entity \"hps_emif_interface_to_ddr\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|a10_hps_emif_interface:emif_interface\|hps_emif_interface_to_ddr:inst\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153727984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_hps_rl_interface_fpga2hps som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps " "Elaborating entity \"twentynm_hps_rl_interface_fpga2hps\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/som_system_altera_arria10_interface_generator_140_rt64riy.sv" "fpga2hps" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/som_system_altera_arria10_interface_generator_140_rt64riy.sv" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153727996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2s_rl_adp som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst " "Elaborating entity \"f2s_rl_adp\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "f2s_rl_adp_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_ar " "Elaborating entity \"full_reg_slice\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_ar\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_ar" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_w " "Elaborating entity \"full_reg_slice\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_w\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_w" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_r " "Elaborating entity \"full_reg_slice\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_r\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_r" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_b " "Elaborating entity \"full_reg_slice\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_b\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_b" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen " "Elaborating entity \"alentar\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "wdata_alen" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen " "Elaborating entity \"alentar\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "awaddr_alen" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen " "Elaborating entity \"alentar\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_cache_alen" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user " "Elaborating entity \"alentar\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_ar_user" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_hps_rl_interface_hps2fpga_light_weight som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight " "Elaborating entity \"twentynm_hps_rl_interface_hps2fpga_light_weight\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/som_system_altera_arria10_interface_generator_140_rt64riy.sv" "hps2fpga_light_weight" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/som_system_altera_arria10_interface_generator_140_rt64riy.sv" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2f_rl_adp som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst " "Elaborating entity \"s2f_rl_adp\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "s2f_rl_adp_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_ar " "Elaborating entity \"full_reg_slice\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_ar\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_ar" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_w " "Elaborating entity \"full_reg_slice\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_w\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_w" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_r " "Elaborating entity \"full_reg_slice\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_r\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_r" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_b " "Elaborating entity \"full_reg_slice\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|s2f_rl_adp:s2f_rl_adp_inst\|full_reg_slice:i_s2f_b\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_b" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_hps_rl_interface_hps2fpga som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga " "Elaborating entity \"twentynm_hps_rl_interface_hps2fpga\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/som_system_altera_arria10_interface_generator_140_rt64riy.sv" "hps2fpga" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/som_system_altera_arria10_interface_generator_140_rt64riy.sv" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s2f_rl_adp som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|s2f_rl_adp:s2f_rl_adp_ins " "Elaborating entity \"s2f_rl_adp\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|s2f_rl_adp:s2f_rl_adp_ins\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "s2f_rl_adp_ins" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|s2f_rl_adp:s2f_rl_adp_ins\|full_reg_slice:i_s2f_w " "Elaborating entity \"full_reg_slice\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|s2f_rl_adp:s2f_rl_adp_ins\|full_reg_slice:i_s2f_w\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_w" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|s2f_rl_adp:s2f_rl_adp_ins\|full_reg_slice:i_s2f_r " "Elaborating entity \"full_reg_slice\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|s2f_rl_adp:s2f_rl_adp_ins\|full_reg_slice:i_s2f_r\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_s2f_r" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_hps_rl_mode2_fpga2sdram som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram " "Elaborating entity \"twentynm_hps_rl_mode2_fpga2sdram\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/som_system_altera_arria10_interface_generator_140_rt64riy.sv" "f2sdram" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/som_system_altera_arria10_interface_generator_140_rt64riy.sv" 1001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2s_rl_delay_adp som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0 " "Elaborating entity \"f2s_rl_delay_adp\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "f2s_rl_adp_inst_0" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 3838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen " "Elaborating entity \"alentar\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "wdata_alen" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen " "Elaborating entity \"alentar\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "awaddr_alen" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen " "Elaborating entity \"alentar\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_cache_alen" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user " "Elaborating entity \"alentar\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_ar_user" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen " "Elaborating entity \"alentar\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_burst_alen" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen " "Elaborating entity \"alentar\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "ar_prot_alen" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen " "Elaborating entity \"alentar\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "aw_valid_alen" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alentar som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen " "Elaborating entity \"alentar\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "w_strb_alen" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2s_rl_delay_adp som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2 " "Elaborating entity \"f2s_rl_delay_adp\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "f2s_rl_adp_inst_2" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 3922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2s_rl_adp som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|f2s_rl_adp:f2s_rl_adp_inst " "Elaborating entity \"f2s_rl_adp\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|f2s_rl_adp:f2s_rl_adp_inst\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "f2s_rl_adp_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_w " "Elaborating entity \"full_reg_slice\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_w\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_w" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_reg_slice som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_r " "Elaborating entity \"full_reg_slice\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_2\|f2s_rl_adp:f2s_rl_adp_inst\|full_reg_slice:i_f2s_r\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "i_f2s_r" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 5445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_arria10_hps_io_180_drucl4y som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_hps_io_180_drucl4y:hps_io " "Elaborating entity \"som_system_altera_arria10_hps_io_180_drucl4y\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_hps_io_180_drucl4y:hps_io\"" {  } { { "som_system/altera_arria10_hps_180/synth/som_system_altera_arria10_hps_180_6ptam2q.v" "hps_io" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_hps_180/synth/som_system_altera_arria10_hps_180_6ptam2q.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_arria10_interface_generator_140_ymm4c3q som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_hps_io_180_drucl4y:hps_io\|som_system_altera_arria10_interface_generator_140_ymm4c3q:border " "Elaborating entity \"som_system_altera_arria10_interface_generator_140_ymm4c3q\" for hierarchy \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_hps_io_180_drucl4y:hps_io\|som_system_altera_arria10_interface_generator_140_ymm4c3q:border\"" {  } { { "som_system/altera_arria10_hps_io_180/synth/som_system_altera_arria10_hps_io_180_drucl4y.v" "border" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_hps_io_180/synth/som_system_altera_arria10_hps_io_180_drucl4y.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_emif_180_brz44ly som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0 " "Elaborating entity \"som_system_altera_emif_180_brz44ly\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\"" {  } { { "som_system/synth/som_system.vhd" "emif_0" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 1519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_emif_arch_nf_180_3nk2okq som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch " "Elaborating entity \"som_system_altera_emif_arch_nf_180_3nk2okq\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\"" {  } { { "som_system/altera_emif_180/synth/som_system_altera_emif_180_brz44ly.v" "arch" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_180/synth/som_system_altera_emif_180_brz44ly.v" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_emif_arch_nf_180_3nk2okq_top som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst " "Elaborating entity \"som_system_altera_emif_arch_nf_180_3nk2okq_top\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq.sv" "arch_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq.sv" 3576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728944 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153728981 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153728981 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153728981 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153728981 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153728981 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153728981 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153728981 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153728981 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153728981 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153728981 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wl1_l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wl1_l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153728981 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wl2_l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wl2_l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153728981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_pll som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_pll:pll_inst " "Elaborating entity \"altera_emif_arch_nf_pll\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_pll:pll_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" "pll_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_pll_extra_clks som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_pll_extra_clks:pll_extra_clks_inst " "Elaborating entity \"altera_emif_arch_nf_pll_extra_clks\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_pll_extra_clks:pll_extra_clks_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" "pll_extra_clks_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" 2429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153728997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_oct som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_oct:oct_inst " "Elaborating entity \"altera_emif_arch_nf_oct\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_oct:oct_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" "oct_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" 2444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_core_clks_rsts som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst " "Elaborating entity \"altera_emif_arch_nf_core_clks_rsts\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" "non_hps.core_clks_rsts_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_bufs som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst " "Elaborating entity \"altera_emif_arch_nf_bufs\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" "bufs_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_unused som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_unused:unused_pin\[0\].ub " "Elaborating entity \"altera_emif_arch_nf_buf_unused\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_unused:unused_pin\[0\].ub\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" "unused_pin\[0\].ub" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_udir_df_o som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_udir_df_o\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst\[0\].b\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_ck.inst\[0\].b" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_udir_se_o som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_udir_se_o\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst\[0\].b\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_a.inst\[0\].b" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_udir_se_o som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_udir_se_o\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst\[0\].b\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_reset_n.inst\[0\].b" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_bdir_se som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_bdir_se\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst\[0\].b\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_dq.inst\[0\].b" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" 963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_udir_se_i som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_i:gen_mem_alert_n.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_udir_se_i\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_udir_se_i:gen_mem_alert_n.inst\[0\].b\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_alert_n.inst\[0\].b" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" 1095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_buf_bdir_df som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst\[0\].b " "Elaborating entity \"altera_emif_arch_nf_buf_bdir_df\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst\[0\].b\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" "gen_mem_dqs.inst\[0\].b" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_bufs.sv" 1134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_emif_arch_nf_180_3nk2okq_io_aux som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|som_system_altera_emif_arch_nf_180_3nk2okq_io_aux:io_aux_inst " "Elaborating entity \"som_system_altera_emif_arch_nf_180_3nk2okq_io_aux\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|som_system_altera_emif_arch_nf_180_3nk2okq_io_aux:io_aux_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" "io_aux_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" 2667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_io_tiles_wrap som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst " "Elaborating entity \"altera_emif_arch_nf_io_tiles_wrap\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" "io_tiles_wrap_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729707 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729732 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729733 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729733 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729733 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729733 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729733 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729733 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729733 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729733 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729733 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729733 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_io_tiles som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_io_tiles:io_tiles_inst " "Elaborating entity \"altera_emif_arch_nf_io_tiles\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_io_tiles:io_tiles_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" "io_tiles_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729740 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "all_tiles_t2l_phy_clk_phs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"all_tiles_t2l_phy_clk_phs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "all_tiles_t2l_phy_clk " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"all_tiles_t2l_phy_clk\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_abphy_mux som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_abphy_mux:altera_emif_arch_nf_abphy_mux_inst " "Elaborating entity \"altera_emif_arch_nf_abphy_mux\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_abphy_mux:altera_emif_arch_nf_abphy_mux_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" "altera_emif_arch_nf_abphy_mux_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729769 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729790 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729791 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729791 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729791 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729791 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729791 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_seq_if som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst " "Elaborating entity \"altera_emif_arch_nf_seq_if\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" "seq_if_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" 3023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_regs som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_cal_req_regs " "Elaborating entity \"altera_emif_arch_nf_regs\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_cal_req_regs\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" "afi_cal_req_regs" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_regs som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_ctl_refresh_done_regs " "Elaborating entity \"altera_emif_arch_nf_regs\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_ctl_refresh_done_regs\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" "afi_ctl_refresh_done_regs" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_regs som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_rlat_regs " "Elaborating entity \"altera_emif_arch_nf_regs\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_rlat_regs\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" "afi_rlat_regs" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_regs som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_cal_success_regs " "Elaborating entity \"altera_emif_arch_nf_regs\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_cal_success_regs\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" "afi_cal_success_regs" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_avl_if som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_hmc_avl_if:hmc_avl_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_avl_if\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_hmc_avl_if:hmc_avl_if_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" "hmc_avl_if_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" 3049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_sideband_if som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_hmc_sideband_if:hmc_sideband_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_sideband_if\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_hmc_sideband_if:hmc_sideband_if_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" "hmc_sideband_if_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" 3081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729852 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729853 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_mmr_if som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_hmc_mmr_if:hmc_mmr_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_mmr_if\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_hmc_mmr_if:hmc_mmr_if_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" "hmc_mmr_if_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_amm_data_if som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_hmc_amm_data_if:hmc.amm.data_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_amm_data_if\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|som_system_altera_emif_arch_nf_180_3nk2okq_top:arch_inst\|altera_emif_arch_nf_hmc_amm_data_if:hmc.amm.data_if_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" "hmc.amm.data_if_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq_top.sv" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729862 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729870 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729870 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729870 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729870 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729870 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153729870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_emif_cal_slave_nf_180_5pbk77i som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component " "Elaborating entity \"som_system_altera_emif_cal_slave_nf_180_5pbk77i\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\"" {  } { { "som_system/altera_emif_180/synth/som_system_altera_emif_180_brz44ly.v" "cal_slave_component" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_180/synth/som_system_altera_emif_180_brz44ly.v" 1858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|altera_avalon_mm_bridge:ioaux_master_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|altera_avalon_mm_bridge:ioaux_master_bridge\"" {  } { { "som_system/altera_emif_cal_slave_nf_180/synth/som_system_altera_emif_cal_slave_nf_180_5pbk77i.v" "ioaux_master_bridge" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_cal_slave_nf_180/synth/som_system_altera_emif_cal_slave_nf_180_5pbk77i.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_avalon_onchip_memory2_180_m2wik5y som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|som_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram " "Elaborating entity \"som_system_altera_avalon_onchip_memory2_180_m2wik5y\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|som_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram\"" {  } { { "som_system/altera_emif_cal_slave_nf_180/synth/som_system_altera_emif_cal_slave_nf_180_5pbk77i.v" "ioaux_soft_ram" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_cal_slave_nf_180/synth/som_system_altera_emif_cal_slave_nf_180_5pbk77i.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153729924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|som_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|som_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram\|altsyncram:the_altsyncram\"" {  } { { "som_system/altera_avalon_onchip_memory2_180/synth/som_system_altera_avalon_onchip_memory2_180_m2wik5y.v" "the_altsyncram" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_onchip_memory2_180/synth/som_system_altera_avalon_onchip_memory2_180_m2wik5y.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153730043 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|som_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|som_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram\|altsyncram:the_altsyncram\"" {  } { { "som_system/altera_avalon_onchip_memory2_180/synth/som_system_altera_avalon_onchip_memory2_180_m2wik5y.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_onchip_memory2_180/synth/som_system_altera_avalon_onchip_memory2_180_m2wik5y.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153730045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|som_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|som_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153730045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file seq_cal_soft_m20k.hex " "Parameter \"init_file\" = \"seq_cal_soft_m20k.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153730045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153730045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153730045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153730045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153730045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153730045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153730045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153730045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153730045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153730045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153730045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153730045 ""}  } { { "som_system/altera_avalon_onchip_memory2_180/synth/som_system_altera_avalon_onchip_memory2_180_m2wik5y.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_onchip_memory2_180/synth/som_system_altera_avalon_onchip_memory2_180_m2wik5y.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599153730045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gcm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gcm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gcm1 " "Found entity 1: altsyncram_gcm1" {  } { { "db/altsyncram_gcm1.tdf" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/db/altsyncram_gcm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153730112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153730112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gcm1 som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|som_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram\|altsyncram:the_altsyncram\|altsyncram_gcm1:auto_generated " "Elaborating entity \"altsyncram_gcm1\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|som_system_altera_avalon_onchip_memory2_180_m2wik5y:ioaux_soft_ram\|altsyncram:the_altsyncram\|altsyncram_gcm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153730115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_mm_interconnect_180_l5dmrei som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|som_system_altera_mm_interconnect_180_l5dmrei:mm_interconnect_0 " "Elaborating entity \"som_system_altera_mm_interconnect_180_l5dmrei\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|som_system_altera_mm_interconnect_180_l5dmrei:mm_interconnect_0\"" {  } { { "som_system/altera_emif_cal_slave_nf_180/synth/som_system_altera_emif_cal_slave_nf_180_5pbk77i.v" "mm_interconnect_0" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_cal_slave_nf_180/synth/som_system_altera_emif_cal_slave_nf_180_5pbk77i.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153730275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|som_system_altera_mm_interconnect_180_l5dmrei:mm_interconnect_0\|altera_merlin_master_translator:ioaux_master_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|som_system_altera_mm_interconnect_180_l5dmrei:mm_interconnect_0\|altera_merlin_master_translator:ioaux_master_bridge_m0_translator\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_l5dmrei.v" "ioaux_master_bridge_m0_translator" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_l5dmrei.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153730298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|som_system_altera_mm_interconnect_180_l5dmrei:mm_interconnect_0\|altera_merlin_slave_translator:ioaux_soft_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|som_system_altera_mm_interconnect_180_l5dmrei:mm_interconnect_0\|altera_merlin_slave_translator:ioaux_soft_ram_s1_translator\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_l5dmrei.v" "ioaux_soft_ram_s1_translator" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_l5dmrei.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153730302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|altera_reset_controller:rst_controller\"" {  } { { "som_system/altera_emif_cal_slave_nf_180/synth/som_system_altera_emif_cal_slave_nf_180_5pbk77i.v" "rst_controller" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_cal_slave_nf_180/synth/som_system_altera_emif_cal_slave_nf_180_5pbk77i.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153730312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "som_system/altera_reset_controller_180/synth/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_reset_controller_180/synth/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153730318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_cal_slave_nf_180_5pbk77i:cal_slave_component\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "som_system/altera_reset_controller_180/synth/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_reset_controller_180/synth/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153730325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_emif_a10_hps_180_uhly6ia som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0 " "Elaborating entity \"som_system_altera_emif_a10_hps_180_uhly6ia\" for hierarchy \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\"" {  } { { "som_system/synth/som_system.vhd" "emif_a10_hps_0" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 1557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153730337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_emif_arch_nf_180_qjbdqci som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch " "Elaborating entity \"som_system_altera_emif_arch_nf_180_qjbdqci\" for hierarchy \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\"" {  } { { "som_system/altera_emif_a10_hps_180/synth/som_system_altera_emif_a10_hps_180_uhly6ia.v" "arch" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_a10_hps_180/synth/som_system_altera_emif_a10_hps_180_uhly6ia.v" 1819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153730793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_emif_arch_nf_180_qjbdqci_top som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst " "Elaborating entity \"som_system_altera_emif_arch_nf_180_qjbdqci_top\" for hierarchy \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci.sv" "arch_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci.sv" 3576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153730834 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153730862 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153730862 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153730863 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153730863 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153730863 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153730863 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153730863 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153730863 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153730863 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153730863 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wl1_l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wl1_l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153730863 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wl2_l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wl2_l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153730863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_pll som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_pll:pll_inst " "Elaborating entity \"altera_emif_arch_nf_pll\" for hierarchy \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_pll:pll_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" "pll_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153730870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_pll_extra_clks som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_pll_extra_clks:pll_extra_clks_inst " "Elaborating entity \"altera_emif_arch_nf_pll_extra_clks\" for hierarchy \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_pll_extra_clks:pll_extra_clks_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" "pll_extra_clks_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" 2429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153730874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_oct som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_oct:oct_inst " "Elaborating entity \"altera_emif_arch_nf_oct\" for hierarchy \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_oct:oct_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" "oct_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" 2444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153730879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hps_clks_rsts som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_hps_clks_rsts:hps.hps_clks_rsts_inst " "Elaborating entity \"altera_emif_arch_nf_hps_clks_rsts\" for hierarchy \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_hps_clks_rsts:hps.hps_clks_rsts_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" "hps.hps_clks_rsts_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" 2462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153730883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_bufs som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst " "Elaborating entity \"altera_emif_arch_nf_bufs\" for hierarchy \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_bufs:bufs_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" "bufs_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153730888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_emif_arch_nf_180_qjbdqci_io_aux som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|som_system_altera_emif_arch_nf_180_qjbdqci_io_aux:io_aux_inst " "Elaborating entity \"som_system_altera_emif_arch_nf_180_qjbdqci_io_aux\" for hierarchy \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|som_system_altera_emif_arch_nf_180_qjbdqci_io_aux:io_aux_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" "io_aux_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" 2667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_io_tiles_wrap som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst " "Elaborating entity \"altera_emif_arch_nf_io_tiles_wrap\" for hierarchy \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" "io_tiles_wrap_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731265 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_io_tiles som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_io_tiles:io_tiles_inst " "Elaborating entity \"altera_emif_arch_nf_io_tiles\" for hierarchy \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_io_tiles:io_tiles_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" "io_tiles_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" 836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731286 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "all_tiles_t2l_phy_clk_phs " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"all_tiles_t2l_phy_clk_phs\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "all_tiles_t2l_phy_clk " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"all_tiles_t2l_phy_clk\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_abphy_mux som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_abphy_mux:altera_emif_arch_nf_abphy_mux_inst " "Elaborating entity \"altera_emif_arch_nf_abphy_mux\" for hierarchy \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst\|altera_emif_arch_nf_abphy_mux:altera_emif_arch_nf_abphy_mux_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" "altera_emif_arch_nf_abphy_mux_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_io_tiles_wrap.sv" 1201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731303 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write_iotile_in " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write_iotile_in\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731318 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731319 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731319 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731319 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_abphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_abphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731319 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731319 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731319 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_rdata_valid_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_rdata_valid_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731319 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_rlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_rlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731319 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_afi_wlat_nonabphy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_afi_wlat_nonabphy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731319 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731319 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731319 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_rdata_en_full " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_rdata_en_full\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731319 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_read " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_read\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731319 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_mrnk_write " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_mrnk_write\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_seq_if som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst " "Elaborating entity \"altera_emif_arch_nf_seq_if\" for hierarchy \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" "seq_if_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" 3023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_regs som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_cal_req_regs " "Elaborating entity \"altera_emif_arch_nf_regs\" for hierarchy \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_cal_req_regs\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" "afi_cal_req_regs" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_regs som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_ctl_refresh_done_regs " "Elaborating entity \"altera_emif_arch_nf_regs\" for hierarchy \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_ctl_refresh_done_regs\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" "afi_ctl_refresh_done_regs" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_regs som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_rlat_regs " "Elaborating entity \"altera_emif_arch_nf_regs\" for hierarchy \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_seq_if:seq_if_inst\|altera_emif_arch_nf_regs:afi_rlat_regs\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" "afi_rlat_regs" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/altera_emif_arch_nf_seq_if.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_avl_if som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_hmc_avl_if:hmc_avl_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_avl_if\" for hierarchy \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_hmc_avl_if:hmc_avl_if_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" "hmc_avl_if_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" 3049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_sideband_if som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_hmc_sideband_if:hmc_sideband_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_sideband_if\" for hierarchy \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_hmc_sideband_if:hmc_sideband_if_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" "hmc_sideband_if_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" 3081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731365 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731367 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_wb_pointer_for_ecc " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_wb_pointer_for_ecc\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_emif_arch_nf_hmc_ast_data_if som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_hmc_ast_data_if:hmc.hmc_ast.data_if_inst " "Elaborating entity \"altera_emif_arch_nf_hmc_ast_data_if\" for hierarchy \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|som_system_altera_emif_arch_nf_180_qjbdqci_top:arch_inst\|altera_emif_arch_nf_hmc_ast_data_if:hmc.hmc_ast.data_if_inst\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" "hmc.hmc_ast.data_if_inst" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci_top.sv" 3339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731376 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731383 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731383 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731383 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731383 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "l2core_data " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"l2core_data\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731383 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "core2l_oe " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"core2l_oe\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599153731383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0 " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\"" {  } { { "som_system/synth/som_system.vhd" "mm_clock_crossing_bridge_0" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 1584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_mm_clock_crossing_bridge_180/synth/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ddr som_system:i0\|mux_ddr:mux_ddr_0 " "Elaborating entity \"mux_ddr\" for hierarchy \"som_system:i0\|mux_ddr:mux_ddr_0\"" {  } { { "som_system/synth/som_system.vhd" "mux_ddr_0" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 1622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_iopll_180_pjxg52y som_system:i0\|som_system_altera_iopll_180_pjxg52y:pll_using_ad1939_mclk " "Elaborating entity \"som_system_altera_iopll_180_pjxg52y\" for hierarchy \"som_system:i0\|som_system_altera_iopll_180_pjxg52y:pll_using_ad1939_mclk\"" {  } { { "som_system/synth/som_system.vhd" "pll_using_ad1939_mclk" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 1705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_iopll som_system:i0\|som_system_altera_iopll_180_pjxg52y:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i " "Elaborating entity \"altera_iopll\" for hierarchy \"som_system:i0\|som_system_altera_iopll_180_pjxg52y:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i\"" {  } { { "som_system/altera_iopll_180/synth/som_system_altera_iopll_180_pjxg52y.v" "altera_iopll_i" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_iopll_180/synth/som_system_altera_iopll_180_pjxg52y.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "som_system:i0\|som_system_altera_iopll_180_pjxg52y:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i " "Elaborated megafunction instantiation \"som_system:i0\|som_system_altera_iopll_180_pjxg52y:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i\"" {  } { { "som_system/altera_iopll_180/synth/som_system_altera_iopll_180_pjxg52y.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_iopll_180/synth/som_system_altera_iopll_180_pjxg52y.v" 187 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731635 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "som_system:i0\|som_system_altera_iopll_180_pjxg52y:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i " "Instantiated megafunction \"som_system:i0\|som_system_altera_iopll_180_pjxg52y:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 false " "Parameter \"c_cnt_bypass_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 false " "Parameter \"c_cnt_bypass_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 false " "Parameter \"c_cnt_bypass_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 false " "Parameter \"c_cnt_bypass_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 6 " "Parameter \"c_cnt_hi_div0\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 16 " "Parameter \"c_cnt_hi_div1\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 8 " "Parameter \"c_cnt_hi_div2\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 17 " "Parameter \"c_cnt_hi_div3\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 8 " "Parameter \"c_cnt_hi_div4\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 256 " "Parameter \"c_cnt_hi_div5\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 256 " "Parameter \"c_cnt_hi_div6\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 256 " "Parameter \"c_cnt_hi_div7\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 256 " "Parameter \"c_cnt_hi_div8\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 c_m_cnt_in_src_ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 5 " "Parameter \"c_cnt_lo_div0\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 16 " "Parameter \"c_cnt_lo_div1\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 8 " "Parameter \"c_cnt_lo_div2\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 16 " "Parameter \"c_cnt_lo_div3\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 8 " "Parameter \"c_cnt_lo_div4\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 256 " "Parameter \"c_cnt_lo_div5\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 256 " "Parameter \"c_cnt_lo_div6\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 256 " "Parameter \"c_cnt_lo_div7\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 256 " "Parameter \"c_cnt_lo_div8\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 true " "Parameter \"c_cnt_odd_div_duty_en0\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 true " "Parameter \"c_cnt_odd_div_duty_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_0 sys_clk " "Parameter \"clock_name_0\" = \"sys_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_1 ad5791_spi_clk " "Parameter \"clock_name_1\" = \"ad5791_spi_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_2 ad5791_2spi_clk " "Parameter \"clock_name_2\" = \"ad5791_2spi_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_3 mic_array_clk " "Parameter \"clock_name_3\" = \"mic_array_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_4 ad4020_clk " "Parameter \"clock_name_4\" = \"ad4020_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_5  " "Parameter \"clock_name_5\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_6  " "Parameter \"clock_name_6\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_7  " "Parameter \"clock_name_7\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_8  " "Parameter \"clock_name_8\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_0 false " "Parameter \"clock_name_global_0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_1 false " "Parameter \"clock_name_global_1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_2 false " "Parameter \"clock_name_global_2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_3 false " "Parameter \"clock_name_global_3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_4 false " "Parameter \"clock_name_global_4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_5 false " "Parameter \"clock_name_global_5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_6 false " "Parameter \"clock_name_global_6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_7 false " "Parameter \"clock_name_global_7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_name_global_8 false " "Parameter \"clock_name_global_8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 44 " "Parameter \"m_cnt_hi_div\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 44 " "Parameter \"m_cnt_lo_div\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en false " "Parameter \"m_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en true " "Parameter \"n_cnt_bypass_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 256 " "Parameter \"n_cnt_hi_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 256 " "Parameter \"n_cnt_lo_div\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en false " "Parameter \"n_cnt_odd_div_duty_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 5 " "Parameter \"number_of_clocks\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 98.304000 MHz " "Parameter \"output_clock_frequency0\" = \"98.304000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 33.792000 MHz " "Parameter \"output_clock_frequency1\" = \"33.792000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 67.584000 MHz " "Parameter \"output_clock_frequency2\" = \"67.584000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 32.768000 MHz " "Parameter \"output_clock_frequency3\" = \"32.768000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 67.584000 MHz " "Parameter \"output_clock_frequency4\" = \"67.584000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 ps " "Parameter \"output_clock_frequency5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 ps " "Parameter \"output_clock_frequency6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 ps " "Parameter \"output_clock_frequency7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 ps " "Parameter \"output_clock_frequency8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bw_sel Low " "Parameter \"pll_bw_sel\" = \"Low\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl pll_bw_res_setting5 " "Parameter \"pll_bwctrl\" = \"pll_bw_res_setting5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current pll_cp_setting21 " "Parameter \"pll_cp_current\" = \"pll_cp_setting21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_extclk_0_cnt_src pll_extclk_cnt_src_vss " "Parameter \"pll_extclk_0_cnt_src\" = \"pll_extclk_cnt_src_vss\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_extclk_1_cnt_src pll_extclk_cnt_src_vss " "Parameter \"pll_extclk_1_cnt_src\" = \"pll_extclk_cnt_src_vss\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 pll_fbclk_mux_1_glb " "Parameter \"pll_fbclk_mux_1\" = \"pll_fbclk_mux_1_glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 pll_fbclk_mux_2_m_cnt " "Parameter \"pll_fbclk_mux_2\" = \"pll_fbclk_mux_2_m_cnt\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src c_m_cnt_in_src_ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"c_m_cnt_in_src_ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 1081.344000 MHz " "Parameter \"pll_output_clk_frequency\" = \"1081.344000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Arria 10 " "Parameter \"pll_type\" = \"Arria 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 12.288 MHz " "Parameter \"reference_clock_frequency\" = \"12.288 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153731636 ""}  } { { "som_system/altera_iopll_180/synth/som_system_altera_iopll_180_pjxg52y.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_iopll_180/synth/som_system_altera_iopll_180_pjxg52y.v" 187 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599153731636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twentynm_iopll_ip som_system:i0\|som_system_altera_iopll_180_pjxg52y:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i\|twentynm_iopll_ip:twentynm_pll " "Elaborating entity \"twentynm_iopll_ip\" for hierarchy \"som_system:i0\|som_system_altera_iopll_180_pjxg52y:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i\|twentynm_iopll_ip:twentynm_pll\"" {  } { { "altera_iopll.v" "twentynm_pll" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_iopll.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731695 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "som_system:i0\|som_system_altera_iopll_180_pjxg52y:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i\|twentynm_iopll_ip:twentynm_pll som_system:i0\|som_system_altera_iopll_180_pjxg52y:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i " "Elaborated megafunction instantiation \"som_system:i0\|som_system_altera_iopll_180_pjxg52y:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i\|twentynm_iopll_ip:twentynm_pll\", which is child of megafunction instantiation \"som_system:i0\|som_system_altera_iopll_180_pjxg52y:pll_using_ad1939_mclk\|altera_iopll:altera_iopll_i\"" {  } { { "altera_iopll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_iopll.v" 534 0 0 } } { "som_system/altera_iopll_180/synth/som_system_altera_iopll_180_pjxg52y.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_iopll_180/synth/som_system_altera_iopll_180_pjxg52y.v" 187 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_avalon_pio_180_z5a3aci som_system:i0\|som_system_altera_avalon_pio_180_z5a3aci:som_config " "Elaborating entity \"som_system_altera_avalon_pio_180_z5a3aci\" for hierarchy \"som_system:i0\|som_system_altera_avalon_pio_180_z5a3aci:som_config\"" {  } { { "som_system/synth/som_system.vhd" "som_config" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 1717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_mm_interconnect_180_d4sniia som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0 " "Elaborating entity \"som_system_altera_mm_interconnect_180_d4sniia\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\"" {  } { { "som_system/synth/som_system.vhd" "mm_interconnect_0" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 1729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153731768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_0_s0_translator\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" "mm_clock_crossing_bridge_0_s0_translator" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" "mux_ddr_0_altera_axi_master_agent" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_axi_master_ni:mux_ddr_0_altera_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "som_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" "mm_clock_crossing_bridge_0_s0_agent" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_slave_agent:mm_clock_crossing_bridge_0_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "som_system/altera_merlin_slave_agent_180/synth/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_slave_agent_180/synth/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rsp_fifo\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" "mm_clock_crossing_bridge_0_s0_agent_rsp_fifo" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" "mm_clock_crossing_bridge_0_s0_agent_rdata_fifo" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_router_180_gil3sua som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_merlin_router_180_gil3sua:router " "Elaborating entity \"som_system_altera_merlin_router_180_gil3sua\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_merlin_router_180_gil3sua:router\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" "router" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_router_180_gil3sua_default_decode som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_merlin_router_180_gil3sua:router\|som_system_altera_merlin_router_180_gil3sua_default_decode:the_default_decode " "Elaborating entity \"som_system_altera_merlin_router_180_gil3sua_default_decode\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_merlin_router_180_gil3sua:router\|som_system_altera_merlin_router_180_gil3sua_default_decode:the_default_decode\"" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_gil3sua.sv" "the_default_decode" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_gil3sua.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_router_180_jxs3q3q som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_merlin_router_180_jxs3q3q:router_002 " "Elaborating entity \"som_system_altera_merlin_router_180_jxs3q3q\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_merlin_router_180_jxs3q3q:router_002\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" "router_002" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_router_180_jxs3q3q_default_decode som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_merlin_router_180_jxs3q3q:router_002\|som_system_altera_merlin_router_180_jxs3q3q_default_decode:the_default_decode " "Elaborating entity \"som_system_altera_merlin_router_180_jxs3q3q_default_decode\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_merlin_router_180_jxs3q3q:router_002\|som_system_altera_merlin_router_180_jxs3q3q_default_decode:the_default_decode\"" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_jxs3q3q.sv" "the_default_decode" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_jxs3q3q.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" "mm_clock_crossing_bridge_0_s0_burst_adapter" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732625 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 7 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 13 to match size of target (7)" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599153732631 "|A10SoM_System|som_system:i0|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_burst_adapter:mm_clock_crossing_bridge_0_s0_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_demultiplexer_180_reioipy som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_merlin_demultiplexer_180_reioipy:cmd_demux " "Elaborating entity \"som_system_altera_merlin_demultiplexer_180_reioipy\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_merlin_demultiplexer_180_reioipy:cmd_demux\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" "cmd_demux" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" 684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_multiplexer_180_xdoo6gq som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_merlin_multiplexer_180_xdoo6gq:cmd_mux " "Elaborating entity \"som_system_altera_merlin_multiplexer_180_xdoo6gq\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_merlin_multiplexer_180_xdoo6gq:cmd_mux\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" "cmd_mux" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_merlin_multiplexer_180_xdoo6gq:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_merlin_multiplexer_180_xdoo6gq:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_xdoo6gq.sv" "arb" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_multiplexer_180/synth/som_system_altera_merlin_multiplexer_180_xdoo6gq.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_merlin_multiplexer_180_xdoo6gq:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_merlin_multiplexer_180_xdoo6gq:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "som_system/altera_merlin_multiplexer_180/synth/altera_merlin_arbitrator.sv" "adder" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_multiplexer_180/synth/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_demultiplexer_180_ae2iwoi som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_merlin_demultiplexer_180_ae2iwoi:rsp_demux " "Elaborating entity \"som_system_altera_merlin_demultiplexer_180_ae2iwoi\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_merlin_demultiplexer_180_ae2iwoi:rsp_demux\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" "rsp_demux" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_multiplexer_180_2q47q3i som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_merlin_multiplexer_180_2q47q3i:rsp_mux " "Elaborating entity \"som_system_altera_merlin_multiplexer_180_2q47q3i\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_merlin_multiplexer_180_2q47q3i:rsp_mux\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" "rsp_mux" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" 764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_rsp_width_adapter\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" "mm_clock_crossing_bridge_0_s0_rsp_width_adapter" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732830 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599153732833 "|A10SoM_System|som_system:i0|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599153732833 "|A10SoM_System|som_system:i0|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_cmd_width_adapter\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" "mm_clock_crossing_bridge_0_s0_cmd_width_adapter" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732865 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599153732868 "|A10SoM_System|som_system:i0|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599153732868 "|A10SoM_System|som_system:i0|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599153732868 "|A10SoM_System|som_system:i0|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_merlin_width_adapter:mm_clock_crossing_bridge_0_s0_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" "crosser" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_avalon_st_adapter_180_v3lgypq som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_avalon_st_adapter_180_v3lgypq:avalon_st_adapter " "Elaborating entity \"som_system_altera_avalon_st_adapter_180_v3lgypq\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_avalon_st_adapter_180_v3lgypq:avalon_st_adapter\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" "avalon_st_adapter" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_d4sniia.v" 1078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153732973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_error_adapter_180_jats3da som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_avalon_st_adapter_180_v3lgypq:avalon_st_adapter\|som_system_error_adapter_180_jats3da:error_adapter_0 " "Elaborating entity \"som_system_error_adapter_180_jats3da\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|som_system_altera_avalon_st_adapter_180_v3lgypq:avalon_st_adapter\|som_system_error_adapter_180_jats3da:error_adapter_0\"" {  } { { "som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_v3lgypq.v" "error_adapter_0" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_v3lgypq.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_mm_interconnect_180_2zdh4ci som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1 " "Elaborating entity \"som_system_altera_mm_interconnect_180_2zdh4ci\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\"" {  } { { "som_system/synth/som_system.vhd" "mm_interconnect_1" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 1785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" "arria10_hps_0_h2f_axi_master_agent" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "som_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" "mux_ddr_0_altera_axi_slave_agent" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733172 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altera_merlin_axi_slave_ni.sv(302) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(302): truncated value with size 32 to match size of target (29)" {  } { { "som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599153733174 "|A10SoM_System|som_system:i0|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(314) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(314): truncated value with size 5 to match size of target (4)" {  } { { "som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599153733174 "|A10SoM_System|som_system:i0|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(327) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(327): truncated value with size 5 to match size of target (4)" {  } { { "som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599153733174 "|A10SoM_System|som_system:i0|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altera_merlin_axi_slave_ni.sv(564) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(564): truncated value with size 32 to match size of target (29)" {  } { { "som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599153733174 "|A10SoM_System|som_system:i0|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 altera_merlin_axi_slave_ni.sv(580) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(580): truncated value with size 5 to match size of target (4)" {  } { { "som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599153733175 "|A10SoM_System|som_system:i0|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 altera_merlin_axi_slave_ni.sv(714) " "Verilog HDL assignment warning at altera_merlin_axi_slave_ni.sv(714): truncated value with size 32 to match size of target (29)" {  } { { "som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" 714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599153733175 "|A10SoM_System|som_system:i0|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_axi_slave_ni:mux_ddr_0_altera_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_axi_slave_ni_180/synth/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_router_180_iv666ga som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_router_180_iv666ga:router " "Elaborating entity \"som_system_altera_merlin_router_180_iv666ga\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_router_180_iv666ga:router\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" "router" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_router_180_iv666ga_default_decode som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_router_180_iv666ga:router\|som_system_altera_merlin_router_180_iv666ga_default_decode:the_default_decode " "Elaborating entity \"som_system_altera_merlin_router_180_iv666ga_default_decode\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_router_180_iv666ga:router\|som_system_altera_merlin_router_180_iv666ga_default_decode:the_default_decode\"" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_iv666ga.sv" "the_default_decode" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_iv666ga.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_router_180_lxmadiq som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_router_180_lxmadiq:router_001 " "Elaborating entity \"som_system_altera_merlin_router_180_lxmadiq\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_router_180_lxmadiq:router_001\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" "router_001" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_router_180_lxmadiq_default_decode som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_router_180_lxmadiq:router_001\|som_system_altera_merlin_router_180_lxmadiq_default_decode:the_default_decode " "Elaborating entity \"som_system_altera_merlin_router_180_lxmadiq_default_decode\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_router_180_lxmadiq:router_001\|som_system_altera_merlin_router_180_lxmadiq_default_decode:the_default_decode\"" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_lxmadiq.sv" "the_default_decode" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_lxmadiq.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_router_180_dqbhvfa som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_router_180_dqbhvfa:router_002 " "Elaborating entity \"som_system_altera_merlin_router_180_dqbhvfa\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_router_180_dqbhvfa:router_002\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" "router_002" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" 538 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_router_180_dqbhvfa_default_decode som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_router_180_dqbhvfa:router_002\|som_system_altera_merlin_router_180_dqbhvfa_default_decode:the_default_decode " "Elaborating entity \"som_system_altera_merlin_router_180_dqbhvfa_default_decode\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_router_180_dqbhvfa:router_002\|som_system_altera_merlin_router_180_dqbhvfa_default_decode:the_default_decode\"" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_dqbhvfa.sv" "the_default_decode" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_dqbhvfa.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_router_180_goyglzq som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_router_180_goyglzq:router_003 " "Elaborating entity \"som_system_altera_merlin_router_180_goyglzq\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_router_180_goyglzq:router_003\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" "router_003" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_router_180_goyglzq_default_decode som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_router_180_goyglzq:router_003\|som_system_altera_merlin_router_180_goyglzq_default_decode:the_default_decode " "Elaborating entity \"som_system_altera_merlin_router_180_goyglzq_default_decode\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_router_180_goyglzq:router_003\|som_system_altera_merlin_router_180_goyglzq_default_decode:the_default_decode\"" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_goyglzq.sv" "the_default_decode" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_goyglzq.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" "mux_ddr_0_altera_axi_slave_wr_burst_adapter" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_burst_adapter:mux_ddr_0_altera_axi_slave_wr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_demultiplexer_180_oh2yaqq som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_demultiplexer_180_oh2yaqq:cmd_demux " "Elaborating entity \"som_system_altera_merlin_demultiplexer_180_oh2yaqq\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_demultiplexer_180_oh2yaqq:cmd_demux\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" "cmd_demux" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_multiplexer_180_zd5hm5y som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_multiplexer_180_zd5hm5y:cmd_mux " "Elaborating entity \"som_system_altera_merlin_multiplexer_180_zd5hm5y\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_multiplexer_180_zd5hm5y:cmd_mux\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" "cmd_mux" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_demultiplexer_180_x2ejjsa som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_demultiplexer_180_x2ejjsa:rsp_demux " "Elaborating entity \"som_system_altera_merlin_demultiplexer_180_x2ejjsa\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_demultiplexer_180_x2ejjsa:rsp_demux\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" "rsp_demux" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" 739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_multiplexer_180_ay6xe7y som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_multiplexer_180_ay6xe7y:rsp_mux " "Elaborating entity \"som_system_altera_merlin_multiplexer_180_ay6xe7y\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|som_system_altera_merlin_multiplexer_180_ay6xe7y:rsp_mux\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" "rsp_mux" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" 773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" "mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733733 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599153733736 "|A10SoM_System|som_system:i0|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599153733736 "|A10SoM_System|som_system:i0|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599153733736 "|A10SoM_System|som_system:i0|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_rsp_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "uncompressor" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" "mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733789 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599153733791 "|A10SoM_System|som_system:i0|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599153733791 "|A10SoM_System|som_system:i0|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_merlin_width_adapter:mux_ddr_0_altera_axi_slave_wr_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_width_adapter_180/synth/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" "crosser" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_2zdh4ci.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_2zdh4ci:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_st_handshake_clock_crosser_180/synth/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_mm_interconnect_180_g5k2ojy som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2 " "Elaborating entity \"som_system_altera_mm_interconnect_180_g5k2ojy\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\"" {  } { { "som_system/synth/som_system.vhd" "mm_interconnect_2" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 1869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153733933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_slave_translator:som_config_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_slave_translator:som_config_s1_translator\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" "som_config_s1_translator" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" "arria10_hps_0_h2f_lw_axi_master_agent" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_axi_master_ni:arria10_hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "som_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_axi_master_ni_180/synth/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_slave_agent:som_config_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_slave_agent:som_config_s1_agent\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" "som_config_s1_agent" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_slave_agent:som_config_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_slave_agent:som_config_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "som_system/altera_merlin_slave_agent_180/synth/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_slave_agent_180/synth/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_avalon_sc_fifo:som_config_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_avalon_sc_fifo:som_config_s1_agent_rsp_fifo\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" "som_config_s1_agent_rsp_fifo" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_avalon_sc_fifo:som_config_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_avalon_sc_fifo:som_config_s1_agent_rdata_fifo\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" "som_config_s1_agent_rdata_fifo" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_router_180_7q6ljiq som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|som_system_altera_merlin_router_180_7q6ljiq:router " "Elaborating entity \"som_system_altera_merlin_router_180_7q6ljiq\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|som_system_altera_merlin_router_180_7q6ljiq:router\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" "router" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_router_180_7q6ljiq_default_decode som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|som_system_altera_merlin_router_180_7q6ljiq:router\|som_system_altera_merlin_router_180_7q6ljiq_default_decode:the_default_decode " "Elaborating entity \"som_system_altera_merlin_router_180_7q6ljiq_default_decode\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|som_system_altera_merlin_router_180_7q6ljiq:router\|som_system_altera_merlin_router_180_7q6ljiq_default_decode:the_default_decode\"" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_7q6ljiq.sv" "the_default_decode" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_7q6ljiq.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_router_180_6yqffvy som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|som_system_altera_merlin_router_180_6yqffvy:router_002 " "Elaborating entity \"som_system_altera_merlin_router_180_6yqffvy\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|som_system_altera_merlin_router_180_6yqffvy:router_002\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" "router_002" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_router_180_6yqffvy_default_decode som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|som_system_altera_merlin_router_180_6yqffvy:router_002\|som_system_altera_merlin_router_180_6yqffvy_default_decode:the_default_decode " "Elaborating entity \"som_system_altera_merlin_router_180_6yqffvy_default_decode\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|som_system_altera_merlin_router_180_6yqffvy:router_002\|som_system_altera_merlin_router_180_6yqffvy_default_decode:the_default_decode\"" {  } { { "som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_6yqffvy.sv" "the_default_decode" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_router_180/synth/som_system_altera_merlin_router_180_6yqffvy.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_burst_adapter:som_config_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_burst_adapter:som_config_s1_burst_adapter\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" "som_config_s1_burst_adapter" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_burst_adapter:som_config_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_burst_adapter:som_config_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_burst_adapter:som_config_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_burst_adapter:som_config_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_burst_adapter:som_config_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_burst_adapter:som_config_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_burst_adapter:som_config_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_burst_adapter:som_config_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_burst_adapter:som_config_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|altera_merlin_burst_adapter:som_config_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_demultiplexer_180_bobv3li som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|som_system_altera_merlin_demultiplexer_180_bobv3li:cmd_demux " "Elaborating entity \"som_system_altera_merlin_demultiplexer_180_bobv3li\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|som_system_altera_merlin_demultiplexer_180_bobv3li:cmd_demux\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" "cmd_demux" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_multiplexer_180_aogbhry som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|som_system_altera_merlin_multiplexer_180_aogbhry:cmd_mux " "Elaborating entity \"som_system_altera_merlin_multiplexer_180_aogbhry\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|som_system_altera_merlin_multiplexer_180_aogbhry:cmd_mux\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" "cmd_mux" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_demultiplexer_180_uoxykti som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|som_system_altera_merlin_demultiplexer_180_uoxykti:rsp_demux " "Elaborating entity \"som_system_altera_merlin_demultiplexer_180_uoxykti\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|som_system_altera_merlin_demultiplexer_180_uoxykti:rsp_demux\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" "rsp_demux" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_merlin_multiplexer_180_27h65fa som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|som_system_altera_merlin_multiplexer_180_27h65fa:rsp_mux " "Elaborating entity \"som_system_altera_merlin_multiplexer_180_27h65fa\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|som_system_altera_merlin_multiplexer_180_27h65fa:rsp_mux\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" "rsp_mux" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_avalon_st_adapter_180_caevfly som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|som_system_altera_avalon_st_adapter_180_caevfly:avalon_st_adapter " "Elaborating entity \"som_system_altera_avalon_st_adapter_180_caevfly\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|som_system_altera_avalon_st_adapter_180_caevfly:avalon_st_adapter\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" "avalon_st_adapter" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_g5k2ojy.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_error_adapter_180_ww4pkiq som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|som_system_altera_avalon_st_adapter_180_caevfly:avalon_st_adapter\|som_system_error_adapter_180_ww4pkiq:error_adapter_0 " "Elaborating entity \"som_system_error_adapter_180_ww4pkiq\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_g5k2ojy:mm_interconnect_2\|som_system_altera_avalon_st_adapter_180_caevfly:avalon_st_adapter\|som_system_error_adapter_180_ww4pkiq:error_adapter_0\"" {  } { { "som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_caevfly.v" "error_adapter_0" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_caevfly.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_mm_interconnect_180_nzcyb6q som_system:i0\|som_system_altera_mm_interconnect_180_nzcyb6q:mm_interconnect_3 " "Elaborating entity \"som_system_altera_mm_interconnect_180_nzcyb6q\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_nzcyb6q:mm_interconnect_3\"" {  } { { "som_system/synth/som_system.vhd" "mm_interconnect_3" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 1918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator som_system:i0\|som_system_altera_mm_interconnect_180_nzcyb6q:mm_interconnect_3\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_nzcyb6q:mm_interconnect_3\|altera_merlin_master_translator:mm_clock_crossing_bridge_0_m0_translator\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_nzcyb6q.v" "mm_clock_crossing_bridge_0_m0_translator" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_nzcyb6q.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator som_system:i0\|som_system_altera_mm_interconnect_180_nzcyb6q:mm_interconnect_3\|altera_merlin_slave_translator:emif_0_ctrl_amm_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"som_system:i0\|som_system_altera_mm_interconnect_180_nzcyb6q:mm_interconnect_3\|altera_merlin_slave_translator:emif_0_ctrl_amm_0_translator\"" {  } { { "som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_nzcyb6q.v" "emif_0_ctrl_amm_0_translator" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_mm_interconnect_180/synth/som_system_altera_mm_interconnect_180_nzcyb6q.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_irq_mapper_180_vrecy4a som_system:i0\|som_system_altera_irq_mapper_180_vrecy4a:irq_mapper " "Elaborating entity \"som_system_altera_irq_mapper_180_vrecy4a\" for hierarchy \"som_system:i0\|som_system_altera_irq_mapper_180_vrecy4a:irq_mapper\"" {  } { { "som_system/synth/som_system.vhd" "irq_mapper" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 1943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_altera_avalon_st_adapter_180_bbxpcfy som_system:i0\|som_system_altera_avalon_st_adapter_180_bbxpcfy:avalon_st_adapter " "Elaborating entity \"som_system_altera_avalon_st_adapter_180_bbxpcfy\" for hierarchy \"som_system:i0\|som_system_altera_avalon_st_adapter_180_bbxpcfy:avalon_st_adapter\"" {  } { { "som_system/synth/som_system.vhd" "avalon_st_adapter" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 1957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_channel_adapter_180_agpsntq som_system:i0\|som_system_altera_avalon_st_adapter_180_bbxpcfy:avalon_st_adapter\|som_system_channel_adapter_180_agpsntq:channel_adapter_0 " "Elaborating entity \"som_system_channel_adapter_180_agpsntq\" for hierarchy \"som_system:i0\|som_system_altera_avalon_st_adapter_180_bbxpcfy:avalon_st_adapter\|som_system_channel_adapter_180_agpsntq:channel_adapter_0\"" {  } { { "som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_bbxpcfy.v" "channel_adapter_0" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_st_adapter_180/synth/som_system_altera_avalon_st_adapter_180_bbxpcfy.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734685 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel som_system_channel_adapter_180_agpsntq.sv(74) " "Verilog HDL or VHDL warning at som_system_channel_adapter_180_agpsntq.sv(74): object \"out_channel\" assigned a value but never read" {  } { { "som_system/channel_adapter_180/synth/som_system_channel_adapter_180_agpsntq.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/channel_adapter_180/synth/som_system_channel_adapter_180_agpsntq.sv" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599153734686 "|A10SoM_System|som_system:i0|som_system_altera_avalon_st_adapter_180_bbxpcfy:avalon_st_adapter|som_system_channel_adapter_180_agpsntq:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 som_system_channel_adapter_180_agpsntq.sv(84) " "Verilog HDL assignment warning at som_system_channel_adapter_180_agpsntq.sv(84): truncated value with size 2 to match size of target (1)" {  } { { "som_system/channel_adapter_180/synth/som_system_channel_adapter_180_agpsntq.sv" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/channel_adapter_180/synth/som_system_channel_adapter_180_agpsntq.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599153734686 "|A10SoM_System|som_system:i0|som_system_altera_avalon_st_adapter_180_bbxpcfy:avalon_st_adapter|som_system_channel_adapter_180_agpsntq:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_rst_controller som_system:i0\|som_system_rst_controller:rst_controller " "Elaborating entity \"som_system_rst_controller\" for hierarchy \"som_system:i0\|som_system_rst_controller:rst_controller\"" {  } { { "som_system/synth/som_system.vhd" "rst_controller" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 2019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734694 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req som_system_rst_controller.vhd(57) " "VHDL Signal Declaration warning at som_system_rst_controller.vhd(57): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "som_system/synth/som_system_rst_controller.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system_rst_controller.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153734694 "|A10SoM_System|som_system:i0|som_system_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "som_system_rst_controller_002 som_system:i0\|som_system_rst_controller_002:rst_controller_002 " "Elaborating entity \"som_system_rst_controller_002\" for hierarchy \"som_system:i0\|som_system_rst_controller_002:rst_controller_002\"" {  } { { "som_system/synth/som_system.vhd" "rst_controller_002" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system.vhd" 2149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734745 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req som_system_rst_controller_002.vhd(57) " "VHDL Signal Declaration warning at som_system_rst_controller_002.vhd(57): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "som_system/synth/som_system_rst_controller_002.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system_rst_controller_002.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153734747 "|A10SoM_System|som_system:i0|som_system_rst_controller_002:rst_controller_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller som_system:i0\|som_system_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"som_system:i0\|som_system_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\"" {  } { { "som_system/synth/som_system_rst_controller_002.vhd" "rst_controller_002" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/synth/som_system_rst_controller_002.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153734750 ""}
{ "Warning" "WSSC_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_TIMING_NETLIST" "" "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" {  } {  } 0 330000 "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" 0 0 "Analysis & Synthesis" 0 -1 1599153751339 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "som_system:i0\|som_system_altera_avalon_pio_180_z5a3aci:som_config\|bidir_port\[1\]~synth " "Converted tri-state buffer \"som_system:i0\|som_system_altera_avalon_pio_180_z5a3aci:som_config\|bidir_port\[1\]~synth\" feeding internal logic into a wire" {  } { { "som_system/altera_avalon_pio_180/synth/som_system_altera_avalon_pio_180_z5a3aci.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_pio_180/synth/som_system_altera_avalon_pio_180_z5a3aci.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1599153760636 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "som_system:i0\|som_system_altera_avalon_pio_180_z5a3aci:som_config\|bidir_port\[0\]~synth " "Converted tri-state buffer \"som_system:i0\|som_system_altera_avalon_pio_180_z5a3aci:som_config\|bidir_port\[0\]~synth\" feeding internal logic into a wire" {  } { { "som_system/altera_avalon_pio_180/synth/som_system_altera_avalon_pio_180_z5a3aci.v" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_avalon_pio_180/synth/som_system_altera_avalon_pio_180_z5a3aci.v" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 3 1599153760636 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 3 1599153760636 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 512 " "Parameter WIDTH_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 512 " "Parameter WIDTH_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 512 " "Parameter WIDTH_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 512 " "Parameter WIDTH_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 611 " "Parameter WIDTH_A set to 611" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 611 " "Parameter WIDTH_B set to 611" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1599153768112 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1599153768112 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1599153768112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153768155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 611 " "Parameter \"WIDTH_A\" = \"611\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 611 " "Parameter \"WIDTH_B\" = \"611\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768155 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599153768155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_75j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_75j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_75j1 " "Found entity 1: altsyncram_75j1" {  } { { "db/altsyncram_75j1.tdf" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/db/altsyncram_75j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153768292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153768292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153768324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"som_system:i0\|som_system_altera_mm_interconnect_180_d4sniia:mm_interconnect_0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_0_s0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 512 " "Parameter \"WIDTH_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 512 " "Parameter \"WIDTH_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768324 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599153768324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v1n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v1n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v1n1 " "Found entity 1: altsyncram_v1n1" {  } { { "db/altsyncram_v1n1.tdf" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/db/altsyncram_v1n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153768447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153768447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599153768476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"som_system:i0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_0\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 512 " "Parameter \"WIDTH_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 512 " "Parameter \"WIDTH_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1599153768476 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1599153768476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_85j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_85j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_85j1 " "Found entity 1: altsyncram_85j1" {  } { { "db/altsyncram_85j1.tdf" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/db/altsyncram_85j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599153768602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153768602 ""}
{ "Warning" "WSGN_CONFLICTING_OPTION_TOP" "" "Can't move assignments due to conflicting location assignments" { { "Warning" "WSGN_CONFLICTING_OPTION_SUB" "IO_STANDARD som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|mem_reset_n\[0\] 1.2-V hps_memory_mem_reset_n 1.2 V " "Assignment \"IO_STANDARD=1.2-V\" on location \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|mem_reset_n\[0\]\" cannot be moved to location \"hps_memory_mem_reset_n\" because it conflicts with existing assignment \"IO_STANDARD=1.2 V\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci.sv" "mem_reset_n\[0\]" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci.sv" 1523 -1 0 } }  } 0 12066 "Assignment \"%1!s!=%3!s!\" on location \"%2!s!\" cannot be moved to location \"%4!s!\" because it conflicts with existing assignment \"%1!s!=%5!s!\"" 0 0 "Design Software" 0 -1 1599153768893 ""} { "Warning" "WSGN_CONFLICTING_OPTION_SUB" "IO_STANDARD som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|mem_reset_n\[0\] 1.2-V FPGA_memory_mem1_reset_n 1.2 V " "Assignment \"IO_STANDARD=1.2-V\" on location \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|mem_reset_n\[0\]\" cannot be moved to location \"FPGA_memory_mem1_reset_n\" because it conflicts with existing assignment \"IO_STANDARD=1.2 V\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq.sv" "mem_reset_n\[0\]" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq.sv" 1523 -1 0 } }  } 0 12066 "Assignment \"%1!s!=%3!s!\" on location \"%2!s!\" cannot be moved to location \"%4!s!\" because it conflicts with existing assignment \"%1!s!=%5!s!\"" 0 0 "Design Software" 0 -1 1599153768893 ""} { "Warning" "WSGN_CONFLICTING_OPTION_SUB" "IO_STANDARD som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|oct_rzqin 1.2-V FPGA_memory_oct1_rzqin 1.2 V " "Assignment \"IO_STANDARD=1.2-V\" on location \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|oct_rzqin\" cannot be moved to location \"FPGA_memory_oct1_rzqin\" because it conflicts with existing assignment \"IO_STANDARD=1.2 V\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq.sv" "oct_rzqin" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq.sv" 1511 -1 0 } }  } 0 12066 "Assignment \"%1!s!=%3!s!\" on location \"%2!s!\" cannot be moved to location \"%4!s!\" because it conflicts with existing assignment \"%1!s!=%5!s!\"" 0 0 "Design Software" 0 -1 1599153768893 ""} { "Warning" "WSGN_CONFLICTING_OPTION_SUB" "IO_STANDARD som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|mem_alert_n\[0\] 1.2-V FPGA_memory_mem1_alert_n 1.2 V " "Assignment \"IO_STANDARD=1.2-V\" on location \"som_system:i0\|som_system_altera_emif_180_brz44ly:emif_0\|som_system_altera_emif_arch_nf_180_3nk2okq:arch\|mem_alert_n\[0\]\" cannot be moved to location \"FPGA_memory_mem1_alert_n\" because it conflicts with existing assignment \"IO_STANDARD=1.2 V\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq.sv" "mem_alert_n\[0\]" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_3nk2okq.sv" 1525 -1 0 } }  } 0 12066 "Assignment \"%1!s!=%3!s!\" on location \"%2!s!\" cannot be moved to location \"%4!s!\" because it conflicts with existing assignment \"%1!s!=%5!s!\"" 0 0 "Design Software" 0 -1 1599153768893 ""} { "Warning" "WSGN_CONFLICTING_OPTION_SUB" "IO_STANDARD som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|oct_rzqin 1.2-V hps_memory_oct_rzqin 1.2 V " "Assignment \"IO_STANDARD=1.2-V\" on location \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|oct_rzqin\" cannot be moved to location \"hps_memory_oct_rzqin\" because it conflicts with existing assignment \"IO_STANDARD=1.2 V\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci.sv" "oct_rzqin" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci.sv" 1511 -1 0 } }  } 0 12066 "Assignment \"%1!s!=%3!s!\" on location \"%2!s!\" cannot be moved to location \"%4!s!\" because it conflicts with existing assignment \"%1!s!=%5!s!\"" 0 0 "Design Software" 0 -1 1599153768893 ""} { "Warning" "WSGN_CONFLICTING_OPTION_SUB" "IO_STANDARD som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|mem_alert_n\[0\] 1.2-V hps_memory_mem_alert_n 1.2 V " "Assignment \"IO_STANDARD=1.2-V\" on location \"som_system:i0\|som_system_altera_emif_a10_hps_180_uhly6ia:emif_a10_hps_0\|som_system_altera_emif_arch_nf_180_qjbdqci:arch\|mem_alert_n\[0\]\" cannot be moved to location \"hps_memory_mem_alert_n\" because it conflicts with existing assignment \"IO_STANDARD=1.2 V\"" {  } { { "som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci.sv" "mem_alert_n\[0\]" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_emif_arch_nf_180/synth/som_system_altera_emif_arch_nf_180_qjbdqci.sv" 1525 -1 0 } }  } 0 12066 "Assignment \"%1!s!=%3!s!\" on location \"%2!s!\" cannot be moved to location \"%4!s!\" because it conflicts with existing assignment \"%1!s!=%5!s!\"" 0 0 "Design Software" 0 -1 1599153768893 ""}  } {  } 0 12065 "Can't move assignments due to conflicting location assignments" 0 0 "Analysis & Synthesis" 0 -1 1599153768893 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1599153769148 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_9\|cur_sdi_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_9\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769439 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_9\|bme_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_9\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769439 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_9\|mic_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_9\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769439 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|cur_sdi_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769440 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|bme_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769440 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|mic_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769440 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_8\|cur_sdi_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_8\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769442 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_8\|bme_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_8\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769442 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_8\|mic_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_8\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769442 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_7\|cur_sdi_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_7\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769443 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_7\|bme_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_7\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769443 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_7\|mic_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_7\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769443 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_6\|cur_sdi_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_6\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769444 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_6\|bme_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_6\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769444 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_6\|mic_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_6\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769445 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_5\|cur_sdi_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_5\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769445 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_5\|bme_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_5\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769445 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_5\|mic_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_5\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769446 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_4\|cur_sdi_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_4\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769446 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_4\|bme_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_4\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769446 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_4\|mic_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_4\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769447 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_3\|cur_sdi_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_3\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769447 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_3\|bme_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_3\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769447 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_3\|mic_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_3\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769448 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_2\|cur_sdi_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_2\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769448 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_2\|bme_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_2\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769448 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_2\|mic_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_2\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769449 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_15\|cur_sdi_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_15\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769449 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_15\|bme_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_15\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769450 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_15\|mic_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_15\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769450 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_14\|cur_sdi_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_14\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769450 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_14\|bme_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_14\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769451 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_14\|mic_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_14\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769451 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_13\|cur_sdi_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_13\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769451 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_13\|bme_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_13\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769452 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_13\|mic_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_13\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769452 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_4\|cur_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_4\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769452 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_4\|next_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_4\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769453 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_3\|cur_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_3\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769453 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_3\|next_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_3\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769454 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_2\|cur_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_2\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769454 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_2\|next_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_2\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769455 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_14\|cur_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_14\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769455 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_14\|next_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_14\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769455 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_12\|cur_sdi_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_12\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769455 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_12\|bme_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_12\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769456 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_12\|mic_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_12\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769456 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_11\|cur_sdi_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_11\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769456 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_11\|bme_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_11\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769457 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_11\|mic_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_11\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769457 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_10\|cur_sdi_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_10\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769457 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_10\|bme_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_10\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769458 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_10\|mic_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_10\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769458 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|cur_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769458 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|next_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769459 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|cur_sdi_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|cur_sdi_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 186 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769459 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|bme_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|bme_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 193 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769460 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|mic_valid_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_1\|mic_valid_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 200 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769460 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|cur_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769461 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|next_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_0\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769461 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_9\|cur_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_9\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769467 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_9\|next_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_9\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769468 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_8\|cur_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_8\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769469 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_8\|next_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_8\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769470 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_7\|cur_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_7\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769471 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_7\|next_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_7\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769472 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_6\|cur_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_6\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769473 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_6\|next_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_6\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769474 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_5\|cur_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_5\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769475 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_5\|next_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_5\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769476 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_15\|cur_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_15\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769477 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_15\|next_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_15\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769477 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_13\|cur_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_13\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769478 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_13\|next_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_13\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769478 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_12\|cur_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_12\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769479 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_12\|next_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_12\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769479 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_11\|cur_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_11\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769480 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_11\|next_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_11\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769480 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_10\|cur_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_10\|cur_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 176 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769481 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_10\|next_sdo_state " "State machine \"\|A10SoM_System\|som_system:i0\|FE_FPGA_Microphone_Encoder_Decoder:fe_fpga_microphone_encoder_decoder_10\|next_sdo_state\" will be implemented as a safe state machine." {  } { { "som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/FE_FPGA_Microphone_Encoder_Decoder_10/synth/FE_FPGA_Microphone_Encoder_Decoder.vhd" 177 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1599153769481 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDPHN_I2C_SCL " "bidirectional pin \"HDPHN_I2C_SCL\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 170 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HDPHN_I2C_SDA " "bidirectional pin \"HDPHN_I2C_SDA\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 171 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SCL " "bidirectional pin \"I2C_SCL\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 221 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDA " "bidirectional pin \"I2C_SDA\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 222 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[0\] " "bidirectional pin \"DB25_GPIO\[0\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[1\] " "bidirectional pin \"DB25_GPIO\[1\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[2\] " "bidirectional pin \"DB25_GPIO\[2\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[3\] " "bidirectional pin \"DB25_GPIO\[3\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[4\] " "bidirectional pin \"DB25_GPIO\[4\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[5\] " "bidirectional pin \"DB25_GPIO\[5\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[6\] " "bidirectional pin \"DB25_GPIO\[6\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[7\] " "bidirectional pin \"DB25_GPIO\[7\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[8\] " "bidirectional pin \"DB25_GPIO\[8\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[9\] " "bidirectional pin \"DB25_GPIO\[9\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[10\] " "bidirectional pin \"DB25_GPIO\[10\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[11\] " "bidirectional pin \"DB25_GPIO\[11\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[12\] " "bidirectional pin \"DB25_GPIO\[12\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[13\] " "bidirectional pin \"DB25_GPIO\[13\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[14\] " "bidirectional pin \"DB25_GPIO\[14\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[15\] " "bidirectional pin \"DB25_GPIO\[15\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[16\] " "bidirectional pin \"DB25_GPIO\[16\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DB25_GPIO\[17\] " "bidirectional pin \"DB25_GPIO\[17\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P3_GPIO\[0\] " "bidirectional pin \"P3_GPIO\[0\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P3_GPIO\[1\] " "bidirectional pin \"P3_GPIO\[1\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P3_GPIO\[2\] " "bidirectional pin \"P3_GPIO\[2\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "P3_GPIO\[3\] " "bidirectional pin \"P3_GPIO\[3\]\" has no driver" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 232 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1599153776421 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1599153776421 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDI\[0\] GND " "Pin \"AA_SDI\[0\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_SDI[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDI\[1\] GND " "Pin \"AA_SDI\[1\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_SDI[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDI\[2\] GND " "Pin \"AA_SDI\[2\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_SDI[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDI\[3\] GND " "Pin \"AA_SDI\[3\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_SDI[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDI\[4\] GND " "Pin \"AA_SDI\[4\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_SDI[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDI\[14\] GND " "Pin \"AA_SDI\[14\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_SDI[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDI\[5\] GND " "Pin \"AA_SDI\[5\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_SDI[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDI\[6\] GND " "Pin \"AA_SDI\[6\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_SDI[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDI\[7\] GND " "Pin \"AA_SDI\[7\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_SDI[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDI\[8\] GND " "Pin \"AA_SDI\[8\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_SDI[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDI\[9\] GND " "Pin \"AA_SDI\[9\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_SDI[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDI\[10\] GND " "Pin \"AA_SDI\[10\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_SDI[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDI\[11\] GND " "Pin \"AA_SDI\[11\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_SDI[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDI\[12\] GND " "Pin \"AA_SDI\[12\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_SDI[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDI\[13\] GND " "Pin \"AA_SDI\[13\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_SDI[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_SDI\[15\] GND " "Pin \"AA_SDI\[15\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 228 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_SDI[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD4020_EN VCC " "Pin \"AD4020_EN\" is stuck at VCC" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AD4020_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD5791_EN VCC " "Pin \"AD5791_EN\" is stuck at VCC" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AD5791_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSA_IN_EN_N GND " "Pin \"HSA_IN_EN_N\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|HSA_IN_EN_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSA_OUT_L_CLR_N VCC " "Pin \"HSA_OUT_L_CLR_N\" is stuck at VCC" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|HSA_OUT_L_CLR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSA_OUT_R_CLR_N VCC " "Pin \"HSA_OUT_R_CLR_N\" is stuck at VCC" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|HSA_OUT_R_CLR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSA_OUT_L_RESET_N GND " "Pin \"HSA_OUT_L_RESET_N\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 161 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|HSA_OUT_L_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSA_OUT_R_RESET_N GND " "Pin \"HSA_OUT_R_RESET_N\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|HSA_OUT_R_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HDPHN_PWR_OFF_N GND " "Pin \"HDPHN_PWR_OFF_N\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|HDPHN_PWR_OFF_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEPROM_WP GND " "Pin \"EEPROM_WP\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 176 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|EEPROM_WP"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_LED GND " "Pin \"FPGA_LED\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 178 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|FPGA_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_RESET GND " "Pin \"FPGA_RESET\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|FPGA_RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "FULL_SPEED_N GND " "Pin \"FULL_SPEED_N\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 180 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|FULL_SPEED_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "MSATA_A GND " "Pin \"MSATA_A\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 183 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|MSATA_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "MSATA_PWR_EN GND " "Pin \"MSATA_PWR_EN\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 185 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|MSATA_PWR_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD7768_CS_N GND " "Pin \"AD7768_CS_N\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AD7768_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD7768_DCLK GND " "Pin \"AD7768_DCLK\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AD7768_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD7768_EN GND " "Pin \"AD7768_EN\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AD7768_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD7768_MCLK GND " "Pin \"AD7768_MCLK\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 191 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AD7768_MCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD7768_RESET_N GND " "Pin \"AD7768_RESET_N\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 192 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AD7768_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD7768_SDI GND " "Pin \"AD7768_SDI\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 193 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AD7768_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD7768_SPI_SCK GND " "Pin \"AD7768_SPI_SCK\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AD7768_SPI_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD7768_SYNC_IN GND " "Pin \"AD7768_SYNC_IN\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AD7768_SYNC_IN"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_TX GND " "Pin \"FPGA_TX\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 200 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|FPGA_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "DB25_PWR_EN GND " "Pin \"DB25_PWR_EN\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 202 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|DB25_PWR_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_LED GND " "Pin \"GPIO_LED\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|GPIO_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD1939_PWR_EN GND " "Pin \"AD1939_PWR_EN\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AD1939_PWR_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD1939_RST_CODEC_N VCC " "Pin \"AD1939_RST_CODEC_N\" is stuck at VCC" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AD1939_RST_CODEC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD1939_SPI_MOSI GND " "Pin \"AD1939_SPI_MOSI\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AD1939_SPI_MOSI"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD1939_SPI_SCK GND " "Pin \"AD1939_SPI_SCK\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AD1939_SPI_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_12V0_EN\[0\] GND " "Pin \"AA_12V0_EN\[0\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_12V0_EN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_12V0_EN\[1\] GND " "Pin \"AA_12V0_EN\[1\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_12V0_EN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_12V0_EN\[2\] GND " "Pin \"AA_12V0_EN\[2\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_12V0_EN[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_12V0_EN\[3\] GND " "Pin \"AA_12V0_EN\[3\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 224 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_12V0_EN[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[0\] GND " "Pin \"AA_LVDS_EN_N\[0\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_LVDS_EN_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[1\] GND " "Pin \"AA_LVDS_EN_N\[1\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_LVDS_EN_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[2\] GND " "Pin \"AA_LVDS_EN_N\[2\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_LVDS_EN_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[3\] GND " "Pin \"AA_LVDS_EN_N\[3\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_LVDS_EN_N[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[4\] GND " "Pin \"AA_LVDS_EN_N\[4\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_LVDS_EN_N[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[5\] GND " "Pin \"AA_LVDS_EN_N\[5\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_LVDS_EN_N[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[6\] GND " "Pin \"AA_LVDS_EN_N\[6\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_LVDS_EN_N[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[7\] GND " "Pin \"AA_LVDS_EN_N\[7\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_LVDS_EN_N[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[8\] GND " "Pin \"AA_LVDS_EN_N\[8\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_LVDS_EN_N[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[9\] GND " "Pin \"AA_LVDS_EN_N\[9\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_LVDS_EN_N[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[10\] GND " "Pin \"AA_LVDS_EN_N\[10\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_LVDS_EN_N[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[11\] GND " "Pin \"AA_LVDS_EN_N\[11\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_LVDS_EN_N[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[12\] GND " "Pin \"AA_LVDS_EN_N\[12\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_LVDS_EN_N[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[13\] GND " "Pin \"AA_LVDS_EN_N\[13\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_LVDS_EN_N[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[14\] GND " "Pin \"AA_LVDS_EN_N\[14\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_LVDS_EN_N[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_LVDS_EN_N\[15\] GND " "Pin \"AA_LVDS_EN_N\[15\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_LVDS_EN_N[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_BANK_EN\[0\] GND " "Pin \"AA_BANK_EN\[0\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_BANK_EN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AA_BANK_EN\[1\] GND " "Pin \"AA_BANK_EN\[1\]\" is stuck at GND" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 225 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599153777546 "|A10SoM_System|AA_BANK_EN[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1599153777546 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5584 " "5584 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599153782636 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[4\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[4\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[5\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[5\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[6\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[6\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[7\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[7\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[8\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[8\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[9\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[9\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[10\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[10\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[11\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[11\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[12\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[12\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[13\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[13\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[14\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[14\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[15\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[15\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[16\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[16\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[17\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[17\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[18\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[18\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[19\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[19\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[20\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[20\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[21\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[21\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[22\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[22\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[23\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[23\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[24\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[24\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[25\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[25\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[26\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[26\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[27\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[27\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[28\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[28\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[29\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[29\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[30\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[30\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[31\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[31\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[32\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[32\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[33\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[33\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[34\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[34\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[35\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[35\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[36\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[36\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[37\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[37\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[38\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[38\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[39\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[39\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[40\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[40\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[41\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[41\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[42\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[42\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[43\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[43\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[44\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[44\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[45\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[45\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[46\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[46\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[47\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[47\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[48\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[48\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[49\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[49\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[50\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[50\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[51\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[51\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[52\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[52\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[53\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[53\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[54\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[54\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[55\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[55\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[56\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[56\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[57\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[57\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[58\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[58\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[59\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[59\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[60\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[60\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[61\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[61\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[62\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[62\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[63\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[63\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[64\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[64\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[65\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[65\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[66\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[66\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[67\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[67\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[68\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[68\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[69\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[69\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[70\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[70\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[71\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[71\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[72\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[72\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[73\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[73\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[74\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[74\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[75\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[75\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[76\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[76\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[77\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[77\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[78\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[78\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[79\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[79\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[80\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[80\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[81\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[81\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[82\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[82\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[83\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[83\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[84\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[84\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[85\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[85\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[86\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[86\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[87\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[87\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[88\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[88\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[89\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[89\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[90\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[90\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[91\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[91\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[92\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[92\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[93\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[93\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[94\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[94\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[95\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[95\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[96\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[96\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[97\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[97\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[98\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[98\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[99\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[99\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[100\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[100\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[101\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[101\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[102\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[102\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[103\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[103\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[104\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[104\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[105\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[105\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[106\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[106\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[107\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[107\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[108\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[108\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[109\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[109\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[110\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[110\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[111\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[111\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[112\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[112\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[113\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[113\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[114\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[114\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[115\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[115\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[116\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[116\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[117\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[117\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[118\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[118\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[119\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[119\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[120\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[120\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[121\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[121\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[122\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[122\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[123\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[123\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[124\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[124\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[125\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[125\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[126\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[126\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[127\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[127\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[4\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[4\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[5\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[5\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[6\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[6\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[7\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[7\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[8\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[8\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[9\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[9\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[10\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[10\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[11\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[11\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[12\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[12\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[13\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[13\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[14\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[14\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[15\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[15\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[16\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[16\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[17\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[17\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[18\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[18\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[19\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[19\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[20\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[20\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[21\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[21\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[22\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[22\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[23\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[23\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[24\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[24\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[25\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[25\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[26\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[26\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[27\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[27\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[28\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[28\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[29\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[29\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[30\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[30\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[31\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[31\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_valid_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_valid_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:b_ready_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:b_ready_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_last_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_last_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:_w_valid_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:_w_valid_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:r_ready_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:r_ready_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[2\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[2\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[3\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[3\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[4\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[4\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[5\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[5\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[6\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[6\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[7\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[7\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[8\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[8\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[9\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[9\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[10\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[10\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[11\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[11\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[12\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[12\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[13\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[13\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[14\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[14\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[15\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[15\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[16\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[16\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[17\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[17\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[18\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[18\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[19\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[19\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[20\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[20\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[21\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[21\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[22\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[22\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[23\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[23\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[24\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[24\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[25\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[25\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[26\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[26\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[27\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[27\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[28\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[28\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[29\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[29\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[30\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[30\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[31\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[31\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[2\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[2\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[3\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[3\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[4\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[4\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[5\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[5\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[6\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[6\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[7\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[7\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[8\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[8\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[9\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[9\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[10\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[10\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[11\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[11\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[12\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[12\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[13\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[13\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[14\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[14\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[15\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[15\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[2\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[2\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[3\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[3\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[4\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[4\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[5\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[5\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[6\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[6\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[7\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[7\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[8\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[8\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[9\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[9\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[10\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[10\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[11\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[11\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[12\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[12\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[13\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[13\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[14\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[14\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[15\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[15\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[16\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[16\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[17\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[17\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[18\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[18\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[19\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[19\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[20\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[20\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[21\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[21\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[22\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[22\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[23\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[23\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[24\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[24\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[25\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[25\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[26\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[26\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[27\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[27\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[28\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[28\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[29\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[29\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[30\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[30\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[31\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[31\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[32\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[32\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[33\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[33\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[34\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[34\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[35\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[35\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[36\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[36\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[37\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[37\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[38\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[38\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[39\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[39\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[40\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[40\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[41\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[41\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[42\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[42\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[43\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[43\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[44\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[44\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[45\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[45\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[46\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[46\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[47\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[47\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[48\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[48\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[49\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[49\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[50\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[50\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[51\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[51\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[52\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[52\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[53\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[53\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[54\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[54\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[55\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[55\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[56\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[56\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[57\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[57\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[58\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[58\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[59\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[59\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[60\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[60\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[61\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[61\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[62\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[62\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[63\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[63\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[64\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[64\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[65\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[65\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[66\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[66\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[67\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[67\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[68\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[68\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[69\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[69\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[70\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[70\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[71\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[71\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[72\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[72\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[73\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[73\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[74\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[74\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[75\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[75\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[76\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[76\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[77\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[77\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[78\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[78\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[79\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[79\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[80\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[80\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[81\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[81\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[82\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[82\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[83\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[83\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[84\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[84\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[85\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[85\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[86\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[86\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[87\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[87\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[88\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[88\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[89\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[89\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[90\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[90\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[91\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[91\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[92\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[92\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[93\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[93\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[94\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[94\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[95\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[95\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[96\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[96\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[97\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[97\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[98\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[98\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[99\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[99\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[100\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[100\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[101\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[101\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[102\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[102\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[103\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[103\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[104\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[104\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[105\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[105\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[106\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[106\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[107\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[107\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[108\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[108\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[109\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[109\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[110\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[110\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[111\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[111\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[112\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[112\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[113\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[113\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[114\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[114\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[115\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[115\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[116\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[116\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[117\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[117\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[118\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[118\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[119\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[119\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[120\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[120\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[121\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[121\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[122\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[122\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[123\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[123\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[124\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[124\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[125\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[125\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[126\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[126\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[127\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[127\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[2\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[2\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[3\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[3\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[2\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[2\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[3\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[3\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[2\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[2\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[3\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[3\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[2\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[2\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[2\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[2\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[3\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[3\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[2\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[2\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[2\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[2\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[3\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[3\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[2\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[2\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[2\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[2\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[3\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[3\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[4\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[4\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[2\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[2\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[3\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[3\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[2\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[2\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[3\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[3\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[2\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[2\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[2\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[2\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[3\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[3\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[4\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[4\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[0\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[0\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[1\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[1\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[2\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[2\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[3\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[3\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[4\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[4\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[5\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[5\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[6\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[6\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[7\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[7\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[8\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[8\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[9\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[9\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[10\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[10\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[11\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[11\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[12\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[12\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[13\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[13\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[14\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[14\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[15\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[15\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[16\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[16\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[17\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[17\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[18\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[18\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[19\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[19\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[20\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[20\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[21\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[21\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[22\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[22\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[23\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[23\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[24\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[24\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[25\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[25\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[26\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[26\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[27\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[27\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[28\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[28\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[29\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[29\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[30\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[30\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[31\].connect\[4\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[31\].connect\[4\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[3\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[4\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[4\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[5\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[5\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[6\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[6\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[7\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[7\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[8\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[8\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[9\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[9\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[10\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[10\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[11\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[11\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[12\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[12\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[13\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[13\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[14\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[14\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[15\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[15\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[16\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[16\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[17\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[17\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[18\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[18\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[19\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[19\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[20\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[20\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[21\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[21\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[22\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[22\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[23\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[23\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[24\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[24\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[25\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[25\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[26\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[26\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[27\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[27\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[28\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[28\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[29\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[29\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[30\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[30\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[31\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[31\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[4\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[4\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[4\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[4\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[5\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[5\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[6\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[6\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[7\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[7\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[8\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[8\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[9\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[9\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[10\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[10\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[11\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[11\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[12\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[12\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[13\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[13\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[14\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[14\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[15\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[15\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[16\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[16\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[17\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[17\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[18\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[18\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[19\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[19\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[20\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[20\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[21\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[21\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[22\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[22\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[23\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[23\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[24\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[24\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[25\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[25\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[26\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[26\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[27\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[27\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[28\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[28\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[29\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[29\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[30\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[30\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[31\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[31\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[4\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[4\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[4\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[4\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[5\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[5\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[6\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[6\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[7\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[7\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[8\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[8\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[9\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[9\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[10\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[10\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[11\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[11\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[12\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[12\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[13\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[13\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[14\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[14\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[15\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[15\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[16\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[16\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[17\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[17\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[18\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[18\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[19\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[19\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[20\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[20\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[21\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[21\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[22\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[22\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[23\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[23\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[24\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[24\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[25\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[25\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[26\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[26\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[27\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[27\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[28\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[28\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[29\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[29\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[30\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[30\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[31\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[31\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[32\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[32\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[33\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[33\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[34\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[34\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[35\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[35\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[36\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[36\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[37\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[37\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[38\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[38\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[39\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[39\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[40\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[40\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[41\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[41\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[42\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[42\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[43\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[43\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[44\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[44\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[45\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[45\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[46\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[46\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[47\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[47\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[48\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[48\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[49\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[49\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[50\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[50\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[51\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[51\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[52\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[52\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[53\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[53\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[54\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[54\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[55\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[55\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[56\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[56\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[57\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[57\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[58\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[58\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[59\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[59\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[60\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[60\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[61\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[61\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[62\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[62\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[63\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[63\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[64\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[64\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[65\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[65\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[66\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[66\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[67\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[67\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[68\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[68\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[69\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[69\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[70\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[70\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[71\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[71\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[72\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[72\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[73\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[73\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[74\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[74\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[75\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[75\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[76\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[76\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[77\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[77\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[78\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[78\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[79\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[79\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[80\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[80\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[81\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[81\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[82\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[82\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[83\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[83\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[84\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[84\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[85\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[85\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[86\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[86\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[87\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[87\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[88\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[88\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[89\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[89\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[90\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[90\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[91\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[91\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[92\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[92\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[93\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[93\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[94\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[94\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[95\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[95\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[96\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[96\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[97\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[97\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[98\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[98\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[99\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[99\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[100\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[100\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[101\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[101\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[102\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[102\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[103\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[103\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[104\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[104\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[105\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[105\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[106\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[106\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[107\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[107\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[108\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[108\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[109\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[109\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[110\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[110\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[111\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[111\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[112\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[112\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[113\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[113\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[114\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[114\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[115\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[115\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[116\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[116\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[117\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[117\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[118\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[118\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[119\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[119\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[120\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[120\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[121\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[121\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[122\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[122\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[123\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[123\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[124\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[124\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[125\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[125\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[126\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[126\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[127\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[127\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[4\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[4\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[5\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[5\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[6\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[6\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[7\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[7\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[8\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[8\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[9\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[9\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[10\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[10\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[11\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[11\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[12\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[12\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[13\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[13\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[14\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[14\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[15\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[15\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[16\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[16\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[17\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[17\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[18\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[18\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[19\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[19\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[20\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[20\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[21\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[21\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[22\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[22\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[23\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[23\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[24\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[24\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[25\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[25\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[26\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[26\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[27\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[27\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[28\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[28\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[29\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[29\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[30\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[30\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[31\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[31\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[32\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[32\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[33\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[33\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[34\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[34\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[35\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[35\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[36\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[36\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[37\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[37\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[38\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[38\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[39\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[39\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[40\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[40\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[41\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[41\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[42\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[42\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[43\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[43\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[44\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[44\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[45\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[45\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[46\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[46\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[47\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[47\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[48\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[48\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[49\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[49\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[50\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[50\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[51\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[51\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[52\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[52\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[53\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[53\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[54\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[54\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[55\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[55\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[56\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[56\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[57\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[57\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[58\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[58\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[59\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[59\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[60\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[60\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[61\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[61\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[62\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[62\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[63\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[63\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[64\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[64\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[65\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[65\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[66\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[66\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[67\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[67\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[68\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[68\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[69\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[69\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[70\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[70\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[71\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[71\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[72\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[72\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[73\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[73\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[74\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[74\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[75\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[75\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[76\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[76\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[77\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[77\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[78\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[78\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[79\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[79\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[80\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[80\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[81\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[81\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[82\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[82\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[83\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[83\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[84\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[84\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[85\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[85\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[86\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[86\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[87\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[87\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[88\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[88\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[89\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[89\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[90\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[90\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[91\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[91\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[92\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[92\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[93\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[93\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[94\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[94\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[95\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[95\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[96\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[96\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[97\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[97\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[98\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[98\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[99\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[99\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[100\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[100\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[101\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[101\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[102\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[102\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[103\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[103\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[104\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[104\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[105\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[105\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[106\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[106\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[107\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[107\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[108\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[108\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[109\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[109\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[110\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[110\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[111\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[111\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[112\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[112\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[113\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[113\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[114\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[114\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[115\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[115\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[116\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[116\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[117\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[117\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[118\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[118\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[119\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[119\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[120\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[120\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[121\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[121\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[122\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[122\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[123\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[123\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[124\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[124\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[125\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[125\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[126\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[126\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[127\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[127\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[4\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[4\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[5\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[5\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[6\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[6\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[7\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[7\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[8\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[8\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[9\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[9\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[10\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[10\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[11\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[11\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[12\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[12\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[13\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[13\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[14\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[14\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[15\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[15\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[16\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[16\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[17\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[17\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[18\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[18\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[19\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[19\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[20\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[20\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[21\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[21\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[22\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[22\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[23\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[23\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[24\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[24\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[25\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[25\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[26\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[26\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[27\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[27\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[28\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[28\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[29\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[29\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[30\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[30\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[31\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[31\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_valid_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_valid_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:b_ready_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:b_ready_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_last_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_last_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:_w_valid_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:_w_valid_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:r_ready_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:r_ready_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[4\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[4\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[5\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[5\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[6\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[6\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[7\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[7\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[8\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[8\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[9\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[9\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[10\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[10\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[11\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[11\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[12\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[12\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[13\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[13\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[14\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[14\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[15\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[15\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[16\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[16\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[17\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[17\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[18\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[18\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[19\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[19\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[20\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[20\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[21\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[21\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[22\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[22\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[23\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[23\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[24\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[24\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[25\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[25\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[26\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[26\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[27\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[27\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[28\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[28\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[29\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[29\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[30\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[30\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[31\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[31\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[4\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[4\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[5\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[5\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[6\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[6\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[7\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[7\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[8\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[8\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[9\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[9\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[10\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[10\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[11\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[11\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[12\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[12\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[13\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[13\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[14\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[14\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[15\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[15\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[4\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[4\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[5\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[5\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[6\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[6\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[7\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[7\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[8\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[8\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[9\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[9\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[10\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[10\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[11\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[11\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[12\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[12\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[13\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[13\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[14\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[14\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[15\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[15\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[16\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[16\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[17\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[17\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[18\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[18\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[19\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[19\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[20\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[20\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[21\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[21\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[22\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[22\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[23\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[23\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[24\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[24\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[25\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[25\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[26\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[26\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[27\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[27\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[28\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[28\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[29\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[29\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[30\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[30\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[31\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[31\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[32\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[32\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[33\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[33\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[34\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[34\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[35\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[35\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[36\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[36\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[37\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[37\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[38\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[38\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[39\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[39\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[40\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[40\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[41\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[41\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[42\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[42\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[43\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[43\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[44\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[44\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[45\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[45\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[46\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[46\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[47\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[47\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[48\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[48\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[49\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[49\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[50\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[50\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[51\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[51\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[52\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[52\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[53\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[53\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[54\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[54\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[55\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[55\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[56\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[56\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[57\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[57\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[58\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[58\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[59\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[59\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[60\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[60\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[61\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[61\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[62\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[62\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[63\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[63\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[64\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[64\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[65\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[65\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[66\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[66\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[67\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[67\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[68\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[68\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[69\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[69\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[70\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[70\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[71\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[71\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[72\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[72\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[73\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[73\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[74\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[74\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[75\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[75\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[76\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[76\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[77\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[77\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[78\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[78\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[79\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[79\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[80\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[80\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[81\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[81\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[82\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[82\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[83\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[83\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[84\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[84\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[85\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[85\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[86\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[86\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[87\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[87\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[88\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[88\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[89\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[89\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[90\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[90\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[91\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[91\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[92\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[92\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[93\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[93\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[94\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[94\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[95\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[95\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[96\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[96\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[97\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[97\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[98\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[98\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[99\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[99\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[100\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[100\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[101\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[101\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[102\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[102\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[103\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[103\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[104\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[104\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[105\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[105\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[106\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[106\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[107\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[107\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[108\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[108\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[109\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[109\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[110\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[110\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[111\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[111\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[112\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[112\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[113\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[113\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[114\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[114\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[115\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[115\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[116\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[116\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[117\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[117\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[118\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[118\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[119\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[119\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[120\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[120\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[121\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[121\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[122\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[122\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[123\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[123\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[124\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[124\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[125\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[125\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[126\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[126\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[127\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[127\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[4\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[4\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[4\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[4\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[0\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[0\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[1\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[1\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[2\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[2\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[3\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[3\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[4\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[4\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[5\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[5\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[6\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[6\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[7\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[7\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[8\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[8\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[9\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[9\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[10\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[10\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[11\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[11\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[12\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[12\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[13\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[13\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[14\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[14\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[15\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[15\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[16\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[16\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[17\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[17\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[18\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[18\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[19\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[19\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[20\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[20\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[21\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[21\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[22\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[22\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[23\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[23\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[24\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[24\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[25\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[25\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[26\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[26\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[27\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[27\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[28\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[28\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[29\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[29\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[30\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[30\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[31\].connect\[3\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[31\].connect\[3\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[2\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[4\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[4\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[5\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[5\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[6\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[6\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[7\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[7\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[8\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[8\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[9\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[9\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[10\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[10\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[11\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[11\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[12\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[12\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[13\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[13\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[14\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[14\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[15\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[15\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[16\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[16\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[17\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[17\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[18\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[18\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[19\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[19\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[20\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[20\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[21\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[21\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[22\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[22\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[23\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[23\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[24\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[24\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[25\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[25\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[26\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[26\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[27\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[27\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[28\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[28\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[29\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[29\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[30\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[30\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[31\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[31\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[4\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[4\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[4\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[4\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[5\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[5\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[6\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[6\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[7\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[7\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[8\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[8\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[9\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[9\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[10\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[10\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[11\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[11\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[12\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[12\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[13\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[13\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[14\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[14\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[15\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[15\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[16\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[16\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[17\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[17\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[18\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[18\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[19\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[19\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[20\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[20\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[21\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[21\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[22\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[22\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[23\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[23\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[24\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[24\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[25\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[25\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[26\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[26\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[27\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[27\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[28\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[28\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[29\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[29\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[30\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[30\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[31\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[31\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[4\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[4\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[4\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[4\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[5\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[5\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[6\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[6\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[7\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[7\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[8\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[8\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[9\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[9\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[10\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[10\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[11\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[11\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[12\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[12\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[13\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[13\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[14\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[14\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[15\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[15\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[16\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[16\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[17\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[17\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[18\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[18\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[19\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[19\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[20\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[20\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[21\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[21\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[22\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[22\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[23\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[23\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[24\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[24\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[25\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[25\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[26\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[26\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[27\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[27\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[28\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[28\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[29\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[29\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[30\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[30\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[31\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[31\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[32\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[32\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[33\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[33\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[34\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[34\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[35\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[35\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[36\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[36\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[37\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[37\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[38\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[38\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[39\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[39\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[40\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[40\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[41\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[41\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[42\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[42\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[43\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[43\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[44\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[44\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[45\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[45\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[46\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[46\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[47\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[47\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[48\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[48\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[49\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[49\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[50\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[50\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[51\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[51\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[52\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[52\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[53\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[53\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[54\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[54\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[55\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[55\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[56\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[56\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[57\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[57\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[58\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[58\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[59\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[59\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[60\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[60\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[61\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[61\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[62\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[62\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[63\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[63\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[64\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[64\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[65\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[65\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[66\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[66\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[67\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[67\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[68\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[68\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[69\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[69\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[70\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[70\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[71\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[71\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[72\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[72\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[73\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[73\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[74\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[74\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[75\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[75\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[76\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[76\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[77\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[77\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[78\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[78\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[79\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[79\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[80\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[80\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[81\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[81\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[82\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[82\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[83\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[83\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[84\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[84\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[85\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[85\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[86\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[86\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[87\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[87\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[88\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[88\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[89\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[89\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[90\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[90\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[91\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[91\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[92\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[92\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[93\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[93\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[94\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[94\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[95\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[95\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[96\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[96\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[97\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[97\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[98\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[98\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[99\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[99\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[100\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[100\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[101\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[101\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[102\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[102\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[103\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[103\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[104\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[104\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[105\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[105\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[106\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[106\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[107\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[107\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[108\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[108\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[109\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[109\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[110\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[110\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[111\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[111\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[112\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[112\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[113\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[113\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[114\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[114\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[115\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[115\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[116\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[116\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[117\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[117\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[118\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[118\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[119\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[119\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[120\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[120\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[121\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[121\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[122\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[122\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[123\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[123\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[124\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[124\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[125\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[125\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[126\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[126\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[127\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[127\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:b_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[4\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[4\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[5\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[5\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[6\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[6\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[7\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[7\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[8\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[8\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[9\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[9\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[10\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[10\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[11\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[11\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[12\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[12\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[13\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[13\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[14\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[14\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[15\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[15\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[16\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[16\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[17\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[17\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[18\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[18\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[19\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[19\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[20\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[20\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[21\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[21\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[22\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[22\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[23\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[23\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[24\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[24\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[25\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[25\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[26\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[26\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[27\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[27\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[28\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[28\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[29\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[29\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[30\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[30\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[31\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[31\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[32\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[32\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[33\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[33\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[34\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[34\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[35\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[35\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[36\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[36\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[37\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[37\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[38\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[38\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[39\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[39\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[40\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[40\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[41\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[41\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[42\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[42\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[43\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[43\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[44\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[44\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[45\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[45\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[46\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[46\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[47\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[47\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[48\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[48\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[49\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[49\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[50\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[50\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[51\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[51\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[52\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[52\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[53\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[53\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[54\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[54\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[55\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[55\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[56\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[56\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[57\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[57\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[58\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[58\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[59\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[59\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[60\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[60\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[61\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[61\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[62\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[62\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[63\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[63\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[64\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[64\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[65\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[65\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[66\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[66\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[67\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[67\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[68\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[68\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[69\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[69\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[70\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[70\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[71\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[71\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[72\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[72\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[73\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[73\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[74\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[74\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[75\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[75\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[76\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[76\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[77\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[77\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[78\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[78\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[79\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[79\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[80\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[80\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[81\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[81\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[82\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[82\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[83\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[83\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[84\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[84\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[85\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[85\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[86\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[86\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[87\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[87\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[88\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[88\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[89\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[89\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[90\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[90\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[91\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[91\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[92\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[92\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[93\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[93\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[94\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[94\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[95\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[95\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[96\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[96\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[97\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[97\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[98\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[98\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[99\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[99\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[100\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[100\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[101\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[101\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[102\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[102\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[103\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[103\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[104\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[104\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[105\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[105\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[106\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[106\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[107\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[107\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[108\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[108\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[109\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[109\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[110\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[110\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[111\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[111\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[112\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[112\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[113\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[113\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[114\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[114\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[115\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[115\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[116\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[116\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[117\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[117\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[118\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[118\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[119\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[119\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[120\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[120\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[121\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[121\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[122\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[122\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[123\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[123\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[124\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[124\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[125\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[125\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[126\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[126\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[127\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:rdata_alen\|dataw\[127\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga:hps2fpga\|alentar:r_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:b_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[4\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[4\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[5\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[5\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[6\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[6\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[7\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[7\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[8\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[8\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[9\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[9\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[10\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[10\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[11\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[11\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[12\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[12\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[13\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[13\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[14\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[14\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[15\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[15\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[16\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[16\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[17\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[17\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[18\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[18\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[19\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[19\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[20\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[20\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[21\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[21\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[22\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[22\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[23\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[23\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[24\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[24\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[25\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[25\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[26\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[26\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[27\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[27\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[28\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[28\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[29\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[29\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[30\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[30\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[31\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:rdata_alen\|dataw\[31\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight\|alentar:r_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_valid_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_valid_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:b_ready_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:b_ready_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_last_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_last_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:_w_valid_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:_w_valid_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:r_ready_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:r_ready_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[4\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[4\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[5\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[5\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[6\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[6\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[7\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[7\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[8\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[8\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[9\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[9\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[10\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[10\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[11\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[11\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[12\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[12\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[13\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[13\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[14\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[14\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[15\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[15\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[16\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[16\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[17\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[17\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[18\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[18\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[19\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[19\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[20\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[20\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[21\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[21\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[22\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[22\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[23\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[23\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[24\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[24\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[25\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[25\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[26\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[26\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[27\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[27\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[28\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[28\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[29\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[29\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[30\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[30\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[31\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[31\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[4\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[4\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[5\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[5\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[6\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[6\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[7\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[7\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[8\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[8\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[9\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[9\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[10\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[10\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[11\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[11\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[12\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[12\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[13\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[13\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[14\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[14\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[15\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[15\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[4\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[4\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[5\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[5\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[6\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[6\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[7\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[7\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[8\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[8\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[9\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[9\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[10\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[10\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[11\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[11\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[12\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[12\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[13\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[13\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[14\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[14\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[15\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[15\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[16\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[16\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[17\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[17\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[18\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[18\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[19\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[19\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[20\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[20\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[21\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[21\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[22\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[22\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[23\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[23\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[24\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[24\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[25\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[25\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[26\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[26\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[27\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[27\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[28\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[28\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[29\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[29\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[30\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[30\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[31\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[31\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[32\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[32\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[33\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[33\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[34\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[34\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[35\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[35\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[36\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[36\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[37\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[37\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[38\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[38\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[39\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[39\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[40\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[40\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[41\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[41\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[42\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[42\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[43\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[43\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[44\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[44\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[45\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[45\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[46\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[46\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[47\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[47\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[48\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[48\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[49\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[49\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[50\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[50\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[51\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[51\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[52\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[52\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[53\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[53\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[54\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[54\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[55\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[55\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[56\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[56\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[57\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[57\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[58\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[58\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[59\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[59\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[60\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[60\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[61\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[61\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[62\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[62\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[63\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[63\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[64\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[64\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[65\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[65\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[66\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[66\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[67\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[67\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[68\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[68\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[69\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[69\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[70\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[70\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[71\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[71\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[72\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[72\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[73\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[73\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[74\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[74\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[75\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[75\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[76\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[76\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[77\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[77\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[78\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[78\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[79\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[79\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[80\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[80\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[81\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[81\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[82\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[82\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[83\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[83\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[84\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[84\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[85\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[85\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[86\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[86\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[87\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[87\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[88\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[88\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[89\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[89\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[90\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[90\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[91\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[91\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[92\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[92\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[93\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[93\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[94\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[94\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[95\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[95\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[96\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[96\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[97\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[97\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[98\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[98\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[99\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[99\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[100\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[100\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[101\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[101\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[102\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[102\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[103\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[103\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[104\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[104\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[105\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[105\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[106\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[106\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[107\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[107\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[108\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[108\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[109\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[109\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[110\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[110\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[111\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[111\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[112\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[112\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[113\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[113\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[114\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[114\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[115\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[115\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[116\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[116\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[117\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[117\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[118\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[118\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[119\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[119\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[120\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[120\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[121\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[121\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[122\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[122\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[123\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[123\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[124\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[124\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[125\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[125\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[126\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[126\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[127\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[127\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[4\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[4\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[4\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[4\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[0\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[0\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[1\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[1\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[2\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[2\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[3\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[3\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[4\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[4\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[5\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[5\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[6\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[6\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[7\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[7\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[8\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[8\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[9\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[9\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[10\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[10\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[11\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[11\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[12\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[12\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[13\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[13\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[14\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[14\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[15\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[15\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[16\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[16\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[17\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[17\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[18\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[18\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[19\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[19\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[20\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[20\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[21\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[21\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[22\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[22\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[23\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[23\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[24\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[24\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[25\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[25\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[26\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[26\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[27\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[27\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[28\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[28\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[29\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[29\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[30\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[30\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[31\].connect\[2\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[31\].connect\[2\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[1\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[4\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[4\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[5\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[5\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[6\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[6\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[7\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[7\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[8\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[8\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[9\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[9\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[10\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[10\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[11\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[11\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[12\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[12\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[13\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[13\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[14\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[14\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[15\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[15\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[16\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[16\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[17\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[17\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[18\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[18\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[19\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[19\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[20\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[20\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[21\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[21\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[22\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[22\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[23\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[23\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[24\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[24\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[25\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[25\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[26\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[26\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[27\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[27\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[28\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[28\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[29\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[29\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[30\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[30\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[31\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:araddr_alen\|dataw\[31\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_cache_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_len_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[4\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:ar_ar_user\|dataw\[4\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[4\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[4\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[5\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[5\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[6\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[6\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[7\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[7\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[8\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[8\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[9\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[9\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[10\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[10\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[11\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[11\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[12\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[12\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[13\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[13\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[14\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[14\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[15\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[15\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[16\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[16\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[17\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[17\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[18\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[18\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[19\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[19\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[20\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[20\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[21\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[21\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[22\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[22\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[23\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[23\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[24\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[24\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[25\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[25\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[26\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[26\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[27\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[27\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[28\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[28\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[29\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[29\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[30\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[30\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[31\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:awaddr_alen\|dataw\[31\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_cache_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_len_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[4\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:aw_ar_user\|dataw\[4\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[4\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[4\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[5\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[5\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[6\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[6\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[7\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[7\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[8\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[8\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[9\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[9\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[10\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[10\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[11\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[11\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[12\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[12\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[13\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[13\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[14\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[14\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[15\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[15\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[16\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[16\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[17\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[17\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[18\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[18\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[19\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[19\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[20\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[20\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[21\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[21\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[22\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[22\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[23\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[23\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[24\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[24\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[25\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[25\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[26\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[26\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[27\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[27\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[28\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[28\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[29\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[29\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[30\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[30\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[31\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[31\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[32\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[32\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[33\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[33\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[34\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[34\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[35\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[35\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[36\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[36\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[37\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[37\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[38\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[38\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[39\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[39\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[40\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[40\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[41\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[41\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[42\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[42\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[43\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[43\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[44\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[44\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[45\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[45\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[46\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[46\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[47\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[47\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[48\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[48\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[49\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[49\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[50\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[50\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[51\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[51\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[52\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[52\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[53\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[53\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[54\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[54\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[55\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[55\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[56\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[56\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[57\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[57\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[58\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[58\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[59\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[59\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[60\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[60\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[61\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[61\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[62\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[62\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[63\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[63\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[64\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[64\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[65\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[65\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[66\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[66\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[67\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[67\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[68\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[68\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[69\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[69\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[70\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[70\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[71\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[71\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[72\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[72\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[73\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[73\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[74\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[74\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[75\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[75\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[76\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[76\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[77\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[77\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[78\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[78\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[79\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[79\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[80\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[80\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[81\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[81\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[82\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[82\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[83\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[83\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[84\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[84\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[85\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[85\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[86\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[86\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[87\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[87\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[88\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[88\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[89\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[89\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[90\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[90\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[91\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[91\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[92\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[92\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[93\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[93\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[94\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[94\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[95\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[95\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[96\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[96\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[97\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[97\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[98\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[98\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[99\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[99\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[100\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[100\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[101\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[101\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[102\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[102\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[103\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[103\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[104\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[104\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[105\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[105\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[106\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[106\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[107\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[107\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[108\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[108\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[109\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[109\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[110\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[110\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[111\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[111\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[112\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[112\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[113\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[113\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[114\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[114\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[115\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[115\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[116\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[116\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[117\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[117\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[118\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[118\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[119\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[119\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[120\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[120\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[121\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[121\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[122\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[122\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[123\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[123\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[124\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[124\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[125\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[125\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[126\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[126\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[127\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:wdata_alen\|dataw\[127\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_interface_fpga2hps:fpga2hps\|alentar:w_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_valid_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_valid_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_valid_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:b_ready_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:b_ready_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_last_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_last_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:_w_valid_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:_w_valid_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:r_ready_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:r_ready_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[4\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[4\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[5\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[5\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[6\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[6\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[7\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[7\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[8\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[8\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[9\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[9\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[10\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[10\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[11\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[11\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[12\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[12\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[13\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[13\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[14\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[14\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[15\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[15\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[16\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[16\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[17\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[17\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[18\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[18\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[19\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[19\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[20\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[20\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[21\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[21\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[22\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[22\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[23\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[23\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[24\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[24\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[25\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[25\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[26\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[26\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[27\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[27\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[28\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[28\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[29\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[29\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[30\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[30\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[31\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:awaddr_alen\|dataw\[31\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[4\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[4\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[5\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[5\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[6\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[6\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[7\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[7\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[8\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[8\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[9\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[9\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[10\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[10\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[11\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[11\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[12\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[12\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[13\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[13\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[14\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[14\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[15\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_strb_alen\|dataw\[15\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[4\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[4\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[5\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[5\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[6\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[6\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[7\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[7\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[8\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[8\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[9\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[9\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[10\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[10\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[11\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[11\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[12\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[12\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[13\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[13\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[14\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[14\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[15\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[15\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[16\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[16\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[17\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[17\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[18\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[18\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[19\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[19\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[20\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[20\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[21\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[21\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[22\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[22\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[23\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[23\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[24\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[24\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[25\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[25\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[26\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[26\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[27\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[27\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[28\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[28\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[29\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[29\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[30\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[30\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[31\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[31\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[32\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[32\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[32\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[33\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[33\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[33\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[34\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[34\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[34\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[35\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[35\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[35\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[36\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[36\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[36\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[37\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[37\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[37\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[38\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[38\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[38\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[39\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[39\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[39\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[40\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[40\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[40\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[41\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[41\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[41\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[42\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[42\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[42\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[43\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[43\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[43\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[44\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[44\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[44\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[45\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[45\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[45\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[46\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[46\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[46\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[47\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[47\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[47\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[48\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[48\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[48\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[49\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[49\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[49\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[50\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[50\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[50\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[51\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[51\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[51\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[52\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[52\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[52\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[53\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[53\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[53\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[54\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[54\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[54\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[55\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[55\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[55\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[56\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[56\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[56\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[57\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[57\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[57\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[58\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[58\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[58\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[59\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[59\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[59\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[60\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[60\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[60\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[61\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[61\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[61\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[62\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[62\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[62\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[63\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[63\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[63\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[64\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[64\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[64\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[65\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[65\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[65\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[66\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[66\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[66\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[67\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[67\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[67\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[68\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[68\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[68\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[69\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[69\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[69\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[70\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[70\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[70\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[71\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[71\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[71\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[72\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[72\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[72\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[73\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[73\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[73\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[74\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[74\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[74\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[75\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[75\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[75\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[76\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[76\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[76\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[77\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[77\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[77\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[78\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[78\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[78\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[79\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[79\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[79\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[80\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[80\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[80\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[81\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[81\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[81\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[82\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[82\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[82\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[83\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[83\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[83\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[84\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[84\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[84\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[85\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[85\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[85\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[86\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[86\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[86\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[87\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[87\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[87\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[88\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[88\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[88\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[89\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[89\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[89\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[90\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[90\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[90\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[91\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[91\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[91\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[92\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[92\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[92\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[93\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[93\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[93\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[94\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[94\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[94\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[95\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[95\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[95\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[96\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[96\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[96\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[97\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[97\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[97\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[98\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[98\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[98\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[99\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[99\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[99\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[100\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[100\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[100\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[101\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[101\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[101\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[102\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[102\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[102\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[103\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[103\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[103\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[104\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[104\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[104\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[105\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[105\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[105\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[106\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[106\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[106\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[107\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[107\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[107\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[108\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[108\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[108\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[109\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[109\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[109\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[110\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[110\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[110\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[111\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[111\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[111\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[112\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[112\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[112\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[113\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[113\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[113\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[114\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[114\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[114\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[115\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[115\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[115\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[116\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[116\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[116\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[117\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[117\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[117\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[118\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[118\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[118\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[119\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[119\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[119\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[120\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[120\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[120\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[121\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[121\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[121\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[122\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[122\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[122\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[123\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[123\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[123\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[124\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[124\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[124\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[125\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[125\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[125\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[126\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[126\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[126\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[127\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:wdata_alen\|dataw\[127\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[127\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:w_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_lock_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_len_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_len_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_size_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_burst_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_prot_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_burst_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_cache_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_prot_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[4\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:aw_ar_user\|dataw\[4\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_cache_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_id_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_lock_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_size_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[4\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:ar_ar_user\|dataw\[4\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[0\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[0\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[0\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[1\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[1\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[1\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[2\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[2\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[2\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[3\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[3\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[3\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[4\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[4\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[4\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[5\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[5\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[5\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[6\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[6\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[6\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[7\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[7\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[7\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[8\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[8\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[8\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[9\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[9\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[9\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[10\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[10\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[10\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[11\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[11\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[11\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[12\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[12\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[12\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[13\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[13\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[13\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[14\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[14\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[14\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[15\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[15\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[15\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[16\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[16\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[16\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[17\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[17\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[17\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[18\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[18\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[18\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[19\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[19\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[19\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[20\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[20\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[20\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[21\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[21\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[21\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[22\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[22\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[22\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[23\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[23\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[23\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[24\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[24\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[24\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[25\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[25\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[25\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[26\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[26\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[26\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[27\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[27\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[27\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[28\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[28\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[28\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[29\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[29\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[29\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[30\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[30\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[30\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""} { "Info" "ISCL_SCL_CELL_NAME" "som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[31\].connect\[1\] " "Logic cell \"som_system:i0\|som_system_altera_arria10_hps_180_6ptam2q:arria10_hps_0\|som_system_altera_arria10_interface_generator_140_rt64riy:fpga_interfaces\|twentynm_hps_rl_mode2_fpga2sdram:f2sdram\|f2s_rl_delay_adp:f2s_rl_adp_inst_0\|alentar:araddr_alen\|dataw\[31\].connect\[1\]\"" {  } { { "som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" "dataw\[31\].lcell\[0\].wireluta" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/som_system/altera_arria10_interface_generator_140/synth/hps_a10_lib.v" 7223 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153782821 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1599153782821 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.map.smsg " "Generated suppressed messages file D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153784954 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE HDPHN_I2C_SCL~output " "Input port OE of I/O output buffer \"HDPHN_I2C_SCL~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 170 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818697 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE HDPHN_I2C_SDA~output " "Input port OE of I/O output buffer \"HDPHN_I2C_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 171 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818697 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE I2C_SCL~output " "Input port OE of I/O output buffer \"I2C_SCL~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 221 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818697 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE I2C_SDA~output " "Input port OE of I/O output buffer \"I2C_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 222 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818697 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE DB25_GPIO\[0\]~output " "Input port OE of I/O output buffer \"DB25_GPIO\[0\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818697 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE DB25_GPIO\[1\]~output " "Input port OE of I/O output buffer \"DB25_GPIO\[1\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818697 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE DB25_GPIO\[2\]~output " "Input port OE of I/O output buffer \"DB25_GPIO\[2\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818697 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE DB25_GPIO\[3\]~output " "Input port OE of I/O output buffer \"DB25_GPIO\[3\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818697 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE DB25_GPIO\[4\]~output " "Input port OE of I/O output buffer \"DB25_GPIO\[4\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818697 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE DB25_GPIO\[5\]~output " "Input port OE of I/O output buffer \"DB25_GPIO\[5\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818697 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE DB25_GPIO\[6\]~output " "Input port OE of I/O output buffer \"DB25_GPIO\[6\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818697 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE DB25_GPIO\[7\]~output " "Input port OE of I/O output buffer \"DB25_GPIO\[7\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818697 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE DB25_GPIO\[8\]~output " "Input port OE of I/O output buffer \"DB25_GPIO\[8\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818697 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE DB25_GPIO\[9\]~output " "Input port OE of I/O output buffer \"DB25_GPIO\[9\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818697 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE DB25_GPIO\[10\]~output " "Input port OE of I/O output buffer \"DB25_GPIO\[10\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818697 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE DB25_GPIO\[11\]~output " "Input port OE of I/O output buffer \"DB25_GPIO\[11\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818698 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE DB25_GPIO\[12\]~output " "Input port OE of I/O output buffer \"DB25_GPIO\[12\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818698 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE DB25_GPIO\[13\]~output " "Input port OE of I/O output buffer \"DB25_GPIO\[13\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818698 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE DB25_GPIO\[14\]~output " "Input port OE of I/O output buffer \"DB25_GPIO\[14\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818698 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE DB25_GPIO\[15\]~output " "Input port OE of I/O output buffer \"DB25_GPIO\[15\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818698 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE DB25_GPIO\[16\]~output " "Input port OE of I/O output buffer \"DB25_GPIO\[16\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818698 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE DB25_GPIO\[17\]~output " "Input port OE of I/O output buffer \"DB25_GPIO\[17\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 231 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818698 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE P3_GPIO\[0\]~output " "Input port OE of I/O output buffer \"P3_GPIO\[0\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 232 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818698 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE P3_GPIO\[1\]~output " "Input port OE of I/O output buffer \"P3_GPIO\[1\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 232 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818698 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE P3_GPIO\[2\]~output " "Input port OE of I/O output buffer \"P3_GPIO\[2\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 232 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818698 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE P3_GPIO\[3\]~output " "Input port OE of I/O output buffer \"P3_GPIO\[3\]~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 232 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818698 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE hps_i2c0_SCL~output " "Input port OE of I/O output buffer \"hps_i2c0_SCL~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 90 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818698 ""}
{ "Warning" "WCIO_ATOM_LEGALITY_PLUGIN_GENERIC_ATOM_IO_OBUF_OE_NOT_CONNECTED" "OE hps_i2c0_SDA~output " "Input port OE of I/O output buffer \"hps_i2c0_SDA~output\" is not connected, but the atom is driving a bi-directional pin" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 91 -1 0 } }  } 0 12620 "Input port %1!s! of I/O output buffer \"%2!s!\" is not connected, but the atom is driving a bi-directional pin" 0 0 "Analysis & Synthesis" 0 -1 1599153818698 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "37 " "Design contains 37 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AA_SDO\[9\] " "No output dependent on input pin \"AA_SDO\[9\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AA_SDO[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AA_SDO\[8\] " "No output dependent on input pin \"AA_SDO\[8\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AA_SDO[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AA_SDO\[7\] " "No output dependent on input pin \"AA_SDO\[7\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AA_SDO[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AA_SDO\[6\] " "No output dependent on input pin \"AA_SDO\[6\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AA_SDO[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AA_SDO\[5\] " "No output dependent on input pin \"AA_SDO\[5\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AA_SDO[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AA_SDO\[4\] " "No output dependent on input pin \"AA_SDO\[4\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AA_SDO[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AA_SDO\[3\] " "No output dependent on input pin \"AA_SDO\[3\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AA_SDO[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AA_SDO\[2\] " "No output dependent on input pin \"AA_SDO\[2\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AA_SDO[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AA_SDO\[15\] " "No output dependent on input pin \"AA_SDO\[15\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AA_SDO[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AA_SDO\[14\] " "No output dependent on input pin \"AA_SDO\[14\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AA_SDO[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AA_SDO\[13\] " "No output dependent on input pin \"AA_SDO\[13\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AA_SDO[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AA_SDO\[12\] " "No output dependent on input pin \"AA_SDO\[12\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AA_SDO[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AA_SDO\[11\] " "No output dependent on input pin \"AA_SDO\[11\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AA_SDO[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AA_SDO\[10\] " "No output dependent on input pin \"AA_SDO\[10\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AA_SDO[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AA_SDO\[1\] " "No output dependent on input pin \"AA_SDO\[1\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AA_SDO[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AA_SDO\[0\] " "No output dependent on input pin \"AA_SDO\[0\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 229 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AA_SDO[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pcie_npor_pin_perst " "No output dependent on input pin \"pcie_npor_pin_perst\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|pcie_npor_pin_perst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "som_config_pio\[0\] " "No output dependent on input pin \"som_config_pio\[0\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|som_config_pio[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "som_config_pio\[1\] " "No output dependent on input pin \"som_config_pio\[1\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|som_config_pio[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "som_config_pio\[2\] " "No output dependent on input pin \"som_config_pio\[2\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|som_config_pio[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "som_config_pio\[3\] " "No output dependent on input pin \"som_config_pio\[3\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|som_config_pio[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "som_config_pio\[4\] " "No output dependent on input pin \"som_config_pio\[4\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|som_config_pio[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSA_IN_L_SDO " "No output dependent on input pin \"HSA_IN_L_SDO\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|HSA_IN_L_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSA_IN_R_SDO " "No output dependent on input pin \"HSA_IN_R_SDO\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 154 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|HSA_IN_R_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSA_OUT_L_SDO " "No output dependent on input pin \"HSA_OUT_L_SDO\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 165 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|HSA_OUT_L_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSA_OUT_R_SDO " "No output dependent on input pin \"HSA_OUT_R_SDO\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 166 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|HSA_OUT_R_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FAN_FAIL_N " "No output dependent on input pin \"FAN_FAIL_N\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 177 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|FAN_FAIL_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TEMP_ALERT_N " "No output dependent on input pin \"TEMP_ALERT_N\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 181 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|TEMP_ALERT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MSATA_B " "No output dependent on input pin \"MSATA_B\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|MSATA_B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD7768_DRDY_N " "No output dependent on input pin \"AD7768_DRDY_N\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AD7768_DRDY_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD7768_SDO " "No output dependent on input pin \"AD7768_SDO\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 194 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AD7768_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD7768_DOUT\[0\] " "No output dependent on input pin \"AD7768_DOUT\[0\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AD7768_DOUT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD7768_DOUT\[1\] " "No output dependent on input pin \"AD7768_DOUT\[1\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AD7768_DOUT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD7768_DOUT\[2\] " "No output dependent on input pin \"AD7768_DOUT\[2\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AD7768_DOUT[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD7768_DOUT\[3\] " "No output dependent on input pin \"AD7768_DOUT\[3\]\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AD7768_DOUT[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RX " "No output dependent on input pin \"FPGA_RX\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|FPGA_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD1939_SPI_MISO " "No output dependent on input pin \"AD1939_SPI_MISO\"" {  } { { "A10SoM_System.vhd" "" { Text "D:/NIH3Repo/arria10_projects/AudioResearch_iWave_Passthrough/A10SoM_System.vhd" 217 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599153819445 "|A10SoM_System|AD1939_SPI_MISO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1599153819445 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "27930 " "Implemented 27930 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "60 " "Implemented 60 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599153819496 ""} { "Info" "ICUT_CUT_TM_OPINS" "155 " "Implemented 155 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599153819496 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "203 " "Implemented 203 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1599153819496 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25778 " "Implemented 25778 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599153819496 ""} { "Info" "ICUT_CUT_TM_RAMS" "1667 " "Implemented 1667 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1599153819496 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599153819496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 292 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 292 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5668 " "Peak virtual memory: 5668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599153819878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 03 11:23:39 2020 " "Processing ended: Thu Sep 03 11:23:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599153819878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:59 " "Elapsed time: 00:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599153819878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:47 " "Total CPU time (on all processors): 00:02:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599153819878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599153819878 ""}
