TimeQuest Timing Analyzer report for FinalProject
Sun Jan 10 10:32:43 2021
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst47|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'mainLogic:inst57|MOVES_COUNT[10]'
 14. Slow 1200mV 85C Model Setup: 'CLK_50MHz'
 15. Slow 1200mV 85C Model Setup: 'inst53|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]'
 17. Slow 1200mV 85C Model Hold: 'mainLogic:inst57|MOVES_COUNT[10]'
 18. Slow 1200mV 85C Model Hold: 'inst53|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'CLK_50MHz'
 20. Slow 1200mV 85C Model Hold: 'inst47|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'mainLogic:inst57|MOVES_COUNT[10]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_50MHz'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'inst47|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'inst53|altpll_component|auto_generated|pll1|clk[0]'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Slow 1200mV 85C Model Metastability Report
 32. Slow 1200mV 0C Model Fmax Summary
 33. Slow 1200mV 0C Model Setup Summary
 34. Slow 1200mV 0C Model Hold Summary
 35. Slow 1200mV 0C Model Recovery Summary
 36. Slow 1200mV 0C Model Removal Summary
 37. Slow 1200mV 0C Model Minimum Pulse Width Summary
 38. Slow 1200mV 0C Model Setup: 'inst47|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Setup: 'mainLogic:inst57|MOVES_COUNT[10]'
 40. Slow 1200mV 0C Model Setup: 'CLK_50MHz'
 41. Slow 1200mV 0C Model Setup: 'inst53|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Setup: 'lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]'
 43. Slow 1200mV 0C Model Hold: 'mainLogic:inst57|MOVES_COUNT[10]'
 44. Slow 1200mV 0C Model Hold: 'inst53|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Hold: 'CLK_50MHz'
 46. Slow 1200mV 0C Model Hold: 'inst47|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Hold: 'lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'mainLogic:inst57|MOVES_COUNT[10]'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_50MHz'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'inst47|altpll_component|auto_generated|pll1|clk[0]'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'inst53|altpll_component|auto_generated|pll1|clk[0]'
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Slow 1200mV 0C Model Metastability Report
 58. Fast 1200mV 0C Model Setup Summary
 59. Fast 1200mV 0C Model Hold Summary
 60. Fast 1200mV 0C Model Recovery Summary
 61. Fast 1200mV 0C Model Removal Summary
 62. Fast 1200mV 0C Model Minimum Pulse Width Summary
 63. Fast 1200mV 0C Model Setup: 'inst47|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Setup: 'mainLogic:inst57|MOVES_COUNT[10]'
 65. Fast 1200mV 0C Model Setup: 'CLK_50MHz'
 66. Fast 1200mV 0C Model Setup: 'inst53|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Setup: 'lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]'
 68. Fast 1200mV 0C Model Hold: 'mainLogic:inst57|MOVES_COUNT[10]'
 69. Fast 1200mV 0C Model Hold: 'inst53|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Hold: 'CLK_50MHz'
 71. Fast 1200mV 0C Model Hold: 'inst47|altpll_component|auto_generated|pll1|clk[0]'
 72. Fast 1200mV 0C Model Hold: 'lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]'
 73. Fast 1200mV 0C Model Minimum Pulse Width: 'mainLogic:inst57|MOVES_COUNT[10]'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_50MHz'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'inst47|altpll_component|auto_generated|pll1|clk[0]'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'inst53|altpll_component|auto_generated|pll1|clk[0]'
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Fast 1200mV 0C Model Metastability Report
 83. Multicorner Timing Analysis Summary
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Slow Corner Signal Integrity Metrics
 91. Fast Corner Signal Integrity Metrics
 92. Setup Transfers
 93. Hold Transfers
 94. Report TCCS
 95. Report RSKM
 96. Unconstrained Paths
 97. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; FinalProject                                       ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------+-----------+------------+------------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                       ; Type      ; Period     ; Frequency  ; Rise  ; Fall       ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                               ; Targets                                                                                              ;
+--------------------------------------------------------------------------------------------------+-----------+------------+------------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------+------------------------------------------------------------------------------------------------------+
; CLK_50MHz                                                                                        ; Base      ; 20.000     ; 50.0 MHz   ; 0.000 ; 10.000     ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                      ; { CLK_50MHz }                                                                                        ;
; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; Generated ; 39.729     ; 25.17 MHz  ; 0.000 ; 19.864     ; 50.00      ; 147       ; 74          ;       ;        ;           ;            ; false    ; CLK_50MHz ; inst47|altpll_component|auto_generated|pll1|inclk[0] ; { inst47|altpll_component|auto_generated|pll1|clk[0] }                                               ;
; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; Generated ; 200000.000 ; 0.01 MHz   ; 0.000 ; 100000.000 ; 50.00      ; 10000     ; 1           ;       ;        ;           ;            ; false    ; CLK_50MHz ; inst53|altpll_component|auto_generated|pll1|inclk[0] ; { inst53|altpll_component|auto_generated|pll1|clk[0] }                                               ;
; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Base      ; 1.000      ; 1000.0 MHz ; 0.000 ; 0.500      ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                      ; { lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] } ;
; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; Base      ; 1.000      ; 1000.0 MHz ; 0.000 ; 0.500      ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                      ; { mainLogic:inst57|MOVES_COUNT[10] }                                                                 ;
+--------------------------------------------------------------------------------------------------+-----------+------------+------------+-------+------------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+------------------------------------------------------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                     ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                       ; Note                                                 ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------+
; 23.27 MHz  ; 23.27 MHz       ; mainLogic:inst57|MOVES_COUNT[10]                                                                 ;                                                      ;
; 41.53 MHz  ; 41.53 MHz       ; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ;                                                      ;
; 72.98 MHz  ; 72.98 MHz       ; CLK_50MHz                                                                                        ;                                                      ;
; 243.13 MHz ; 243.13 MHz      ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ;                                                      ;
; 579.71 MHz ; 382.85 MHz      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; limit due to low minimum pulse width violation (tcl) ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                        ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; -41.591 ; -8491.226     ;
; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; -25.386 ; -681.042      ;
; CLK_50MHz                                                                                        ; -3.751  ; -886.487      ;
; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; -3.016  ; -54.350       ;
; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; -0.725  ; -0.725        ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; -21.622 ; -428.115      ;
; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; -0.365  ; -0.553        ;
; CLK_50MHz                                                                                        ; 0.286   ; 0.000         ;
; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; 0.343   ; 0.000         ;
; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; 0.385   ; 0.000         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                            ;
+--------------------------------------------------------------------------------------------------+-----------+---------------+
; Clock                                                                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+-----------+---------------+
; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; -19.992   ; -73064.395    ;
; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; -1.000    ; -4.686        ;
; CLK_50MHz                                                                                        ; 9.664     ; 0.000         ;
; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; 19.616    ; 0.000         ;
; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; 99999.754 ; 0.000         ;
+--------------------------------------------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst47|altpll_component|auto_generated|pll1|clk[0]'                                                                                                          ;
+---------+-------------------------------------+-------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                       ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+-------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -41.591 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.168     ; 39.585     ;
; -41.488 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.168     ; 39.482     ;
; -41.423 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.157     ; 39.428     ;
; -41.421 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.157     ; 39.426     ;
; -41.419 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.157     ; 39.424     ;
; -41.418 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.157     ; 39.423     ;
; -41.345 ; mainLogic:inst57|bestTime[5][15]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.531     ; 38.976     ;
; -41.334 ; mainLogic:inst57|bestTime[2][12]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.529     ; 38.967     ;
; -41.320 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.157     ; 39.325     ;
; -41.319 ; mainLogic:inst57|bestTime[5][12]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.542     ; 38.939     ;
; -41.318 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.157     ; 39.323     ;
; -41.316 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.157     ; 39.321     ;
; -41.315 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.157     ; 39.320     ;
; -41.279 ; mainLogic:inst57|bestTime[2][13]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.529     ; 38.912     ;
; -41.212 ; mainLogic:inst57|bestTime[2][14]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.529     ; 38.845     ;
; -41.197 ; mainLogic:inst57|bestTime[5][13]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.542     ; 38.817     ;
; -41.193 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[618] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.187     ; 39.168     ;
; -41.177 ; mainLogic:inst57|bestTime[5][15]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.520     ; 38.819     ;
; -41.175 ; mainLogic:inst57|bestTime[5][15]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.520     ; 38.817     ;
; -41.173 ; mainLogic:inst57|bestTime[5][15]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.520     ; 38.815     ;
; -41.172 ; mainLogic:inst57|bestTime[5][15]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.520     ; 38.814     ;
; -41.166 ; mainLogic:inst57|bestTime[2][12]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.518     ; 38.810     ;
; -41.164 ; mainLogic:inst57|bestTime[2][12]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.518     ; 38.808     ;
; -41.162 ; mainLogic:inst57|bestTime[2][12]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.518     ; 38.806     ;
; -41.161 ; mainLogic:inst57|bestTime[2][12]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.518     ; 38.805     ;
; -41.151 ; mainLogic:inst57|bestTime[5][12]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.531     ; 38.782     ;
; -41.149 ; mainLogic:inst57|bestTime[5][12]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.531     ; 38.780     ;
; -41.147 ; mainLogic:inst57|bestTime[5][12]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.531     ; 38.778     ;
; -41.146 ; mainLogic:inst57|bestTime[5][12]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.531     ; 38.777     ;
; -41.143 ; mainLogic:inst57|bestTime[2][15]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.529     ; 38.776     ;
; -41.111 ; mainLogic:inst57|bestTime[2][13]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.518     ; 38.755     ;
; -41.109 ; mainLogic:inst57|bestTime[2][13]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.518     ; 38.753     ;
; -41.107 ; mainLogic:inst57|bestTime[2][13]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.518     ; 38.751     ;
; -41.106 ; mainLogic:inst57|bestTime[2][13]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.518     ; 38.750     ;
; -41.088 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[618] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.187     ; 39.063     ;
; -41.049 ; mainLogic:inst57|bestTime[4][15]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.503     ; 38.708     ;
; -41.044 ; mainLogic:inst57|bestTime[2][14]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.518     ; 38.688     ;
; -41.042 ; mainLogic:inst57|bestTime[2][14]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.518     ; 38.686     ;
; -41.040 ; mainLogic:inst57|bestTime[2][14]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.518     ; 38.684     ;
; -41.039 ; mainLogic:inst57|bestTime[2][14]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.518     ; 38.683     ;
; -41.029 ; mainLogic:inst57|bestTime[5][13]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.531     ; 38.660     ;
; -41.027 ; mainLogic:inst57|bestTime[5][13]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.531     ; 38.658     ;
; -41.025 ; mainLogic:inst57|bestTime[5][13]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.531     ; 38.656     ;
; -41.024 ; mainLogic:inst57|bestTime[5][13]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.531     ; 38.655     ;
; -41.018 ; mainLogic:inst57|bestTime[0][13]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.526     ; 38.654     ;
; -40.991 ; mainLogic:inst57|bestTime[0][12]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.526     ; 38.627     ;
; -40.975 ; mainLogic:inst57|bestTime[2][15]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.518     ; 38.619     ;
; -40.973 ; mainLogic:inst57|bestTime[2][15]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.518     ; 38.617     ;
; -40.971 ; mainLogic:inst57|bestTime[2][15]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.518     ; 38.615     ;
; -40.970 ; mainLogic:inst57|bestTime[2][15]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.518     ; 38.614     ;
; -40.968 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[596] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.147     ; 38.983     ;
; -40.881 ; mainLogic:inst57|bestTime[4][15]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.492     ; 38.551     ;
; -40.879 ; mainLogic:inst57|bestTime[4][15]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.492     ; 38.549     ;
; -40.877 ; mainLogic:inst57|bestTime[4][15]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.492     ; 38.547     ;
; -40.876 ; mainLogic:inst57|bestTime[4][15]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.492     ; 38.546     ;
; -40.860 ; mainLogic:inst57|bestTime[0][14]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.526     ; 38.496     ;
; -40.850 ; mainLogic:inst57|bestTime[0][13]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.515     ; 38.497     ;
; -40.848 ; mainLogic:inst57|bestTime[0][13]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.515     ; 38.495     ;
; -40.846 ; mainLogic:inst57|bestTime[0][13]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.515     ; 38.493     ;
; -40.845 ; mainLogic:inst57|bestTime[0][13]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.515     ; 38.492     ;
; -40.823 ; mainLogic:inst57|bestTime[0][12]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.515     ; 38.470     ;
; -40.821 ; mainLogic:inst57|bestTime[0][12]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.515     ; 38.468     ;
; -40.821 ; mainLogic:inst57|bestTime[5][14]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.531     ; 38.452     ;
; -40.819 ; mainLogic:inst57|bestTime[0][12]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.515     ; 38.466     ;
; -40.818 ; mainLogic:inst57|bestTime[0][12]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.515     ; 38.465     ;
; -40.817 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[604] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.159     ; 38.820     ;
; -40.816 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[601] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.144     ; 38.834     ;
; -40.815 ; mainLogic:inst57|bestTime[4][12]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.512     ; 38.465     ;
; -40.810 ; mainLogic:inst57|bestTime[7][15]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.559     ; 38.413     ;
; -40.794 ; mainLogic:inst57|bestTime[0][15]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.526     ; 38.430     ;
; -40.784 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[596] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.147     ; 38.799     ;
; -40.773 ; mainLogic:inst57|bestTime[4][13]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.533     ; 38.402     ;
; -40.766 ; mainLogic:inst57|bestTime[3][15]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.533     ; 38.395     ;
; -40.702 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[161] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.168     ; 38.696     ;
; -40.702 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[159] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.159     ; 38.705     ;
; -40.692 ; mainLogic:inst57|bestTime[0][14]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.515     ; 38.339     ;
; -40.690 ; mainLogic:inst57|bestTime[0][14]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.515     ; 38.337     ;
; -40.688 ; mainLogic:inst57|bestTime[0][14]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.515     ; 38.335     ;
; -40.687 ; mainLogic:inst57|bestTime[0][14]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.515     ; 38.334     ;
; -40.669 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[606] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.121     ; 38.710     ;
; -40.653 ; mainLogic:inst57|bestTime[5][14]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.520     ; 38.295     ;
; -40.651 ; mainLogic:inst57|bestTime[5][14]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.520     ; 38.293     ;
; -40.649 ; mainLogic:inst57|bestTime[5][14]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.520     ; 38.291     ;
; -40.648 ; mainLogic:inst57|bestTime[5][14]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.520     ; 38.290     ;
; -40.647 ; mainLogic:inst57|bestTime[4][12]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.501     ; 38.308     ;
; -40.645 ; mainLogic:inst57|bestTime[4][12]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.501     ; 38.306     ;
; -40.643 ; mainLogic:inst57|bestTime[4][12]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.501     ; 38.304     ;
; -40.642 ; mainLogic:inst57|bestTime[7][15]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.548     ; 38.256     ;
; -40.642 ; mainLogic:inst57|bestTime[4][12]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.501     ; 38.303     ;
; -40.640 ; mainLogic:inst57|bestTime[7][15]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.548     ; 38.254     ;
; -40.638 ; mainLogic:inst57|bestTime[7][15]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.548     ; 38.252     ;
; -40.637 ; mainLogic:inst57|bestTime[7][15]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.548     ; 38.251     ;
; -40.633 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[604] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.159     ; 38.636     ;
; -40.632 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[601] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.144     ; 38.650     ;
; -40.626 ; mainLogic:inst57|bestTime[0][15]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.515     ; 38.273     ;
; -40.624 ; mainLogic:inst57|bestTime[0][15]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.515     ; 38.271     ;
; -40.622 ; mainLogic:inst57|bestTime[0][15]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.515     ; 38.269     ;
; -40.621 ; mainLogic:inst57|bestTime[0][15]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.515     ; 38.268     ;
; -40.613 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[595] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.159     ; 38.616     ;
; -40.605 ; mainLogic:inst57|bestTime[4][13]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.522     ; 38.245     ;
+---------+-------------------------------------+-------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mainLogic:inst57|MOVES_COUNT[10]'                                                                                                              ;
+---------+----------------------------------+--------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                              ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+--------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -25.386 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 7.462      ; 32.561     ;
; -25.328 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 7.463      ; 32.507     ;
; -25.315 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 7.462      ; 32.485     ;
; -25.301 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 7.462      ; 32.476     ;
; -25.256 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 7.462      ; 32.428     ;
; -25.243 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 7.463      ; 32.422     ;
; -25.230 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 7.462      ; 32.400     ;
; -25.209 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.950      ; 31.760     ;
; -25.207 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.950      ; 31.758     ;
; -25.206 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.951      ; 31.756     ;
; -25.206 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.951      ; 31.756     ;
; -25.204 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.951      ; 31.754     ;
; -25.204 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.951      ; 31.754     ;
; -25.203 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.955      ; 31.756     ;
; -25.201 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.955      ; 31.754     ;
; -25.194 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.954      ; 31.749     ;
; -25.193 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.956      ; 31.753     ;
; -25.192 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.954      ; 31.747     ;
; -25.191 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.956      ; 31.751     ;
; -25.190 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.956      ; 31.749     ;
; -25.188 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.956      ; 31.747     ;
; -25.171 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 7.462      ; 32.343     ;
; -25.092 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.950      ; 31.643     ;
; -25.089 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.951      ; 31.639     ;
; -25.089 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.951      ; 31.639     ;
; -25.086 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.955      ; 31.639     ;
; -25.084 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 7.463      ; 32.262     ;
; -25.077 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.954      ; 31.632     ;
; -25.076 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.956      ; 31.636     ;
; -25.073 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.956      ; 31.632     ;
; -25.067 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.950      ; 31.618     ;
; -25.064 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.951      ; 31.614     ;
; -25.064 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.951      ; 31.614     ;
; -25.061 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.955      ; 31.614     ;
; -25.052 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.954      ; 31.607     ;
; -25.051 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.956      ; 31.611     ;
; -25.048 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.956      ; 31.607     ;
; -24.999 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 7.463      ; 32.177     ;
; -24.983 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 7.463      ; 32.319     ;
; -24.963 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 7.462      ; 32.138     ;
; -24.962 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.950      ; 31.513     ;
; -24.959 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.951      ; 31.509     ;
; -24.959 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.951      ; 31.509     ;
; -24.956 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.955      ; 31.509     ;
; -24.951 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 7.397      ; 32.561     ;
; -24.947 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.954      ; 31.502     ;
; -24.946 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.956      ; 31.506     ;
; -24.943 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.956      ; 31.502     ;
; -24.905 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 7.463      ; 32.084     ;
; -24.898 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 7.463      ; 32.234     ;
; -24.893 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 7.398      ; 32.507     ;
; -24.892 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 7.462      ; 32.062     ;
; -24.880 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 7.397      ; 32.485     ;
; -24.875 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 7.460      ; 32.206     ;
; -24.866 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 7.397      ; 32.476     ;
; -24.833 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 7.462      ; 32.005     ;
; -24.821 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 7.397      ; 32.428     ;
; -24.820 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.839      ; 31.760     ;
; -24.818 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.839      ; 31.758     ;
; -24.817 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.840      ; 31.756     ;
; -24.817 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.840      ; 31.756     ;
; -24.815 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.840      ; 31.754     ;
; -24.815 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.840      ; 31.754     ;
; -24.814 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.844      ; 31.756     ;
; -24.812 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.844      ; 31.754     ;
; -24.808 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 7.398      ; 32.422     ;
; -24.805 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.843      ; 31.749     ;
; -24.804 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.845      ; 31.753     ;
; -24.803 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.843      ; 31.747     ;
; -24.802 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.845      ; 31.751     ;
; -24.801 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.845      ; 31.749     ;
; -24.799 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.845      ; 31.747     ;
; -24.795 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 7.397      ; 32.400     ;
; -24.790 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 7.460      ; 32.121     ;
; -24.736 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 7.397      ; 32.343     ;
; -24.703 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.839      ; 31.643     ;
; -24.700 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.840      ; 31.639     ;
; -24.700 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.840      ; 31.639     ;
; -24.697 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.844      ; 31.639     ;
; -24.688 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.843      ; 31.632     ;
; -24.687 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.845      ; 31.636     ;
; -24.684 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.845      ; 31.632     ;
; -24.678 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.839      ; 31.618     ;
; -24.675 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.840      ; 31.614     ;
; -24.675 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.840      ; 31.614     ;
; -24.672 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.844      ; 31.614     ;
; -24.663 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.843      ; 31.607     ;
; -24.662 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.845      ; 31.611     ;
; -24.661 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 7.463      ; 31.839     ;
; -24.659 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.845      ; 31.607     ;
; -24.649 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 7.398      ; 32.262     ;
; -24.573 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.839      ; 31.513     ;
; -24.570 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.840      ; 31.509     ;
; -24.570 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.840      ; 31.509     ;
; -24.567 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.844      ; 31.509     ;
; -24.564 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 7.398      ; 32.177     ;
; -24.560 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 7.463      ; 31.896     ;
; -24.558 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.843      ; 31.502     ;
; -24.557 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.845      ; 31.506     ;
; -24.554 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.845      ; 31.502     ;
+---------+----------------------------------+--------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK_50MHz'                                                                                                                                                                        ;
+--------+-----------+----------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.751 ; inst55    ; mainLogic:inst57|bestTime[4][15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.887     ; 3.859      ;
; -3.707 ; inst55    ; mainLogic:inst57|bestTime[7][14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.860     ; 3.842      ;
; -3.700 ; inst55    ; mainLogic:inst57|bestTime[5][15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.860     ; 3.835      ;
; -3.680 ; inst55    ; mainLogic:inst57|bestTime[6][14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.857     ; 3.818      ;
; -3.651 ; inst55    ; mainLogic:inst57|bestTime[7][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.868     ; 3.778      ;
; -3.647 ; inst55    ; mainLogic:inst57|bestTime[0][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.865     ; 3.777      ;
; -3.625 ; inst55    ; mainLogic:inst57|bestTime[4][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.844     ; 3.776      ;
; -3.621 ; inst55    ; mainLogic:inst57|bestTime[4][7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.859     ; 3.757      ;
; -3.621 ; inst55    ; mainLogic:inst57|bestTime[5][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.850     ; 3.766      ;
; -3.618 ; inst55    ; mainLogic:inst57|bestTime[4][5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.859     ; 3.754      ;
; -3.601 ; inst55    ; mainLogic:inst57|bestTime[4][1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.859     ; 3.737      ;
; -3.599 ; inst55    ; mainLogic:inst57|bestTime[7][15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.833     ; 3.761      ;
; -3.587 ; inst55    ; mainLogic:inst57|bestTime[5][7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.850     ; 3.732      ;
; -3.576 ; inst55    ; mainLogic:inst57|bestTime[4][8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.859     ; 3.712      ;
; -3.556 ; inst55    ; mainLogic:inst57|el_time[0]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.871     ; 3.680      ;
; -3.556 ; inst55    ; mainLogic:inst57|el_time[1]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.871     ; 3.680      ;
; -3.556 ; inst55    ; mainLogic:inst57|el_time[2]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.871     ; 3.680      ;
; -3.556 ; inst55    ; mainLogic:inst57|el_time[3]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.871     ; 3.680      ;
; -3.556 ; inst55    ; mainLogic:inst57|el_time[4]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.871     ; 3.680      ;
; -3.556 ; inst55    ; mainLogic:inst57|el_time[5]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.871     ; 3.680      ;
; -3.556 ; inst55    ; mainLogic:inst57|el_time[6]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.871     ; 3.680      ;
; -3.556 ; inst55    ; mainLogic:inst57|el_time[7]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.871     ; 3.680      ;
; -3.556 ; inst55    ; mainLogic:inst57|el_time[8]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.871     ; 3.680      ;
; -3.556 ; inst55    ; mainLogic:inst57|el_time[9]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.871     ; 3.680      ;
; -3.556 ; inst55    ; mainLogic:inst57|el_time[10]     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.871     ; 3.680      ;
; -3.556 ; inst55    ; mainLogic:inst57|el_time[11]     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.871     ; 3.680      ;
; -3.550 ; inst55    ; mainLogic:inst57|bestTime[1][0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.868     ; 3.677      ;
; -3.546 ; inst55    ; mainLogic:inst57|bestTime[4][13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.859     ; 3.682      ;
; -3.537 ; inst55    ; mainLogic:inst57|bestTime[4][2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.859     ; 3.673      ;
; -3.534 ; inst55    ; mainLogic:inst57|bestTime[4][3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.859     ; 3.670      ;
; -3.525 ; inst55    ; mainLogic:inst57|el_time[14]     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.872     ; 3.648      ;
; -3.525 ; inst55    ; mainLogic:inst57|el_time[12]     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.872     ; 3.648      ;
; -3.525 ; inst55    ; mainLogic:inst57|el_time[13]     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.872     ; 3.648      ;
; -3.525 ; inst55    ; mainLogic:inst57|el_time[15]     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.872     ; 3.648      ;
; -3.525 ; inst55    ; mainLogic:inst57|bestTime[4][12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.878     ; 3.642      ;
; -3.515 ; inst55    ; mainLogic:inst57|bestTime[2][3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.886     ; 3.624      ;
; -3.509 ; inst55    ; mainLogic:inst57|bestTime[4][14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.887     ; 3.617      ;
; -3.509 ; inst55    ; mainLogic:inst57|bestTime[7][0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.860     ; 3.644      ;
; -3.507 ; inst55    ; mainLogic:inst57|bestTime[6][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.857     ; 3.645      ;
; -3.507 ; inst55    ; mainLogic:inst57|bestTime[0][0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.859     ; 3.643      ;
; -3.506 ; inst55    ; mainLogic:inst57|bestTime[6][0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.857     ; 3.644      ;
; -3.505 ; inst55    ; mainLogic:inst57|bestTime[4][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.878     ; 3.622      ;
; -3.505 ; inst55    ; mainLogic:inst57|bestTime[7][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.860     ; 3.640      ;
; -3.501 ; inst55    ; mainLogic:inst57|bestTime[1][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.860     ; 3.636      ;
; -3.501 ; inst55    ; mainLogic:inst57|bestTime[1][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.860     ; 3.636      ;
; -3.501 ; inst55    ; mainLogic:inst57|bestTime[5][5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.850     ; 3.646      ;
; -3.501 ; inst55    ; mainLogic:inst57|bestTime[0][2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.859     ; 3.637      ;
; -3.500 ; inst55    ; mainLogic:inst57|bestTime[4][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.859     ; 3.636      ;
; -3.491 ; inst55    ; mainLogic:inst57|bestTime[4][4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.859     ; 3.627      ;
; -3.486 ; inst55    ; mainLogic:inst57|bestTime[1][3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.857     ; 3.624      ;
; -3.482 ; inst55    ; mainLogic:inst57|bestTime[5][1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.850     ; 3.627      ;
; -3.478 ; inst55    ; mainLogic:inst57|bestTime[2][0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.831     ; 3.642      ;
; -3.476 ; inst55    ; mainLogic:inst57|bestTime[7][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.860     ; 3.611      ;
; -3.476 ; inst55    ; mainLogic:inst57|bestTime[6][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.857     ; 3.614      ;
; -3.475 ; inst55    ; mainLogic:inst57|bestTime[1][2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.857     ; 3.613      ;
; -3.473 ; inst55    ; mainLogic:inst57|bestTime[4][9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.859     ; 3.609      ;
; -3.473 ; inst55    ; mainLogic:inst57|bestTime[7][4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.859     ; 3.609      ;
; -3.471 ; inst55    ; mainLogic:inst57|bestTime[4][0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.859     ; 3.607      ;
; -3.471 ; inst55    ; mainLogic:inst57|bestMoves[5][9] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -1.223     ; 3.243      ;
; -3.460 ; inst55    ; mainLogic:inst57|bestTime[2][2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.864     ; 3.591      ;
; -3.455 ; inst55    ; mainLogic:inst57|bestTime[5][14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.860     ; 3.590      ;
; -3.453 ; inst55    ; mainLogic:inst57|bestTime[5][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.850     ; 3.598      ;
; -3.451 ; inst55    ; mainLogic:inst57|bestTime[6][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.857     ; 3.589      ;
; -3.444 ; inst55    ; mainLogic:inst57|bestTime[6][4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.831     ; 3.608      ;
; -3.434 ; inst55    ; mainLogic:inst57|bestTime[1][15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.885     ; 3.544      ;
; -3.430 ; inst55    ; mainLogic:inst57|bestTime[0][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.859     ; 3.566      ;
; -3.421 ; inst55    ; mainLogic:inst57|bestTime[3][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.890     ; 3.526      ;
; -3.414 ; inst55    ; mainLogic:inst57|bestTime[5][8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.850     ; 3.559      ;
; -3.410 ; inst55    ; mainLogic:inst57|bestTime[0][9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.865     ; 3.540      ;
; -3.409 ; inst55    ; mainLogic:inst57|bestTime[2][9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.862     ; 3.542      ;
; -3.406 ; inst55    ; mainLogic:inst57|bestTime[0][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.865     ; 3.536      ;
; -3.403 ; inst55    ; mainLogic:inst57|bestTime[6][15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.859     ; 3.539      ;
; -3.403 ; inst55    ; mainLogic:inst57|bestTime[3][15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.858     ; 3.540      ;
; -3.403 ; inst55    ; mainLogic:inst57|bestTime[2][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.831     ; 3.567      ;
; -3.403 ; inst55    ; mainLogic:inst57|bestTime[6][8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.859     ; 3.539      ;
; -3.402 ; inst55    ; mainLogic:inst57|bestTime[2][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.862     ; 3.535      ;
; -3.395 ; inst55    ; mainLogic:inst57|bestTime[1][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.857     ; 3.533      ;
; -3.393 ; inst55    ; mainLogic:inst57|bestTime[5][3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.850     ; 3.538      ;
; -3.387 ; inst55    ; mainLogic:inst57|bestTime[5][12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.850     ; 3.532      ;
; -3.375 ; inst55    ; mainLogic:inst57|bestTime[5][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.850     ; 3.520      ;
; -3.372 ; inst55    ; mainLogic:inst57|bestTime[7][7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.859     ; 3.508      ;
; -3.371 ; inst55    ; mainLogic:inst57|bestTime[2][7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.886     ; 3.480      ;
; -3.361 ; inst55    ; mainLogic:inst57|bestTime[5][4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.850     ; 3.506      ;
; -3.355 ; inst55    ; mainLogic:inst57|bestTime[1][14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.885     ; 3.465      ;
; -3.355 ; inst55    ; mainLogic:inst57|bestTime[1][12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.885     ; 3.465      ;
; -3.355 ; inst55    ; mainLogic:inst57|bestTime[1][13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.885     ; 3.465      ;
; -3.350 ; inst55    ; mainLogic:inst57|bestTime[5][2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.850     ; 3.495      ;
; -3.348 ; inst55    ; mainLogic:inst57|bestTime[0][5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.859     ; 3.484      ;
; -3.346 ; inst55    ; mainLogic:inst57|bestTime[0][1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.859     ; 3.482      ;
; -3.344 ; inst55    ; mainLogic:inst57|bestTime[1][7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.857     ; 3.482      ;
; -3.340 ; inst55    ; mainLogic:inst57|bestTime[1][1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.857     ; 3.478      ;
; -3.329 ; inst55    ; mainLogic:inst57|bestTime[2][8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.886     ; 3.438      ;
; -3.322 ; inst55    ; mainLogic:inst57|bestTime[2][14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.862     ; 3.455      ;
; -3.322 ; inst55    ; mainLogic:inst57|bestTime[2][15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.862     ; 3.455      ;
; -3.322 ; inst55    ; mainLogic:inst57|bestTime[2][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.862     ; 3.455      ;
; -3.322 ; inst55    ; mainLogic:inst57|bestTime[2][12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.862     ; 3.455      ;
; -3.322 ; inst55    ; mainLogic:inst57|bestTime[2][13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.862     ; 3.455      ;
; -3.321 ; inst55    ; mainLogic:inst57|bestTime[1][5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.857     ; 3.459      ;
; -3.319 ; inst55    ; mainLogic:inst57|bestTime[6][7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.831     ; 3.483      ;
; -3.314 ; inst55    ; mainLogic:inst57|bestTime[5][13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.850     ; 3.459      ;
+--------+-----------+----------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst53|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                   ;
+------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                                                                                     ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -3.016     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.300      ; 3.970      ;
; -3.016     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.300      ; 3.970      ;
; -3.016     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.300      ; 3.970      ;
; -3.016     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.300      ; 3.970      ;
; -3.016     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.300      ; 3.970      ;
; -3.016     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.300      ; 3.970      ;
; -3.016     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.300      ; 3.970      ;
; -3.016     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.300      ; 3.970      ;
; -3.016     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.300      ; 3.970      ;
; -3.016     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.300      ; 3.970      ;
; -2.582     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.303      ; 3.539      ;
; -2.582     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.303      ; 3.539      ;
; -2.582     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.303      ; 3.539      ;
; -2.582     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.303      ; 3.539      ;
; -2.582     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.303      ; 3.539      ;
; -2.428     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.300      ; 3.882      ;
; -2.428     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.300      ; 3.882      ;
; -2.428     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.300      ; 3.882      ;
; -2.428     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.300      ; 3.882      ;
; -2.428     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.300      ; 3.882      ;
; -2.428     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.300      ; 3.882      ;
; -2.428     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.300      ; 3.882      ;
; -2.428     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.300      ; 3.882      ;
; -2.428     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.300      ; 3.882      ;
; -2.428     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.300      ; 3.882      ;
; -2.256     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.629      ; 3.539      ;
; -2.256     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.629      ; 3.539      ;
; -2.256     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.629      ; 3.539      ;
; -2.256     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.629      ; 3.539      ;
; -2.256     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.629      ; 3.539      ;
; -1.991     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.303      ; 3.448      ;
; -1.991     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.303      ; 3.448      ;
; -1.991     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.303      ; 3.448      ;
; -1.991     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.303      ; 3.448      ;
; -1.991     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.303      ; 3.448      ;
; -1.665     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.629      ; 3.448      ;
; -1.665     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.629      ; 3.448      ;
; -1.665     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.629      ; 3.448      ;
; -1.665     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.629      ; 3.448      ;
; -1.665     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.629      ; 3.448      ;
; 199995.887 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 4.048      ;
; 199995.887 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 4.048      ;
; 199995.887 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 4.048      ;
; 199995.887 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 4.048      ;
; 199995.887 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 4.048      ;
; 199995.887 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 4.048      ;
; 199995.887 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 4.048      ;
; 199995.887 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 4.048      ;
; 199995.887 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 4.048      ;
; 199995.887 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 4.048      ;
; 199996.003 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.932      ;
; 199996.003 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.932      ;
; 199996.003 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.932      ;
; 199996.003 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.932      ;
; 199996.003 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.932      ;
; 199996.003 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.932      ;
; 199996.003 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.932      ;
; 199996.003 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.932      ;
; 199996.003 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.932      ;
; 199996.003 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.932      ;
; 199996.081 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.064     ; 3.850      ;
; 199996.081 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.064     ; 3.850      ;
; 199996.081 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.064     ; 3.850      ;
; 199996.081 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.064     ; 3.850      ;
; 199996.081 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.064     ; 3.850      ;
; 199996.081 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.064     ; 3.850      ;
; 199996.081 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.064     ; 3.850      ;
; 199996.081 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.064     ; 3.850      ;
; 199996.081 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.064     ; 3.850      ;
; 199996.081 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.064     ; 3.850      ;
; 199996.086 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.849      ;
; 199996.086 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.849      ;
; 199996.086 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.849      ;
; 199996.086 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.849      ;
; 199996.086 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.849      ;
; 199996.086 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.849      ;
; 199996.086 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.849      ;
; 199996.086 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.849      ;
; 199996.086 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.849      ;
; 199996.086 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.849      ;
; 199996.124 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.811      ;
; 199996.124 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.811      ;
; 199996.124 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.811      ;
; 199996.124 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.811      ;
; 199996.124 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.811      ;
; 199996.124 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.811      ;
; 199996.124 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.811      ;
; 199996.124 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.811      ;
; 199996.124 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.811      ;
; 199996.124 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.811      ;
; 199996.202 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.733      ;
; 199996.202 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.733      ;
; 199996.202 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.733      ;
; 199996.202 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.733      ;
; 199996.202 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.733      ;
; 199996.202 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.733      ;
; 199996.202 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.733      ;
; 199996.202 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.733      ;
; 199996.202 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.733      ;
; 199996.202 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.060     ; 3.733      ;
+------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]'                                                                                                                                             ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.725 ; inst55    ; inst55  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -1.081     ; 0.659      ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mainLogic:inst57|MOVES_COUNT[10]'                                                                                                                                   ;
+---------+----------------------------------+--------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+--------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -21.622 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.401     ; 5.809      ;
; -21.622 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.406     ; 5.814      ;
; -21.618 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.402     ; 5.814      ;
; -21.613 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.400     ; 5.817      ;
; -21.608 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.407     ; 5.829      ;
; -21.607 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.407     ; 5.830      ;
; -21.605 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.405     ; 5.830      ;
; -21.393 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.401     ; 6.038      ;
; -21.393 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.406     ; 6.043      ;
; -21.389 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.402     ; 6.043      ;
; -21.384 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.400     ; 6.046      ;
; -21.379 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.407     ; 6.058      ;
; -21.378 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.407     ; 6.059      ;
; -21.376 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.405     ; 6.059      ;
; -21.294 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.573     ; 5.809      ;
; -21.294 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.578     ; 5.814      ;
; -21.290 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.574     ; 5.814      ;
; -21.285 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.572     ; 5.817      ;
; -21.280 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.579     ; 5.829      ;
; -21.279 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.579     ; 5.830      ;
; -21.277 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.577     ; 5.830      ;
; -21.166 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.401     ; 6.265      ;
; -21.166 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.406     ; 6.270      ;
; -21.162 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.402     ; 6.270      ;
; -21.157 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.400     ; 6.273      ;
; -21.152 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.407     ; 6.285      ;
; -21.151 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.407     ; 6.286      ;
; -21.149 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.405     ; 6.286      ;
; -21.065 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.573     ; 6.038      ;
; -21.065 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.578     ; 6.043      ;
; -21.061 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.574     ; 6.043      ;
; -21.056 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.572     ; 6.046      ;
; -21.051 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.579     ; 6.058      ;
; -21.050 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.579     ; 6.059      ;
; -21.048 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.577     ; 6.059      ;
; -20.838 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.573     ; 6.265      ;
; -20.838 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.578     ; 6.270      ;
; -20.834 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.574     ; 6.270      ;
; -20.829 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.572     ; 6.273      ;
; -20.824 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.579     ; 6.285      ;
; -20.823 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.579     ; 6.286      ;
; -20.821 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.577     ; 6.286      ;
; -20.527 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 30.437     ; 10.109     ;
; -20.527 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 30.442     ; 10.114     ;
; -20.523 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 30.438     ; 10.114     ;
; -20.518 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 30.436     ; 10.117     ;
; -20.513 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 30.443     ; 10.129     ;
; -20.512 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.401     ; 6.919      ;
; -20.512 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.406     ; 6.924      ;
; -20.512 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 30.443     ; 10.130     ;
; -20.510 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 30.441     ; 10.130     ;
; -20.508 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.402     ; 6.924      ;
; -20.503 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.400     ; 6.927      ;
; -20.498 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.407     ; 6.939      ;
; -20.497 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.407     ; 6.940      ;
; -20.495 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.405     ; 6.940      ;
; -20.468 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 30.265     ; 9.996      ;
; -20.468 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 30.270     ; 10.001     ;
; -20.464 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 30.266     ; 10.001     ;
; -20.459 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 30.264     ; 10.004     ;
; -20.454 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 30.271     ; 10.016     ;
; -20.453 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 30.271     ; 10.017     ;
; -20.451 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 30.269     ; 10.017     ;
; -20.184 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.573     ; 6.919      ;
; -20.184 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.578     ; 6.924      ;
; -20.180 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.574     ; 6.924      ;
; -20.175 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.572     ; 6.927      ;
; -20.170 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.579     ; 6.939      ;
; -20.169 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.579     ; 6.940      ;
; -20.167 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.577     ; 6.940      ;
; -20.160 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 30.437     ; 9.996      ;
; -20.160 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 30.442     ; 10.001     ;
; -20.156 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 30.438     ; 10.001     ;
; -20.151 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 30.436     ; 10.004     ;
; -20.146 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 30.443     ; 10.016     ;
; -20.145 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 30.443     ; 10.017     ;
; -20.143 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 30.441     ; 10.017     ;
; -19.875 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 30.265     ; 10.109     ;
; -19.875 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 30.270     ; 10.114     ;
; -19.871 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 30.266     ; 10.114     ;
; -19.866 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 30.264     ; 10.117     ;
; -19.861 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 30.271     ; 10.129     ;
; -19.860 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 30.271     ; 10.130     ;
; -19.858 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 30.269     ; 10.130     ;
; -19.700 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 26.171     ; 6.501      ;
; -19.628 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 26.170     ; 6.572      ;
; -19.606 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 26.168     ; 6.592      ;
; -19.548 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 26.154     ; 6.636      ;
; -19.518 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 26.163     ; 6.675      ;
; -19.476 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 26.163     ; 6.717      ;
; -19.434 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 26.151     ; 6.747      ;
; -19.432 ; mainLogic:inst57|MOVES_COUNT[6]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.401     ; 7.999      ;
; -19.432 ; mainLogic:inst57|MOVES_COUNT[6]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.406     ; 8.004      ;
; -19.428 ; mainLogic:inst57|MOVES_COUNT[6]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.402     ; 8.004      ;
; -19.423 ; mainLogic:inst57|MOVES_COUNT[6]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.400     ; 8.007      ;
; -19.418 ; mainLogic:inst57|MOVES_COUNT[6]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.407     ; 8.019      ;
; -19.417 ; mainLogic:inst57|MOVES_COUNT[6]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.407     ; 8.020      ;
; -19.415 ; mainLogic:inst57|MOVES_COUNT[6]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.405     ; 8.020      ;
; -19.375 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 26.171     ; 6.826      ;
; -19.322 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m1|seg[3] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 29.035     ; 9.912      ;
+---------+----------------------------------+--------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst53|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                                                                                     ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.365 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 0.795      ;
; -0.095 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.065      ;
; -0.093 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.067      ;
; 0.017  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.177      ;
; 0.019  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.179      ;
; 0.129  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.289      ;
; 0.131  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.291      ;
; 0.217  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.714      ; 0.877      ;
; 0.241  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.401      ;
; 0.243  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.403      ;
; 0.346  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.057      ; 1.849      ;
; 0.348  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.057      ; 1.851      ;
; 0.351  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.718      ; 1.515      ;
; 0.353  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.714      ; 1.513      ;
; 0.457  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.714      ; 1.117      ;
; 0.458  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.057      ; 1.961      ;
; 0.460  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.057      ; 1.963      ;
; 0.461  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.718      ; 1.625      ;
; 0.463  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.718      ; 1.627      ;
; 0.510  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.067      ;
; 0.512  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.069      ;
; 0.545  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.776      ;
; 0.546  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.777      ;
; 0.548  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.779      ;
; 0.548  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.779      ;
; 0.549  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.780      ;
; 0.556  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.774      ;
; 0.557  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.774      ;
; 0.557  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.774      ;
; 0.558  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.775      ;
; 0.561  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.778      ;
; 0.561  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.779      ;
; 0.562  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.779      ;
; 0.562  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.779      ;
; 0.562  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.779      ;
; 0.562  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.779      ;
; 0.562  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.780      ;
; 0.563  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.780      ;
; 0.567  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.714      ; 1.227      ;
; 0.569  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.714      ; 1.229      ;
; 0.570  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.057      ; 2.073      ;
; 0.572  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.718      ; 1.737      ;
; 0.575  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.718      ; 1.739      ;
; 0.602  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.159      ;
; 0.604  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.161      ;
; 0.621  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.178      ;
; 0.622  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.179      ;
; 0.623  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.180      ;
; 0.624  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.181      ;
; 0.679  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.714      ; 1.339      ;
; 0.681  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.714      ; 1.341      ;
; 0.714  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.271      ;
; 0.716  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.273      ;
; 0.727  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.284      ;
; 0.729  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.286      ;
; 0.733  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.290      ;
; 0.734  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.291      ;
; 0.735  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.292      ;
; 0.744  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.301      ;
; 0.746  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.303      ;
; 0.791  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.714      ; 1.451      ;
; 0.793  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.714      ; 1.453      ;
; 0.820  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.051      ;
; 0.822  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.053      ;
; 0.823  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.383      ;
; 0.825  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.385      ;
; 0.826  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.383      ;
; 0.828  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.049      ;
; 0.831  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.049      ;
; 0.832  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.049      ;
; 0.833  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.050      ;
; 0.834  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.065      ;
; 0.835  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.052      ;
; 0.836  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.053      ;
; 0.836  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.067      ;
; 0.836  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.067      ;
; 0.839  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.396      ;
; 0.841  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.398      ;
; 0.842  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.402      ;
; 0.844  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.844  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 1.404      ;
; 0.845  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.402      ;
; 0.847  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.068      ;
; 0.848  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.066      ;
; 0.849  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.066      ;
; 0.849  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.066      ;
; 0.849  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.066      ;
; 0.850  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.067      ;
; 0.850  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.068      ;
; 0.851  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.068      ;
; 0.851  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.068      ;
; 0.852  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.069      ;
; 0.856  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.413      ;
; 0.858  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.415      ;
; 0.859  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.861  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.898  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.057      ; 1.901      ;
; 0.903  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.714      ; 1.563      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK_50MHz'                                                                                                                                               ;
+-------+------------------------------------------+------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.286 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[1]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.633      ; 1.076      ;
; 0.288 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[2]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.633      ; 1.078      ;
; 0.359 ; mainLogic:inst57|status.0000000000000011 ; mainLogic:inst57|status.0000000000000011 ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mainLogic:inst57|Stack3_PTR[1]           ; mainLogic:inst57|Stack3_PTR[1]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mainLogic:inst57|Stack3_PTR[3]           ; mainLogic:inst57|Stack3_PTR[3]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mainLogic:inst57|SelectedPOS[0]          ; mainLogic:inst57|SelectedPOS[0]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mainLogic:inst57|SelectedPOS[1]          ; mainLogic:inst57|SelectedPOS[1]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mainLogic:inst57|status.0000000000000001 ; mainLogic:inst57|status.0000000000000001 ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mainLogic:inst57|Stack2_PTR[1]           ; mainLogic:inst57|Stack2_PTR[1]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mainLogic:inst57|Stack2_PTR[3]           ; mainLogic:inst57|Stack2_PTR[3]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mainLogic:inst57|status.0000000000000000 ; mainLogic:inst57|status.0000000000000000 ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mainLogic:inst57|Stack3_PTR[2]           ; mainLogic:inst57|Stack3_PTR[2]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mainLogic:inst57|PB2_HANDLEED            ; mainLogic:inst57|PB2_HANDLEED            ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mainLogic:inst57|PB3_HANDLEED            ; mainLogic:inst57|PB3_HANDLEED            ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; mainLogic:inst57|PB1_HANDLEED            ; mainLogic:inst57|PB1_HANDLEED            ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[0]       ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; mainLogic:inst57|REC_BREAK_TIME          ; mainLogic:inst57|REC_BREAK_TIME          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.060      ; 0.577      ;
; 0.362 ; mainLogic:inst57|Stack2_PTR[0]           ; mainLogic:inst57|Stack2_PTR[0]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; mainLogic:inst57|Stack1_PTR[0]           ; mainLogic:inst57|Stack1_PTR[0]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; mainLogic:inst57|Stack3_PTR[0]           ; mainLogic:inst57|Stack3_PTR[0]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.580      ;
; 0.398 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[3]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.633      ; 1.188      ;
; 0.400 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[4]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.633      ; 1.190      ;
; 0.464 ; mainLogic:inst57|Stack3_PTR[0]           ; mainLogic:inst57|Stack3_PTR[1]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.682      ;
; 0.465 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[11]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.683      ;
; 0.467 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[18]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.685      ;
; 0.510 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[5]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.633      ; 1.300      ;
; 0.512 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[6]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.633      ; 1.302      ;
; 0.515 ; mainLogic:inst57|MOVES_COUNT[10]         ; mainLogic:inst57|bestMoves[7][10]        ; mainLogic:inst57|MOVES_COUNT[10] ; CLK_50MHz   ; 0.000        ; 2.405      ; 3.306      ;
; 0.554 ; mainLogic:inst57|el_time[3]              ; mainLogic:inst57|el_time[3]              ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.076      ; 0.787      ;
; 0.555 ; mainLogic:inst57|el_time[1]              ; mainLogic:inst57|el_time[1]              ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.076      ; 0.788      ;
; 0.556 ; mainLogic:inst57|el_time[6]              ; mainLogic:inst57|el_time[6]              ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.076      ; 0.789      ;
; 0.557 ; mainLogic:inst57|el_time[7]              ; mainLogic:inst57|el_time[7]              ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.076      ; 0.790      ;
; 0.558 ; button_debouncer:inst26|counter[7]       ; button_debouncer:inst26|counter[7]       ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.776      ;
; 0.558 ; button_debouncer:inst26|counter[5]       ; button_debouncer:inst26|counter[5]       ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.776      ;
; 0.559 ; mainLogic:inst57|el_time[8]              ; mainLogic:inst57|el_time[8]              ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.076      ; 0.792      ;
; 0.559 ; button_debouncer:inst26|counter[16]      ; button_debouncer:inst26|counter[16]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.060      ; 0.776      ;
; 0.570 ; mainLogic:inst57|bestResetCounter[3]     ; mainLogic:inst57|bestResetCounter[3]     ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; mainLogic:inst57|bestResetCounter[13]    ; mainLogic:inst57|bestResetCounter[13]    ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; mainLogic:inst57|bestResetCounter[15]    ; mainLogic:inst57|bestResetCounter[15]    ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; mainLogic:inst57|bestResetCounter[1]     ; mainLogic:inst57|bestResetCounter[1]     ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; mainLogic:inst57|bestResetCounter[5]     ; mainLogic:inst57|bestResetCounter[5]     ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; mainLogic:inst57|bestResetCounter[11]    ; mainLogic:inst57|bestResetCounter[11]    ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; button_debouncer:inst26|counter[10]      ; button_debouncer:inst26|counter[10]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.060      ; 0.788      ;
; 0.572 ; mainLogic:inst57|bestResetCounter[6]     ; mainLogic:inst57|bestResetCounter[6]     ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; button_debouncer:inst26|counter[15]      ; button_debouncer:inst26|counter[15]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.060      ; 0.789      ;
; 0.573 ; mainLogic:inst57|bestResetCounter[2]     ; mainLogic:inst57|bestResetCounter[2]     ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; mainLogic:inst57|bestResetCounter[7]     ; mainLogic:inst57|bestResetCounter[7]     ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; mainLogic:inst57|bestResetCounter[9]     ; mainLogic:inst57|bestResetCounter[9]     ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; mainLogic:inst57|el_time[11]             ; mainLogic:inst57|el_time[11]             ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.076      ; 0.807      ;
; 0.574 ; mainLogic:inst57|el_time[5]              ; mainLogic:inst57|el_time[5]              ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.076      ; 0.807      ;
; 0.574 ; mainLogic:inst57|bestResetCounter[14]    ; mainLogic:inst57|bestResetCounter[14]    ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; mainLogic:inst57|bestResetCounter[12]    ; mainLogic:inst57|bestResetCounter[12]    ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; mainLogic:inst57|bestResetCounter[4]     ; mainLogic:inst57|bestResetCounter[4]     ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; mainLogic:inst57|bestResetCounter[8]     ; mainLogic:inst57|bestResetCounter[8]     ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; mainLogic:inst57|bestResetCounter[10]    ; mainLogic:inst57|bestResetCounter[10]    ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.793      ;
; 0.576 ; mainLogic:inst57|el_time[9]              ; mainLogic:inst57|el_time[9]              ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.076      ; 0.809      ;
; 0.576 ; mainLogic:inst57|el_time[0]              ; mainLogic:inst57|el_time[0]              ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.076      ; 0.809      ;
; 0.577 ; mainLogic:inst57|el_time[2]              ; mainLogic:inst57|el_time[2]              ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.076      ; 0.810      ;
; 0.578 ; mainLogic:inst57|el_time[10]             ; mainLogic:inst57|el_time[10]             ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.076      ; 0.811      ;
; 0.578 ; mainLogic:inst57|el_time[4]              ; mainLogic:inst57|el_time[4]              ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.076      ; 0.811      ;
; 0.591 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[0]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.809      ;
; 0.592 ; mainLogic:inst57|bestResetCounter[0]     ; mainLogic:inst57|bestResetCounter[0]     ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.810      ;
; 0.593 ; mainLogic:inst57|MOVES_COUNT[1]          ; mainLogic:inst57|MOVES_COUNT[1]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.788      ;
; 0.593 ; mainLogic:inst57|MOVES_COUNT[10]         ; mainLogic:inst57|MOVES_COUNT[12]         ; mainLogic:inst57|MOVES_COUNT[10] ; CLK_50MHz   ; 0.000        ; 3.085      ; 4.064      ;
; 0.595 ; mainLogic:inst57|MOVES_COUNT[2]          ; mainLogic:inst57|MOVES_COUNT[2]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.790      ;
; 0.611 ; mainLogic:inst57|MOVES_COUNT[3]          ; mainLogic:inst57|MOVES_COUNT[3]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.806      ;
; 0.612 ; mainLogic:inst57|MOVES_COUNT[5]          ; mainLogic:inst57|MOVES_COUNT[5]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.807      ;
; 0.613 ; mainLogic:inst57|MOVES_COUNT[6]          ; mainLogic:inst57|MOVES_COUNT[6]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.808      ;
; 0.614 ; mainLogic:inst57|MOVES_COUNT[7]          ; mainLogic:inst57|MOVES_COUNT[7]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.809      ;
; 0.614 ; mainLogic:inst57|MOVES_COUNT[9]          ; mainLogic:inst57|MOVES_COUNT[9]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.809      ;
; 0.615 ; mainLogic:inst57|MOVES_COUNT[4]          ; mainLogic:inst57|MOVES_COUNT[4]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.810      ;
; 0.616 ; mainLogic:inst57|MOVES_COUNT[8]          ; mainLogic:inst57|MOVES_COUNT[8]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.038      ; 0.811      ;
; 0.622 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[7]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.633      ; 1.412      ;
; 0.624 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[8]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.633      ; 1.414      ;
; 0.632 ; mainLogic:inst57|MOVES_COUNT[10]         ; mainLogic:inst57|MOVES_COUNT[15]         ; mainLogic:inst57|MOVES_COUNT[10] ; CLK_50MHz   ; 0.000        ; 3.085      ; 4.103      ;
; 0.642 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[4]       ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.860      ;
; 0.642 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[13]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.860      ;
; 0.645 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[3]       ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.863      ;
; 0.646 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[20]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.864      ;
; 0.646 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[12]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.864      ;
; 0.647 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[19]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.865      ;
; 0.649 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[14]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.867      ;
; 0.649 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[17]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.867      ;
; 0.650 ; button_debouncer:inst|data_in_1          ; button_debouncer:inst|data_in_2          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.868      ;
; 0.654 ; button_debouncer:inst|data_in_0          ; button_debouncer:inst|data_in_1          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.872      ;
; 0.655 ; mainLogic:inst57|MOVES_COUNT[10]         ; mainLogic:inst57|MOVES_COUNT[14]         ; mainLogic:inst57|MOVES_COUNT[10] ; CLK_50MHz   ; 0.000        ; 3.085      ; 4.126      ;
; 0.659 ; button_debouncer:inst26|data_in_2        ; button_debouncer:inst26|data_in_3        ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.877      ;
; 0.659 ; button_debouncer:inst26|data_in_1        ; button_debouncer:inst26|data_in_2        ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.877      ;
; 0.660 ; button_debouncer:inst49|data_in_0        ; button_debouncer:inst49|data_in_1        ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.878      ;
; 0.694 ; button_debouncer:inst26|counter[9]       ; button_debouncer:inst26|counter[9]       ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.912      ;
; 0.729 ; mainLogic:inst57|MOVES_COUNT[10]         ; mainLogic:inst57|MOVES_COUNT[13]         ; mainLogic:inst57|MOVES_COUNT[10] ; CLK_50MHz   ; 0.000        ; 3.085      ; 4.200      ;
; 0.733 ; button_debouncer:inst26|counter[2]       ; button_debouncer:inst26|counter[8]       ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.951      ;
; 0.734 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[9]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.633      ; 1.524      ;
; 0.735 ; button_debouncer:inst26|counter[2]       ; button_debouncer:inst26|counter[2]       ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.953      ;
; 0.736 ; button_debouncer:inst26|counter[2]       ; button_debouncer:inst26|counter[6]       ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.954      ;
; 0.751 ; mainLogic:inst57|Stack3_PTR[1]           ; mainLogic:inst57|Stack3_PTR[2]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.969      ;
; 0.752 ; mainLogic:inst57|MOVES_COUNT[10]         ; mainLogic:inst57|MOVES_COUNT[11]         ; mainLogic:inst57|MOVES_COUNT[10] ; CLK_50MHz   ; 0.000        ; 3.085      ; 4.223      ;
; 0.762 ; mainLogic:inst57|Stack2_PTR[0]           ; mainLogic:inst57|Stack2_PTR[1]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 0.980      ;
; 0.801 ; mainLogic:inst57|Stack1_PTR[3]           ; mainLogic:inst57|Stack1_PTR[3]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.062      ; 1.020      ;
; 0.814 ; mainLogic:inst57|Stack2_PTR[2]           ; mainLogic:inst57|Stack2_PTR[2]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.061      ; 1.032      ;
+-------+------------------------------------------+------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst47|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                           ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.343 ; VGAHandler:inst2|nowLine[620]  ; VGAHandler:inst2|nowLine[620]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; VGAHandler:inst2|nowLine[619]  ; VGAHandler:inst2|nowLine[619]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; VGAHandler:inst2|nowLine[630]  ; VGAHandler:inst2|nowLine[630]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; VGAHandler:inst2|nowLine[631]  ; VGAHandler:inst2|nowLine[631]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; VGAHandler:inst2|nowLine[625]  ; VGAHandler:inst2|nowLine[625]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; VGAHandler:inst2|nowLine[623]  ; VGAHandler:inst2|nowLine[623]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; VGAHandler:inst2|nowLine[624]  ; VGAHandler:inst2|nowLine[624]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; VGAHandler:inst2|nowLine[633]  ; VGAHandler:inst2|nowLine[633]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; VGAHandler:inst2|nowLine[634]  ; VGAHandler:inst2|nowLine[634]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; VGAHandler:inst2|nowLine[632]  ; VGAHandler:inst2|nowLine[632]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; VGAHandler:inst2|V_Status.0100 ; VGAHandler:inst2|V_Status.0100 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 0.577      ;
; 0.358 ; VGAHandler:inst2|v_counter[7]  ; VGAHandler:inst2|v_counter[7]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; VGAHandler:inst2|v_counter[8]  ; VGAHandler:inst2|v_counter[8]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; VGAHandler:inst2|v_counter[5]  ; VGAHandler:inst2|v_counter[5]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAHandler:inst2|V_Status.0001 ; VGAHandler:inst2|V_Status.0001 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAHandler:inst2|V_Status.0011 ; VGAHandler:inst2|V_Status.0011 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAHandler:inst2|V_Status.0010 ; VGAHandler:inst2|V_Status.0010 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAHandler:inst2|V_Status.0000 ; VGAHandler:inst2|V_Status.0000 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAHandler:inst2|v_counter[6]  ; VGAHandler:inst2|v_counter[6]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|H_Status.0011 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAHandler:inst2|H_Status.0010 ; VGAHandler:inst2|H_Status.0010 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAHandler:inst2|H_Status.0001 ; VGAHandler:inst2|H_Status.0001 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGAHandler:inst2|H_Status.0000 ; VGAHandler:inst2|H_Status.0000 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.399 ; VGAHandler:inst2|H_Status.0010 ; VGAHandler:inst2|VGA_HS        ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.617      ;
; 0.550 ; VGAHandler:inst2|h_counter[3]  ; VGAHandler:inst2|h_counter[3]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.551 ; VGAHandler:inst2|h_counter[1]  ; VGAHandler:inst2|h_counter[1]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.769      ;
; 0.554 ; VGAHandler:inst2|h_counter[2]  ; VGAHandler:inst2|h_counter[2]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.570 ; VGAHandler:inst2|h_pos[13]     ; VGAHandler:inst2|h_pos[13]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGAHandler:inst2|h_pos[3]      ; VGAHandler:inst2|h_pos[3]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570 ; VGAHandler:inst2|h_counter[13] ; VGAHandler:inst2|h_counter[13] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571 ; VGAHandler:inst2|h_pos[15]     ; VGAHandler:inst2|h_pos[15]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; VGAHandler:inst2|h_pos[11]     ; VGAHandler:inst2|h_pos[11]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; VGAHandler:inst2|h_pos[5]      ; VGAHandler:inst2|h_pos[5]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; VGAHandler:inst2|h_pos[1]      ; VGAHandler:inst2|h_pos[1]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; VGAHandler:inst2|h_counter[11] ; VGAHandler:inst2|h_counter[11] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; VGAHandler:inst2|h_counter[15] ; VGAHandler:inst2|h_counter[15] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571 ; VGAHandler:inst2|h_counter[5]  ; VGAHandler:inst2|h_counter[5]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; VGAHandler:inst2|h_pos[6]      ; VGAHandler:inst2|h_pos[6]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; VGAHandler:inst2|h_counter[0]  ; VGAHandler:inst2|h_counter[0]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572 ; VGAHandler:inst2|h_counter[6]  ; VGAHandler:inst2|h_counter[6]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; VGAHandler:inst2|h_pos[9]      ; VGAHandler:inst2|h_pos[9]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGAHandler:inst2|h_pos[7]      ; VGAHandler:inst2|h_pos[7]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGAHandler:inst2|h_pos[2]      ; VGAHandler:inst2|h_pos[2]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGAHandler:inst2|h_counter[9]  ; VGAHandler:inst2|h_counter[9]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573 ; VGAHandler:inst2|h_counter[7]  ; VGAHandler:inst2|h_counter[7]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; VGAHandler:inst2|h_pos[14]     ; VGAHandler:inst2|h_pos[14]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; VGAHandler:inst2|h_counter[14] ; VGAHandler:inst2|h_counter[14] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; VGAHandler:inst2|h_pos[10]     ; VGAHandler:inst2|h_pos[10]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; VGAHandler:inst2|h_pos[12]     ; VGAHandler:inst2|h_pos[12]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; VGAHandler:inst2|h_pos[8]      ; VGAHandler:inst2|h_pos[8]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; VGAHandler:inst2|h_pos[4]      ; VGAHandler:inst2|h_pos[4]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; VGAHandler:inst2|h_counter[12] ; VGAHandler:inst2|h_counter[12] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; VGAHandler:inst2|h_counter[10] ; VGAHandler:inst2|h_counter[10] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; VGAHandler:inst2|h_counter[8]  ; VGAHandler:inst2|h_counter[8]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575 ; VGAHandler:inst2|h_counter[4]  ; VGAHandler:inst2|h_counter[4]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.592 ; VGAHandler:inst2|h_pos[0]      ; VGAHandler:inst2|h_pos[0]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.810      ;
; 0.825 ; VGAHandler:inst2|h_counter[1]  ; VGAHandler:inst2|h_counter[2]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.043      ;
; 0.825 ; VGAHandler:inst2|h_counter[3]  ; VGAHandler:inst2|h_counter[4]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.043      ;
; 0.826 ; VGAHandler:inst2|V_Status.0000 ; VGAHandler:inst2|V_Status.0100 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.407      ;
; 0.839 ; VGAHandler:inst2|h_counter[0]  ; VGAHandler:inst2|h_counter[1]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.057      ;
; 0.841 ; VGAHandler:inst2|h_counter[2]  ; VGAHandler:inst2|h_counter[3]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.059      ;
; 0.841 ; VGAHandler:inst2|h_counter[0]  ; VGAHandler:inst2|h_counter[2]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.059      ;
; 0.843 ; VGAHandler:inst2|h_counter[2]  ; VGAHandler:inst2|h_counter[4]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.061      ;
; 0.844 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|v_counter[11] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.062      ;
; 0.845 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|v_counter[15] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGAHandler:inst2|h_pos[1]      ; VGAHandler:inst2|h_pos[2]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGAHandler:inst2|h_pos[13]     ; VGAHandler:inst2|h_pos[14]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGAHandler:inst2|h_counter[13] ; VGAHandler:inst2|h_counter[14] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.845 ; VGAHandler:inst2|h_pos[3]      ; VGAHandler:inst2|h_pos[4]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.846 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|v_counter[12] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.846 ; VGAHandler:inst2|h_pos[5]      ; VGAHandler:inst2|h_pos[6]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.846 ; VGAHandler:inst2|h_counter[5]  ; VGAHandler:inst2|h_counter[6]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.846 ; VGAHandler:inst2|h_pos[11]     ; VGAHandler:inst2|h_pos[12]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.846 ; VGAHandler:inst2|h_counter[11] ; VGAHandler:inst2|h_counter[12] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.064      ;
; 0.847 ; VGAHandler:inst2|h_pos[9]      ; VGAHandler:inst2|h_pos[10]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.847 ; VGAHandler:inst2|h_pos[7]      ; VGAHandler:inst2|h_pos[8]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.847 ; VGAHandler:inst2|h_counter[9]  ; VGAHandler:inst2|h_counter[10] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.847 ; VGAHandler:inst2|h_counter[7]  ; VGAHandler:inst2|h_counter[8]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.065      ;
; 0.850 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|v_counter[9]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.068      ;
; 0.850 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|v_counter[10] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.068      ;
; 0.850 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|v_counter[13] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.068      ;
; 0.852 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|v_counter[14] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.070      ;
; 0.859 ; VGAHandler:inst2|h_pos[0]      ; VGAHandler:inst2|h_pos[1]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.077      ;
; 0.860 ; VGAHandler:inst2|h_pos[2]      ; VGAHandler:inst2|h_pos[3]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; VGAHandler:inst2|h_pos[6]      ; VGAHandler:inst2|h_pos[7]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.860 ; VGAHandler:inst2|h_counter[6]  ; VGAHandler:inst2|h_counter[7]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.861 ; VGAHandler:inst2|h_pos[14]     ; VGAHandler:inst2|h_pos[15]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGAHandler:inst2|h_counter[14] ; VGAHandler:inst2|h_counter[15] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.861 ; VGAHandler:inst2|h_pos[0]      ; VGAHandler:inst2|h_pos[2]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.079      ;
; 0.862 ; VGAHandler:inst2|h_pos[12]     ; VGAHandler:inst2|h_pos[13]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGAHandler:inst2|h_counter[12] ; VGAHandler:inst2|h_counter[13] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGAHandler:inst2|h_pos[10]     ; VGAHandler:inst2|h_pos[11]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGAHandler:inst2|h_pos[4]      ; VGAHandler:inst2|h_pos[5]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGAHandler:inst2|h_counter[10] ; VGAHandler:inst2|h_counter[11] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGAHandler:inst2|h_counter[4]  ; VGAHandler:inst2|h_counter[5]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGAHandler:inst2|h_pos[8]      ; VGAHandler:inst2|h_pos[9]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGAHandler:inst2|h_counter[8]  ; VGAHandler:inst2|h_counter[9]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGAHandler:inst2|h_pos[2]      ; VGAHandler:inst2|h_pos[4]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGAHandler:inst2|h_pos[6]      ; VGAHandler:inst2|h_pos[8]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
; 0.862 ; VGAHandler:inst2|h_counter[6]  ; VGAHandler:inst2|h_counter[8]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.080      ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]'                                                                                                                                             ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.385 ; inst55    ; inst55  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.038      ; 0.580      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'mainLogic:inst57|MOVES_COUNT[10]'                                                                                                             ;
+---------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                       ;
+---------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------------------------------+
; -19.992 ; -19.992      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|Mux7~0clkctrl|inclk[0]                                             ;
; -19.992 ; -19.992      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|Mux7~0clkctrl|outclk                                               ;
; -19.973 ; -19.973      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|Mux7~0|combout                                                     ;
; -19.960 ; -19.960      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[6]                                         ;
; -19.959 ; -19.959      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[2]|datac                                                       ;
; -19.959 ; -19.959      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[3]|datac                                                       ;
; -19.958 ; -19.958      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[0]|datac                                                       ;
; -19.958 ; -19.958      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[1]|datac                                                       ;
; -19.958 ; -19.958      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[4]|datac                                                       ;
; -19.958 ; -19.958      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[5]|datac                                                       ;
; -19.958 ; -19.958      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[6]|datac                                                       ;
; -19.958 ; -19.958      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[2]                                         ;
; -19.958 ; -19.958      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[3]                                         ;
; -19.957 ; -19.957      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[0]                                         ;
; -19.957 ; -19.957      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[1]                                         ;
; -19.957 ; -19.957      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[4]                                         ;
; -19.957 ; -19.957      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[5]                                         ;
; -19.947 ; -19.947      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[1]                                         ;
; -19.947 ; -19.947      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[4]                                         ;
; -19.947 ; -19.947      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[5]                                         ;
; -19.946 ; -19.946      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[1]|datac                                                       ;
; -19.946 ; -19.946      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[4]|datac                                                       ;
; -19.946 ; -19.946      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[5]|datac                                                       ;
; -19.946 ; -19.946      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[6]|datac                                                       ;
; -19.946 ; -19.946      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[3]                                         ;
; -19.945 ; -19.945      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[3]|datac                                                       ;
; -19.945 ; -19.945      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[0]                                         ;
; -19.945 ; -19.945      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[2]                                         ;
; -19.944 ; -19.944      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[0]|datac                                                       ;
; -19.944 ; -19.944      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[2]|datac                                                       ;
; -19.944 ; -19.944      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[6]                                         ;
; -19.929 ; -19.929      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0|combout                                                     ;
; -19.910 ; -19.910      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0clkctrl|inclk[0]                                             ;
; -19.910 ; -19.910      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0clkctrl|outclk                                               ;
; -19.709 ; -19.709      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0clkctrl|inclk[0]                                             ;
; -19.709 ; -19.709      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0clkctrl|outclk                                               ;
; -19.690 ; -19.690      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0|combout                                                     ;
; -19.677 ; -19.677      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[6]                                         ;
; -19.676 ; -19.676      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[2]|datac                                                       ;
; -19.676 ; -19.676      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[3]|datac                                                       ;
; -19.675 ; -19.675      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[0]|datac                                                       ;
; -19.675 ; -19.675      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[1]|datac                                                       ;
; -19.675 ; -19.675      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[4]|datac                                                       ;
; -19.675 ; -19.675      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[5]|datac                                                       ;
; -19.675 ; -19.675      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[6]|datac                                                       ;
; -19.675 ; -19.675      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[2]                                         ;
; -19.675 ; -19.675      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[3]                                         ;
; -19.674 ; -19.674      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[0]                                         ;
; -19.674 ; -19.674      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[1]                                         ;
; -19.674 ; -19.674      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[4]                                         ;
; -19.674 ; -19.674      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[5]                                         ;
; -19.618 ; -19.618      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[1]                                         ;
; -19.618 ; -19.618      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[4]                                         ;
; -19.618 ; -19.618      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[5]                                         ;
; -19.617 ; -19.617      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[1]|datac                                                       ;
; -19.617 ; -19.617      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[4]|datac                                                       ;
; -19.617 ; -19.617      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[5]|datac                                                       ;
; -19.617 ; -19.617      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[6]|datac                                                       ;
; -19.617 ; -19.617      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[3]                                         ;
; -19.616 ; -19.616      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[3]|datac                                                       ;
; -19.616 ; -19.616      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[0]                                         ;
; -19.616 ; -19.616      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[2]                                         ;
; -19.615 ; -19.615      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[0]|datac                                                       ;
; -19.615 ; -19.615      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[2]|datac                                                       ;
; -19.615 ; -19.615      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[6]                                         ;
; -19.600 ; -19.600      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|Mux7~0|combout                                                     ;
; -19.581 ; -19.581      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|Mux7~0clkctrl|inclk[0]                                             ;
; -19.581 ; -19.581      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|Mux7~0clkctrl|outclk                                               ;
; -19.126 ; -19.126      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[1]                                         ;
; -19.126 ; -19.126      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[2]                                         ;
; -19.126 ; -19.126      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[3]                                         ;
; -19.124 ; -19.124      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[4]                                         ;
; -19.124 ; -19.124      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[6]                                         ;
; -19.123 ; -19.123      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[0]                                         ;
; -19.123 ; -19.123      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[5]                                         ;
; -19.117 ; -19.117      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[1]|datad                                                       ;
; -19.117 ; -19.117      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[2]|datad                                                       ;
; -19.117 ; -19.117      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[3]|datad                                                       ;
; -19.115 ; -19.115      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[4]|datad                                                       ;
; -19.115 ; -19.115      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[6]|datad                                                       ;
; -19.114 ; -19.114      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[0]|datad                                                       ;
; -19.114 ; -19.114      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[5]|datad                                                       ;
; -19.098 ; -19.098      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst60|move1_ins|WideOr58~0clkctrl|inclk[0]                                  ;
; -19.098 ; -19.098      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst60|move1_ins|WideOr58~0clkctrl|outclk                                    ;
; -19.048 ; -19.048      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst60|move1_ins|WideOr58~0|combout                                          ;
; -18.972 ; -18.972      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7|cout    ;
; -18.972 ; -18.972      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8|cin     ;
; -18.969 ; -18.969      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0|datac                                                       ;
; -18.938 ; -18.938      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8|combout ;
; -18.911 ; -18.911      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst60|move1_ins|WideOr58~0|combout                                          ;
; -18.880 ; -18.880      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8|combout ;
; -18.863 ; -18.863      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst60|move1_ins|WideOr58~0clkctrl|inclk[0]                                  ;
; -18.863 ; -18.863      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst60|move1_ins|WideOr58~0clkctrl|outclk                                    ;
; -18.848 ; -18.848      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m1|seg[0]|datad                                                       ;
; -18.848 ; -18.848      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m1|seg[5]|datad                                                       ;
; -18.848 ; -18.848      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0|datac                                                       ;
; -18.846 ; -18.846      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m1|seg[4]|datad                                                       ;
; -18.846 ; -18.846      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m1|seg[6]|datad                                                       ;
; -18.845 ; -18.845      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m1|seg[1]|datad                                                       ;
; -18.845 ; -18.845      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m1|seg[2]|datad                                                       ;
+---------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]'                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                            ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst55                                                                          ;
; -0.806 ; -0.622       ; 0.184          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst55                                                                          ;
; -0.691 ; -0.475       ; 0.216          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst55                                                                          ;
; -0.644 ; -0.644       ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst55|clk                                                                      ;
; -0.627 ; -0.627       ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; -0.467 ; -0.467       ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; -0.451 ; -0.451       ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst55|clk                                                                      ;
; 0.323  ; 0.323        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19~0|combout       ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin             ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout            ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin             ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout            ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin             ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout            ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin             ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout            ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cin             ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cout            ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cin             ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cout            ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cin             ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cout            ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cin             ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cout            ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19~0|cin           ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cin              ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cout             ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cin              ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cout             ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cin              ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cout             ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cin              ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cout             ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cin              ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cout             ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cin              ;
; 0.394  ; 0.394        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cout             ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa            ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|dataa   ;
; 0.419  ; 0.419        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cout_actual|datac                   ;
; 0.432  ; 0.432        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|combout ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin             ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout            ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin             ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout            ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin             ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout            ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin             ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout            ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cin             ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cout            ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cin             ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cout            ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cin             ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cout            ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cin             ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cout            ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19~0|cin           ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cin              ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cout             ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cin              ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cout             ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cin              ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cout             ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cin              ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cout             ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cin              ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cout             ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cin              ;
; 0.488  ; 0.488        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                ;
; 0.565  ; 0.565        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|combout ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cout_actual|datac                   ;
; 0.579  ; 0.579        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19~0|combout       ;
; 0.586  ; 0.586        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|dataa   ;
; 0.588  ; 0.588        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa            ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_50MHz'                                                               ;
+-------+--------------+----------------+-----------------+-----------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                            ;
+-------+--------------+----------------+-----------------+-----------+------------+-----------------------------------+
; 9.664 ; 9.848        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|REC_BREAK_MOVE   ;
; 9.665 ; 9.849        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[0]       ;
; 9.665 ; 9.849        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[10]      ;
; 9.665 ; 9.849        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[11]      ;
; 9.665 ; 9.849        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[1]       ;
; 9.665 ; 9.849        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[2]       ;
; 9.665 ; 9.849        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[3]       ;
; 9.665 ; 9.849        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[4]       ;
; 9.665 ; 9.849        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[5]       ;
; 9.665 ; 9.849        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[6]       ;
; 9.665 ; 9.849        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[7]       ;
; 9.665 ; 9.849        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[8]       ;
; 9.665 ; 9.849        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[9]       ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][15] ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][1]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][2]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][3]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][4]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][5]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][6]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][7]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][8]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][1]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][4]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][5]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][7]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][8]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][9]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][10]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][11]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][12]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][13]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][14]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][15]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][9]   ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][0]   ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][10]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][11]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][12]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][14]  ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][3]   ;
; 9.667 ; 9.851        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][6]   ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][1]  ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][3]  ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][4]  ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][5]  ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][6]  ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][7]  ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][8]  ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][9]  ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][1]  ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][2]  ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][3]  ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][4]  ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][5]  ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][6]  ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][7]  ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][9]  ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[0][8]  ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][15] ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][2]  ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][3]  ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][6]  ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][1]   ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][2]   ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][3]   ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][4]   ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][5]   ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][6]   ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][7]   ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][8]   ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][9]   ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][2]   ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][0]   ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][12]  ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][13]  ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][14]  ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][15]  ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][2]   ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][3]   ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][4]   ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][6]   ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][15]  ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][1]   ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][5]   ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][8]   ;
; 9.669 ; 9.853        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][9]   ;
; 9.670 ; 9.854        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][0]   ;
; 9.670 ; 9.854        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][10]  ;
; 9.670 ; 9.854        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][11]  ;
; 9.670 ; 9.854        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[5][14]  ;
; 9.670 ; 9.854        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[5][15]  ;
; 9.670 ; 9.854        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[7][1]   ;
; 9.670 ; 9.854        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[7][5]   ;
; 9.670 ; 9.854        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[7][8]   ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[7][13]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[7][15]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[7][2]   ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[7][3]   ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[12]      ;
+-------+--------------+----------------+-----------------+-----------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst47|altpll_component|auto_generated|pll1|clk[0]'                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------+
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[17]  ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[18]  ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[22]  ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[23]  ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[25]  ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[417] ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[418] ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[43]  ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[44]  ;
; 19.616 ; 19.832       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[71]  ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[120] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[121] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[133] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[151] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[162] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[164] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[165] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[166] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[167] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[171] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[172] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[174] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[175] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[176] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[177] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[178] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[179] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[180] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[181] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[182] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[183] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[254] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[317] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[318] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[415] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[420] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[467] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[469] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[471] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[472] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[473] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[474] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[476] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[477] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[478] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[479] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[492] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[493] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[494] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[495] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[551] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[552] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[553] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[554] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[555] ;
; 19.618 ; 19.834       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[562] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[0]   ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[104] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[106] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[107] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[108] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[122] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[123] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[124] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[126] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[149] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[168] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[173] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[193] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[198] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[199] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[209] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[210] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[211] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[224] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[225] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[226] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[227] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[248] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[27]  ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[28]  ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[302] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[304] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[305] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[328] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[329] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[32]  ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[338] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[339] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[33]  ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[36]  ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[377] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[378] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[379] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[37]  ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[388] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[389] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[391] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[392] ;
; 19.619 ; 19.835       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[393] ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst53|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                     ;
+------------+--------------+----------------+------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                            ;
+------------+--------------+----------------+------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; 99999.754  ; 99999.970    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ;
; 99999.754  ; 99999.970    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ;
; 99999.754  ; 99999.970    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ;
; 99999.754  ; 99999.970    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ;
; 99999.754  ; 99999.970    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ;
; 99999.755  ; 99999.971    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ;
; 99999.755  ; 99999.971    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ;
; 99999.755  ; 99999.971    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ;
; 99999.755  ; 99999.971    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ;
; 99999.755  ; 99999.971    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ;
; 99999.755  ; 99999.971    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ;
; 99999.755  ; 99999.971    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ;
; 99999.755  ; 99999.971    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ;
; 99999.755  ; 99999.971    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ;
; 99999.755  ; 99999.971    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ;
; 99999.756  ; 99999.972    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ;
; 99999.756  ; 99999.972    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ;
; 99999.756  ; 99999.972    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ;
; 99999.756  ; 99999.972    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ;
; 99999.756  ; 99999.972    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ;
; 99999.842  ; 100000.026   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ;
; 99999.842  ; 100000.026   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ;
; 99999.842  ; 100000.026   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ;
; 99999.842  ; 100000.026   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ;
; 99999.842  ; 100000.026   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ;
; 99999.843  ; 100000.027   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ;
; 99999.843  ; 100000.027   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ;
; 99999.843  ; 100000.027   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ;
; 99999.843  ; 100000.027   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ;
; 99999.843  ; 100000.027   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ;
; 99999.843  ; 100000.027   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ;
; 99999.843  ; 100000.027   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ;
; 99999.843  ; 100000.027   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ;
; 99999.843  ; 100000.027   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ;
; 99999.843  ; 100000.027   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ;
; 99999.845  ; 100000.029   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ;
; 99999.845  ; 100000.029   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ;
; 99999.845  ; 100000.029   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ;
; 99999.845  ; 100000.029   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ;
; 99999.845  ; 100000.029   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ;
; 99999.986  ; 99999.986    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst53|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 99999.986  ; 99999.986    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst53|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 99999.993  ; 99999.993    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 99999.993  ; 99999.993    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 99999.993  ; 99999.993    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 99999.993  ; 99999.993    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 99999.993  ; 99999.993    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 99999.995  ; 99999.995    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 99999.995  ; 99999.995    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 99999.995  ; 99999.995    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 99999.995  ; 99999.995    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 99999.995  ; 99999.995    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 99999.995  ; 99999.995    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 99999.995  ; 99999.995    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 99999.995  ; 99999.995    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 99999.995  ; 99999.995    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 99999.995  ; 99999.995    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 99999.996  ; 99999.996    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 99999.996  ; 99999.996    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 99999.996  ; 99999.996    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 99999.996  ; 99999.996    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 99999.996  ; 99999.996    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 100000.004 ; 100000.004   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 100000.004 ; 100000.004   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 100000.004 ; 100000.004   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 100000.004 ; 100000.004   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 100000.004 ; 100000.004   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 100000.005 ; 100000.005   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 100000.005 ; 100000.005   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 100000.005 ; 100000.005   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 100000.005 ; 100000.005   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 100000.005 ; 100000.005   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 100000.005 ; 100000.005   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 100000.005 ; 100000.005   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 100000.005 ; 100000.005   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 100000.005 ; 100000.005   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 100000.005 ; 100000.005   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 100000.006 ; 100000.006   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 100000.006 ; 100000.006   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 100000.006 ; 100000.006   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 100000.006 ; 100000.006   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 100000.006 ; 100000.006   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 100000.013 ; 100000.013   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst53|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 100000.013 ; 100000.013   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst53|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ;
+------------+--------------+----------------+------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; BTN1       ; CLK_50MHz  ; 1.198 ; 1.611 ; Rise       ; CLK_50MHz       ;
; BTN2       ; CLK_50MHz  ; 1.218 ; 1.628 ; Rise       ; CLK_50MHz       ;
; BTN3       ; CLK_50MHz  ; 1.217 ; 1.625 ; Rise       ; CLK_50MHz       ;
; SW[*]      ; CLK_50MHz  ; 7.605 ; 8.096 ; Rise       ; CLK_50MHz       ;
;  SW[0]     ; CLK_50MHz  ; 7.605 ; 8.096 ; Rise       ; CLK_50MHz       ;
; SW_SEL[*]  ; CLK_50MHz  ; 8.024 ; 8.684 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[7] ; CLK_50MHz  ; 7.631 ; 8.190 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[8] ; CLK_50MHz  ; 8.024 ; 8.684 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[9] ; CLK_50MHz  ; 6.721 ; 7.343 ; Rise       ; CLK_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; BTN1       ; CLK_50MHz  ; -0.855 ; -1.257 ; Rise       ; CLK_50MHz       ;
; BTN2       ; CLK_50MHz  ; -0.874 ; -1.272 ; Rise       ; CLK_50MHz       ;
; BTN3       ; CLK_50MHz  ; -0.873 ; -1.270 ; Rise       ; CLK_50MHz       ;
; SW[*]      ; CLK_50MHz  ; -1.747 ; -2.208 ; Rise       ; CLK_50MHz       ;
;  SW[0]     ; CLK_50MHz  ; -1.747 ; -2.208 ; Rise       ; CLK_50MHz       ;
; SW_SEL[*]  ; CLK_50MHz  ; -2.219 ; -2.675 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[7] ; CLK_50MHz  ; -2.219 ; -2.675 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[8] ; CLK_50MHz  ; -2.434 ; -2.914 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[9] ; CLK_50MHz  ; -2.354 ; -2.889 ; Rise       ; CLK_50MHz       ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------------------------+
; VGA_B[*]  ; CLK_50MHz                        ; 4.356  ; 4.397  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLK_50MHz                        ; 3.670  ; 3.742  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLK_50MHz                        ; 3.655  ; 3.728  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLK_50MHz                        ; 4.356  ; 4.397  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLK_50MHz                        ; 3.974  ; 4.057  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLK_50MHz                        ; 4.897  ; 4.970  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLK_50MHz                        ; 4.429  ; 4.445  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLK_50MHz                        ; 4.175  ; 4.287  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLK_50MHz                        ; 4.897  ; 4.970  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLK_50MHz                        ; 4.093  ; 4.126  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLK_50MHz                        ; 4.055  ; 4.092  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLK_50MHz                        ; 4.217  ; 4.342  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLK_50MHz                        ; 3.963  ; 4.050  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLK_50MHz                        ; 4.217  ; 4.342  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLK_50MHz                        ; 4.184  ; 4.265  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLK_50MHz                        ; 3.961  ; 4.064  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLK_50MHz                        ; 4.060  ; 4.095  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; SEG7[*]   ; mainLogic:inst57|MOVES_COUNT[10] ; 33.765 ; 33.674 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[0]  ; mainLogic:inst57|MOVES_COUNT[10] ; 28.191 ; 28.198 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[1]  ; mainLogic:inst57|MOVES_COUNT[10] ; 28.142 ; 28.130 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[2]  ; mainLogic:inst57|MOVES_COUNT[10] ; 27.578 ; 27.565 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[3]  ; mainLogic:inst57|MOVES_COUNT[10] ; 28.544 ; 28.502 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[4]  ; mainLogic:inst57|MOVES_COUNT[10] ; 27.666 ; 27.681 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[5]  ; mainLogic:inst57|MOVES_COUNT[10] ; 28.590 ; 28.574 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[6]  ; mainLogic:inst57|MOVES_COUNT[10] ; 28.508 ; 28.481 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[8]  ; mainLogic:inst57|MOVES_COUNT[10] ; 33.272 ; 33.185 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[9]  ; mainLogic:inst57|MOVES_COUNT[10] ; 33.249 ; 33.157 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.493 ; 33.406 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[11] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.515 ; 33.418 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[12] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.484 ; 33.391 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[13] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.398 ; 33.366 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[14] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.765 ; 33.674 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[16] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.314 ; 33.235 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[17] ; mainLogic:inst57|MOVES_COUNT[10] ; 32.799 ; 32.783 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[18] ; mainLogic:inst57|MOVES_COUNT[10] ; 32.892 ; 32.831 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[19] ; mainLogic:inst57|MOVES_COUNT[10] ; 32.363 ; 32.370 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[20] ; mainLogic:inst57|MOVES_COUNT[10] ; 32.596 ; 32.600 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[21] ; mainLogic:inst57|MOVES_COUNT[10] ; 32.757 ; 32.771 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[22] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.120 ; 33.058 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[24] ; mainLogic:inst57|MOVES_COUNT[10] ; 23.827 ; 23.827 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[25] ; mainLogic:inst57|MOVES_COUNT[10] ; 22.856 ; 22.786 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[26] ; mainLogic:inst57|MOVES_COUNT[10] ; 23.130 ; 23.012 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[27] ; mainLogic:inst57|MOVES_COUNT[10] ; 23.036 ; 22.996 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[28] ; mainLogic:inst57|MOVES_COUNT[10] ; 22.487 ; 22.447 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[29] ; mainLogic:inst57|MOVES_COUNT[10] ; 22.835 ; 22.814 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[30] ; mainLogic:inst57|MOVES_COUNT[10] ; 22.900 ; 22.828 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
; SEG7[*]   ; mainLogic:inst57|MOVES_COUNT[10] ; 33.937 ; 33.846 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[0]  ; mainLogic:inst57|MOVES_COUNT[10] ; 28.237 ; 28.244 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[1]  ; mainLogic:inst57|MOVES_COUNT[10] ; 28.188 ; 28.176 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[2]  ; mainLogic:inst57|MOVES_COUNT[10] ; 27.624 ; 27.611 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[3]  ; mainLogic:inst57|MOVES_COUNT[10] ; 28.590 ; 28.548 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[4]  ; mainLogic:inst57|MOVES_COUNT[10] ; 27.712 ; 27.727 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[5]  ; mainLogic:inst57|MOVES_COUNT[10] ; 28.636 ; 28.620 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[6]  ; mainLogic:inst57|MOVES_COUNT[10] ; 28.554 ; 28.527 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[8]  ; mainLogic:inst57|MOVES_COUNT[10] ; 33.444 ; 33.357 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[9]  ; mainLogic:inst57|MOVES_COUNT[10] ; 33.421 ; 33.329 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.665 ; 33.578 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[11] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.687 ; 33.590 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[12] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.656 ; 33.563 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[13] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.570 ; 33.538 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[14] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.937 ; 33.846 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[16] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.417 ; 33.338 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[17] ; mainLogic:inst57|MOVES_COUNT[10] ; 32.902 ; 32.886 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[18] ; mainLogic:inst57|MOVES_COUNT[10] ; 32.995 ; 32.934 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[19] ; mainLogic:inst57|MOVES_COUNT[10] ; 32.466 ; 32.473 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[20] ; mainLogic:inst57|MOVES_COUNT[10] ; 32.699 ; 32.703 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[21] ; mainLogic:inst57|MOVES_COUNT[10] ; 32.860 ; 32.874 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[22] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.223 ; 33.161 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[24] ; mainLogic:inst57|MOVES_COUNT[10] ; 23.912 ; 23.912 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[25] ; mainLogic:inst57|MOVES_COUNT[10] ; 22.941 ; 22.871 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[26] ; mainLogic:inst57|MOVES_COUNT[10] ; 23.215 ; 23.097 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[27] ; mainLogic:inst57|MOVES_COUNT[10] ; 23.121 ; 23.081 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[28] ; mainLogic:inst57|MOVES_COUNT[10] ; 22.572 ; 22.532 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[29] ; mainLogic:inst57|MOVES_COUNT[10] ; 22.920 ; 22.899 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[30] ; mainLogic:inst57|MOVES_COUNT[10] ; 22.985 ; 22.913 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------------------------+
; VGA_B[*]  ; CLK_50MHz                        ; 3.220  ; 3.289  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLK_50MHz                        ; 3.234  ; 3.303  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLK_50MHz                        ; 3.220  ; 3.289  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLK_50MHz                        ; 3.893  ; 3.931  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLK_50MHz                        ; 3.526  ; 3.605  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLK_50MHz                        ; 3.640  ; 3.672  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLK_50MHz                        ; 3.963  ; 3.978  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLK_50MHz                        ; 3.719  ; 3.825  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLK_50MHz                        ; 4.412  ; 4.481  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLK_50MHz                        ; 3.640  ; 3.672  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLK_50MHz                        ; 3.604  ; 3.639  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLK_50MHz                        ; 3.514  ; 3.599  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLK_50MHz                        ; 3.516  ; 3.599  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLK_50MHz                        ; 3.759  ; 3.878  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLK_50MHz                        ; 3.727  ; 3.805  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLK_50MHz                        ; 3.514  ; 3.612  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLK_50MHz                        ; 3.609  ; 3.642  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; SEG7[*]   ; mainLogic:inst57|MOVES_COUNT[10] ; 9.646  ; 9.606  ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[0]  ; mainLogic:inst57|MOVES_COUNT[10] ; 14.231 ; 14.236 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[1]  ; mainLogic:inst57|MOVES_COUNT[10] ; 14.184 ; 14.170 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[2]  ; mainLogic:inst57|MOVES_COUNT[10] ; 13.642 ; 13.628 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[3]  ; mainLogic:inst57|MOVES_COUNT[10] ; 14.570 ; 14.528 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[4]  ; mainLogic:inst57|MOVES_COUNT[10] ; 13.727 ; 13.739 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[5]  ; mainLogic:inst57|MOVES_COUNT[10] ; 14.614 ; 14.596 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[6]  ; mainLogic:inst57|MOVES_COUNT[10] ; 14.535 ; 14.507 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[8]  ; mainLogic:inst57|MOVES_COUNT[10] ; 12.895 ; 12.809 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[9]  ; mainLogic:inst57|MOVES_COUNT[10] ; 12.872 ; 12.782 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.106 ; 13.021 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[11] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.127 ; 13.032 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[12] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.098 ; 13.006 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[13] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.015 ; 12.981 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[14] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.368 ; 13.278 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[16] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.637 ; 13.559 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[17] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.143 ; 13.126 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[18] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.233 ; 13.173 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[19] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.724 ; 12.729 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[20] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.948 ; 12.951 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[21] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.105 ; 13.115 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[22] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.451 ; 13.390 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[24] ; mainLogic:inst57|MOVES_COUNT[10] ; 10.935 ; 10.932 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[25] ; mainLogic:inst57|MOVES_COUNT[10] ; 9.999  ; 9.930  ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[26] ; mainLogic:inst57|MOVES_COUNT[10] ; 10.265 ; 10.150 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[27] ; mainLogic:inst57|MOVES_COUNT[10] ; 10.174 ; 10.133 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[28] ; mainLogic:inst57|MOVES_COUNT[10] ; 9.646  ; 9.606  ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[29] ; mainLogic:inst57|MOVES_COUNT[10] ; 9.980  ; 9.958  ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[30] ; mainLogic:inst57|MOVES_COUNT[10] ; 10.042 ; 9.971  ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
; SEG7[*]   ; mainLogic:inst57|MOVES_COUNT[10] ; 10.154 ; 10.114 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[0]  ; mainLogic:inst57|MOVES_COUNT[10] ; 14.296 ; 14.301 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[1]  ; mainLogic:inst57|MOVES_COUNT[10] ; 14.249 ; 14.235 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[2]  ; mainLogic:inst57|MOVES_COUNT[10] ; 13.707 ; 13.693 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[3]  ; mainLogic:inst57|MOVES_COUNT[10] ; 14.635 ; 14.593 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[4]  ; mainLogic:inst57|MOVES_COUNT[10] ; 13.792 ; 13.804 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[5]  ; mainLogic:inst57|MOVES_COUNT[10] ; 14.679 ; 14.661 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[6]  ; mainLogic:inst57|MOVES_COUNT[10] ; 14.600 ; 14.572 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[8]  ; mainLogic:inst57|MOVES_COUNT[10] ; 13.006 ; 12.920 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[9]  ; mainLogic:inst57|MOVES_COUNT[10] ; 12.983 ; 12.893 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.217 ; 13.132 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[11] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.238 ; 13.143 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[12] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.209 ; 13.117 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[13] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.126 ; 13.092 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[14] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.479 ; 13.389 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[16] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.962 ; 13.884 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[17] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.468 ; 13.451 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[18] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.558 ; 13.498 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[19] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.049 ; 13.054 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[20] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.273 ; 13.276 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[21] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.430 ; 13.440 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[22] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.776 ; 13.715 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[24] ; mainLogic:inst57|MOVES_COUNT[10] ; 11.443 ; 11.440 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[25] ; mainLogic:inst57|MOVES_COUNT[10] ; 10.507 ; 10.438 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[26] ; mainLogic:inst57|MOVES_COUNT[10] ; 10.773 ; 10.658 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[27] ; mainLogic:inst57|MOVES_COUNT[10] ; 10.682 ; 10.641 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[28] ; mainLogic:inst57|MOVES_COUNT[10] ; 10.154 ; 10.114 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[29] ; mainLogic:inst57|MOVES_COUNT[10] ; 10.488 ; 10.466 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[30] ; mainLogic:inst57|MOVES_COUNT[10] ; 10.550 ; 10.479 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                      ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                       ; Note                                                 ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------+
; 25.89 MHz  ; 25.89 MHz       ; mainLogic:inst57|MOVES_COUNT[10]                                                                 ;                                                      ;
; 45.83 MHz  ; 45.83 MHz       ; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ;                                                      ;
; 81.57 MHz  ; 81.57 MHz       ; CLK_50MHz                                                                                        ;                                                      ;
; 274.73 MHz ; 274.73 MHz      ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ;                                                      ;
; 677.97 MHz ; 456.62 MHz      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; limit due to low minimum pulse width violation (tcl) ;
+------------+-----------------+--------------------------------------------------------------------------------------------------+------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; -37.124 ; -7578.896     ;
; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; -22.838 ; -611.924      ;
; CLK_50MHz                                                                                        ; -3.206  ; -751.073      ;
; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; -2.513  ; -44.940       ;
; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; -0.475  ; -0.475        ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                          ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; -19.121 ; -376.932      ;
; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; -0.436  ; -1.051        ;
; CLK_50MHz                                                                                        ; 0.224   ; 0.000         ;
; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; 0.298   ; 0.000         ;
; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; 0.341   ; 0.000         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                             ;
+--------------------------------------------------------------------------------------------------+-----------+---------------+
; Clock                                                                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+-----------+---------------+
; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; -17.718   ; -64500.906    ;
; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; -1.000    ; -3.725        ;
; CLK_50MHz                                                                                        ; 9.671     ; 0.000         ;
; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; 19.603    ; 0.000         ;
; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; 99999.739 ; 0.000         ;
+--------------------------------------------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst47|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+---------+-------------------------------------+-------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                       ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+-------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -37.124 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.892     ; 35.394     ;
; -37.029 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.892     ; 35.299     ;
; -36.999 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.877     ; 35.284     ;
; -36.997 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.877     ; 35.282     ;
; -36.997 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.877     ; 35.282     ;
; -36.995 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.877     ; 35.280     ;
; -36.919 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[618] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.905     ; 35.176     ;
; -36.904 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.877     ; 35.189     ;
; -36.902 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.877     ; 35.187     ;
; -36.902 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.877     ; 35.187     ;
; -36.900 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.877     ; 35.185     ;
; -36.892 ; mainLogic:inst57|bestTime[2][12]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.214     ; 34.840     ;
; -36.862 ; mainLogic:inst57|bestTime[5][15]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.213     ; 34.811     ;
; -36.854 ; mainLogic:inst57|bestTime[5][12]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.225     ; 34.791     ;
; -36.832 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[618] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.905     ; 35.089     ;
; -36.813 ; mainLogic:inst57|bestTime[2][13]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.214     ; 34.761     ;
; -36.785 ; mainLogic:inst57|bestTime[2][14]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.214     ; 34.733     ;
; -36.767 ; mainLogic:inst57|bestTime[2][12]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.199     ; 34.730     ;
; -36.765 ; mainLogic:inst57|bestTime[2][12]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.199     ; 34.728     ;
; -36.765 ; mainLogic:inst57|bestTime[2][12]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.199     ; 34.728     ;
; -36.763 ; mainLogic:inst57|bestTime[2][12]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.199     ; 34.726     ;
; -36.740 ; mainLogic:inst57|bestTime[5][13]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.225     ; 34.677     ;
; -36.737 ; mainLogic:inst57|bestTime[5][15]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.198     ; 34.701     ;
; -36.735 ; mainLogic:inst57|bestTime[5][15]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.198     ; 34.699     ;
; -36.735 ; mainLogic:inst57|bestTime[5][15]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.198     ; 34.699     ;
; -36.733 ; mainLogic:inst57|bestTime[5][15]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.198     ; 34.697     ;
; -36.729 ; mainLogic:inst57|bestTime[5][12]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.210     ; 34.681     ;
; -36.727 ; mainLogic:inst57|bestTime[5][12]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.210     ; 34.679     ;
; -36.727 ; mainLogic:inst57|bestTime[5][12]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.210     ; 34.679     ;
; -36.725 ; mainLogic:inst57|bestTime[5][12]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.210     ; 34.677     ;
; -36.707 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[596] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.870     ; 34.999     ;
; -36.694 ; mainLogic:inst57|bestTime[2][15]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.214     ; 34.642     ;
; -36.688 ; mainLogic:inst57|bestTime[2][13]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.199     ; 34.651     ;
; -36.686 ; mainLogic:inst57|bestTime[2][13]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.199     ; 34.649     ;
; -36.686 ; mainLogic:inst57|bestTime[2][13]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.199     ; 34.649     ;
; -36.684 ; mainLogic:inst57|bestTime[2][13]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.199     ; 34.647     ;
; -36.660 ; mainLogic:inst57|bestTime[2][14]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.199     ; 34.623     ;
; -36.658 ; mainLogic:inst57|bestTime[2][14]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.199     ; 34.621     ;
; -36.658 ; mainLogic:inst57|bestTime[2][14]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.199     ; 34.621     ;
; -36.656 ; mainLogic:inst57|bestTime[2][14]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.199     ; 34.619     ;
; -36.625 ; mainLogic:inst57|bestTime[0][12]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.211     ; 34.576     ;
; -36.620 ; mainLogic:inst57|bestTime[4][15]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.187     ; 34.595     ;
; -36.619 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[604] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.879     ; 34.902     ;
; -36.615 ; mainLogic:inst57|bestTime[5][13]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.210     ; 34.567     ;
; -36.614 ; mainLogic:inst57|bestTime[0][13]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.211     ; 34.565     ;
; -36.613 ; mainLogic:inst57|bestTime[5][13]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.210     ; 34.565     ;
; -36.613 ; mainLogic:inst57|bestTime[5][13]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.210     ; 34.565     ;
; -36.611 ; mainLogic:inst57|bestTime[5][13]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.210     ; 34.563     ;
; -36.608 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[601] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.866     ; 34.904     ;
; -36.569 ; mainLogic:inst57|bestTime[2][15]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.199     ; 34.532     ;
; -36.567 ; mainLogic:inst57|bestTime[2][15]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.199     ; 34.530     ;
; -36.567 ; mainLogic:inst57|bestTime[2][15]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.199     ; 34.530     ;
; -36.565 ; mainLogic:inst57|bestTime[2][15]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.199     ; 34.528     ;
; -36.505 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[606] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.844     ; 34.823     ;
; -36.502 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[596] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.870     ; 34.794     ;
; -36.500 ; mainLogic:inst57|bestTime[0][12]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.196     ; 34.466     ;
; -36.499 ; mainLogic:inst57|bestTime[0][14]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.211     ; 34.450     ;
; -36.498 ; mainLogic:inst57|bestTime[0][12]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.196     ; 34.464     ;
; -36.498 ; mainLogic:inst57|bestTime[0][12]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.196     ; 34.464     ;
; -36.496 ; mainLogic:inst57|bestTime[0][12]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.196     ; 34.462     ;
; -36.495 ; mainLogic:inst57|bestTime[4][15]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.172     ; 34.485     ;
; -36.493 ; mainLogic:inst57|bestTime[4][15]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.172     ; 34.483     ;
; -36.493 ; mainLogic:inst57|bestTime[4][15]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.172     ; 34.483     ;
; -36.491 ; mainLogic:inst57|bestTime[4][15]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.172     ; 34.481     ;
; -36.489 ; mainLogic:inst57|bestTime[0][13]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.196     ; 34.455     ;
; -36.487 ; mainLogic:inst57|bestTime[0][13]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.196     ; 34.453     ;
; -36.487 ; mainLogic:inst57|bestTime[0][13]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.196     ; 34.453     ;
; -36.485 ; mainLogic:inst57|bestTime[0][13]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.196     ; 34.451     ;
; -36.457 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[595] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.879     ; 34.740     ;
; -36.428 ; mainLogic:inst57|bestTime[4][12]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.196     ; 34.394     ;
; -36.414 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[604] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.879     ; 34.697     ;
; -36.409 ; mainLogic:inst57|bestTime[5][14]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.213     ; 34.358     ;
; -36.403 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[601] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.866     ; 34.699     ;
; -36.398 ; mainLogic:inst57|bestTime[0][15]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.211     ; 34.349     ;
; -36.395 ; mainLogic:inst57|bestTime[7][15]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.243     ; 34.314     ;
; -36.383 ; mainLogic:inst57|bestTime[4][13]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.217     ; 34.328     ;
; -36.375 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[161] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.892     ; 34.645     ;
; -36.374 ; mainLogic:inst57|bestTime[0][14]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.196     ; 34.340     ;
; -36.372 ; mainLogic:inst57|bestTime[0][14]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.196     ; 34.338     ;
; -36.372 ; mainLogic:inst57|bestTime[0][14]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.196     ; 34.338     ;
; -36.370 ; mainLogic:inst57|bestTime[0][14]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.196     ; 34.336     ;
; -36.357 ; mainLogic:inst57|bestTime[3][15]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.214     ; 34.305     ;
; -36.351 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[159] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.884     ; 34.629     ;
; -36.342 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[603] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.881     ; 34.623     ;
; -36.303 ; mainLogic:inst57|bestTime[4][12]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.181     ; 34.284     ;
; -36.301 ; mainLogic:inst57|bestTime[4][12]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.181     ; 34.282     ;
; -36.301 ; mainLogic:inst57|bestTime[4][12]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.181     ; 34.282     ;
; -36.300 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[606] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.844     ; 34.618     ;
; -36.299 ; mainLogic:inst57|bestTime[4][12]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.181     ; 34.280     ;
; -36.294 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[597] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.879     ; 34.577     ;
; -36.284 ; mainLogic:inst57|bestTime[5][14]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.198     ; 34.248     ;
; -36.282 ; mainLogic:inst57|bestTime[5][14]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.198     ; 34.246     ;
; -36.282 ; mainLogic:inst57|bestTime[5][14]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.198     ; 34.246     ;
; -36.280 ; mainLogic:inst57|bestTime[5][14]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.198     ; 34.244     ;
; -36.280 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[161] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.892     ; 34.550     ;
; -36.273 ; mainLogic:inst57|bestTime[0][15]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.196     ; 34.239     ;
; -36.271 ; mainLogic:inst57|bestTime[0][15]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.196     ; 34.237     ;
; -36.271 ; mainLogic:inst57|bestTime[0][15]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.196     ; 34.237     ;
; -36.270 ; mainLogic:inst57|bestTime[7][15]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.228     ; 34.204     ;
; -36.269 ; mainLogic:inst57|bestTime[0][15]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -2.196     ; 34.235     ;
+---------+-------------------------------------+-------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mainLogic:inst57|MOVES_COUNT[10]'                                                                                                               ;
+---------+----------------------------------+--------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                              ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+--------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -22.838 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.592      ; 29.223     ;
; -22.780 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.593      ; 29.169     ;
; -22.754 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.592      ; 29.139     ;
; -22.741 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.592      ; 29.122     ;
; -22.696 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.593      ; 29.085     ;
; -22.685 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.592      ; 29.068     ;
; -22.657 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.592      ; 29.038     ;
; -22.601 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.592      ; 28.984     ;
; -22.595 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.116      ; 28.406     ;
; -22.591 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.117      ; 28.401     ;
; -22.591 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.117      ; 28.401     ;
; -22.591 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.116      ; 28.402     ;
; -22.589 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.120      ; 28.401     ;
; -22.587 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.117      ; 28.397     ;
; -22.587 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.117      ; 28.397     ;
; -22.585 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.120      ; 28.397     ;
; -22.582 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.593      ; 28.971     ;
; -22.579 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.119      ; 28.392     ;
; -22.575 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.119      ; 28.388     ;
; -22.568 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.121      ; 28.387     ;
; -22.565 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.121      ; 28.383     ;
; -22.564 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.121      ; 28.383     ;
; -22.561 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.121      ; 28.379     ;
; -22.498 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.593      ; 28.887     ;
; -22.493 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.116      ; 28.304     ;
; -22.489 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.117      ; 28.299     ;
; -22.489 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.117      ; 28.299     ;
; -22.487 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.120      ; 28.299     ;
; -22.477 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.119      ; 28.290     ;
; -22.475 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.116      ; 28.286     ;
; -22.471 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.117      ; 28.281     ;
; -22.471 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.117      ; 28.281     ;
; -22.469 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.120      ; 28.281     ;
; -22.466 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.121      ; 28.285     ;
; -22.463 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.121      ; 28.281     ;
; -22.459 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.119      ; 28.272     ;
; -22.452 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.592      ; 28.837     ;
; -22.448 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.121      ; 28.267     ;
; -22.445 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.121      ; 28.263     ;
; -22.437 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.593      ; 28.958     ;
; -22.413 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.590      ; 28.928     ;
; -22.394 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.593      ; 28.783     ;
; -22.377 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.116      ; 28.188     ;
; -22.373 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.117      ; 28.183     ;
; -22.373 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.117      ; 28.183     ;
; -22.371 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.120      ; 28.183     ;
; -22.361 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.119      ; 28.174     ;
; -22.355 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.592      ; 28.736     ;
; -22.353 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.593      ; 28.874     ;
; -22.352 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.578      ; 29.223     ;
; -22.350 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.121      ; 28.169     ;
; -22.347 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.121      ; 28.165     ;
; -22.329 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.590      ; 28.844     ;
; -22.299 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.592      ; 28.682     ;
; -22.294 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.579      ; 29.169     ;
; -22.268 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.578      ; 29.139     ;
; -22.255 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.578      ; 29.122     ;
; -22.210 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.579      ; 29.085     ;
; -22.199 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.578      ; 29.068     ;
; -22.196 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.593      ; 28.585     ;
; -22.171 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.578      ; 29.038     ;
; -22.129 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.082      ; 28.406     ;
; -22.125 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.083      ; 28.401     ;
; -22.125 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.083      ; 28.401     ;
; -22.125 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.082      ; 28.402     ;
; -22.123 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.086      ; 28.401     ;
; -22.121 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.083      ; 28.397     ;
; -22.121 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.083      ; 28.397     ;
; -22.119 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.086      ; 28.397     ;
; -22.115 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.578      ; 28.984     ;
; -22.113 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.085      ; 28.392     ;
; -22.109 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.085      ; 28.388     ;
; -22.102 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.087      ; 28.387     ;
; -22.099 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.087      ; 28.383     ;
; -22.098 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.087      ; 28.383     ;
; -22.096 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.579      ; 28.971     ;
; -22.095 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.087      ; 28.379     ;
; -22.051 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.593      ; 28.572     ;
; -22.027 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.082      ; 28.304     ;
; -22.027 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.590      ; 28.542     ;
; -22.023 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.083      ; 28.299     ;
; -22.023 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.083      ; 28.299     ;
; -22.021 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.086      ; 28.299     ;
; -22.012 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.579      ; 28.887     ;
; -22.011 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.085      ; 28.290     ;
; -22.009 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.082      ; 28.286     ;
; -22.005 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.083      ; 28.281     ;
; -22.005 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.083      ; 28.281     ;
; -22.003 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.086      ; 28.281     ;
; -22.000 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.087      ; 28.285     ;
; -21.997 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.087      ; 28.281     ;
; -21.993 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.085      ; 28.272     ;
; -21.982 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.087      ; 28.267     ;
; -21.979 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.087      ; 28.263     ;
; -21.966 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.578      ; 28.837     ;
; -21.951 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.579      ; 28.958     ;
; -21.927 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.576      ; 28.928     ;
; -21.912 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m3|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 6.592      ; 28.297     ;
; -21.911 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.082      ; 28.188     ;
; -21.908 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 6.579      ; 28.783     ;
+---------+----------------------------------+--------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK_50MHz'                                                                                                                                                                         ;
+--------+-----------+----------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -3.206 ; inst55    ; mainLogic:inst57|bestTime[4][15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.727     ; 3.474      ;
; -3.198 ; inst55    ; mainLogic:inst57|bestTime[7][14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.699     ; 3.494      ;
; -3.175 ; inst55    ; mainLogic:inst57|bestTime[6][14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.696     ; 3.474      ;
; -3.160 ; inst55    ; mainLogic:inst57|bestTime[5][15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.702     ; 3.453      ;
; -3.122 ; inst55    ; mainLogic:inst57|bestTime[7][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.709     ; 3.408      ;
; -3.101 ; inst55    ; mainLogic:inst57|bestTime[0][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.704     ; 3.392      ;
; -3.097 ; inst55    ; mainLogic:inst57|bestTime[5][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.691     ; 3.401      ;
; -3.096 ; inst55    ; mainLogic:inst57|bestTime[4][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.685     ; 3.406      ;
; -3.095 ; inst55    ; mainLogic:inst57|bestTime[4][7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.698     ; 3.392      ;
; -3.090 ; inst55    ; mainLogic:inst57|bestTime[4][5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.698     ; 3.387      ;
; -3.076 ; inst55    ; mainLogic:inst57|bestTime[7][15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.673     ; 3.398      ;
; -3.074 ; inst55    ; mainLogic:inst57|bestTime[4][1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.698     ; 3.371      ;
; -3.062 ; inst55    ; mainLogic:inst57|bestTime[5][7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.691     ; 3.366      ;
; -3.058 ; inst55    ; mainLogic:inst57|bestTime[4][8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.698     ; 3.355      ;
; -3.052 ; inst55    ; mainLogic:inst57|bestTime[1][0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.709     ; 3.338      ;
; -3.044 ; inst55    ; mainLogic:inst57|bestTime[4][13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.698     ; 3.341      ;
; -3.041 ; inst55    ; mainLogic:inst57|bestTime[4][2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.698     ; 3.338      ;
; -3.039 ; inst55    ; mainLogic:inst57|el_time[0]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.703     ; 3.331      ;
; -3.039 ; inst55    ; mainLogic:inst57|el_time[1]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.703     ; 3.331      ;
; -3.039 ; inst55    ; mainLogic:inst57|el_time[2]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.703     ; 3.331      ;
; -3.039 ; inst55    ; mainLogic:inst57|el_time[3]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.703     ; 3.331      ;
; -3.039 ; inst55    ; mainLogic:inst57|el_time[4]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.703     ; 3.331      ;
; -3.039 ; inst55    ; mainLogic:inst57|el_time[5]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.703     ; 3.331      ;
; -3.039 ; inst55    ; mainLogic:inst57|el_time[6]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.703     ; 3.331      ;
; -3.039 ; inst55    ; mainLogic:inst57|el_time[7]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.703     ; 3.331      ;
; -3.039 ; inst55    ; mainLogic:inst57|el_time[8]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.703     ; 3.331      ;
; -3.039 ; inst55    ; mainLogic:inst57|el_time[9]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.703     ; 3.331      ;
; -3.039 ; inst55    ; mainLogic:inst57|el_time[10]     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.703     ; 3.331      ;
; -3.039 ; inst55    ; mainLogic:inst57|el_time[11]     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.703     ; 3.331      ;
; -3.035 ; inst55    ; mainLogic:inst57|bestTime[4][12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.718     ; 3.312      ;
; -3.026 ; inst55    ; mainLogic:inst57|bestTime[4][3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.698     ; 3.323      ;
; -3.024 ; inst55    ; mainLogic:inst57|bestTime[4][14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.727     ; 3.292      ;
; -3.019 ; inst55    ; mainLogic:inst57|bestTime[7][0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.699     ; 3.315      ;
; -3.018 ; inst55    ; mainLogic:inst57|bestTime[2][3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.728     ; 3.285      ;
; -3.017 ; inst55    ; mainLogic:inst57|bestTime[0][0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.702     ; 3.310      ;
; -3.016 ; inst55    ; mainLogic:inst57|bestTime[6][0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.696     ; 3.315      ;
; -3.013 ; inst55    ; mainLogic:inst57|bestTime[1][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.703     ; 3.305      ;
; -3.013 ; inst55    ; mainLogic:inst57|bestTime[1][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.703     ; 3.305      ;
; -3.008 ; inst55    ; mainLogic:inst57|bestTime[0][2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.702     ; 3.301      ;
; -3.006 ; inst55    ; mainLogic:inst57|el_time[14]     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.704     ; 3.297      ;
; -3.006 ; inst55    ; mainLogic:inst57|el_time[12]     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.704     ; 3.297      ;
; -3.006 ; inst55    ; mainLogic:inst57|el_time[13]     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.704     ; 3.297      ;
; -3.006 ; inst55    ; mainLogic:inst57|el_time[15]     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.704     ; 3.297      ;
; -3.006 ; inst55    ; mainLogic:inst57|bestTime[4][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.698     ; 3.303      ;
; -3.001 ; inst55    ; mainLogic:inst57|bestTime[4][4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.698     ; 3.298      ;
; -2.990 ; inst55    ; mainLogic:inst57|bestTime[1][2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.700     ; 3.285      ;
; -2.990 ; inst55    ; mainLogic:inst57|bestTime[1][3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.700     ; 3.285      ;
; -2.990 ; inst55    ; mainLogic:inst57|bestTime[7][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.699     ; 3.286      ;
; -2.990 ; inst55    ; mainLogic:inst57|bestTime[2][0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.675     ; 3.310      ;
; -2.989 ; inst55    ; mainLogic:inst57|bestTime[6][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.696     ; 3.288      ;
; -2.987 ; inst55    ; mainLogic:inst57|bestTime[4][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.718     ; 3.264      ;
; -2.987 ; inst55    ; mainLogic:inst57|bestTime[7][4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.701     ; 3.281      ;
; -2.985 ; inst55    ; mainLogic:inst57|bestTime[5][5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.691     ; 3.289      ;
; -2.984 ; inst55    ; mainLogic:inst57|bestTime[7][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.699     ; 3.280      ;
; -2.983 ; inst55    ; mainLogic:inst57|bestTime[4][0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.698     ; 3.280      ;
; -2.980 ; inst55    ; mainLogic:inst57|bestMoves[5][9] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -1.027     ; 2.948      ;
; -2.975 ; inst55    ; mainLogic:inst57|bestTime[5][14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.702     ; 3.268      ;
; -2.971 ; inst55    ; mainLogic:inst57|bestTime[2][2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.704     ; 3.262      ;
; -2.963 ; inst55    ; mainLogic:inst57|bestTime[4][9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.698     ; 3.260      ;
; -2.963 ; inst55    ; mainLogic:inst57|bestTime[6][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.696     ; 3.262      ;
; -2.962 ; inst55    ; mainLogic:inst57|bestTime[6][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.696     ; 3.261      ;
; -2.961 ; inst55    ; mainLogic:inst57|bestTime[5][1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.691     ; 3.265      ;
; -2.959 ; inst55    ; mainLogic:inst57|bestTime[6][4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.674     ; 3.280      ;
; -2.947 ; inst55    ; mainLogic:inst57|bestTime[0][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.702     ; 3.240      ;
; -2.939 ; inst55    ; mainLogic:inst57|bestTime[5][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.691     ; 3.243      ;
; -2.922 ; inst55    ; mainLogic:inst57|bestTime[1][15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.727     ; 3.190      ;
; -2.921 ; inst55    ; mainLogic:inst57|bestTime[2][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.675     ; 3.241      ;
; -2.919 ; inst55    ; mainLogic:inst57|bestTime[1][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.700     ; 3.214      ;
; -2.914 ; inst55    ; mainLogic:inst57|bestTime[5][8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.691     ; 3.218      ;
; -2.908 ; inst55    ; mainLogic:inst57|bestTime[3][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.731     ; 3.172      ;
; -2.908 ; inst55    ; mainLogic:inst57|bestTime[0][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.704     ; 3.199      ;
; -2.905 ; inst55    ; mainLogic:inst57|bestTime[2][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.701     ; 3.199      ;
; -2.901 ; inst55    ; mainLogic:inst57|bestTime[5][3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.691     ; 3.205      ;
; -2.898 ; inst55    ; mainLogic:inst57|bestTime[0][9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.704     ; 3.189      ;
; -2.897 ; inst55    ; mainLogic:inst57|bestTime[5][12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.691     ; 3.201      ;
; -2.896 ; inst55    ; mainLogic:inst57|bestTime[2][9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.701     ; 3.190      ;
; -2.895 ; inst55    ; mainLogic:inst57|bestTime[3][15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.701     ; 3.189      ;
; -2.895 ; inst55    ; mainLogic:inst57|bestTime[6][8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.702     ; 3.188      ;
; -2.893 ; inst55    ; mainLogic:inst57|bestTime[6][15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.702     ; 3.186      ;
; -2.892 ; inst55    ; mainLogic:inst57|bestTime[5][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.691     ; 3.196      ;
; -2.879 ; inst55    ; mainLogic:inst57|bestTime[5][4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.691     ; 3.183      ;
; -2.867 ; inst55    ; mainLogic:inst57|bestTime[7][7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.701     ; 3.161      ;
; -2.867 ; inst55    ; mainLogic:inst57|bestTime[5][2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.691     ; 3.171      ;
; -2.863 ; inst55    ; mainLogic:inst57|bestTime[2][7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.728     ; 3.130      ;
; -2.851 ; inst55    ; mainLogic:inst57|bestTime[0][5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.702     ; 3.144      ;
; -2.845 ; inst55    ; mainLogic:inst57|bestTime[1][14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.726     ; 3.114      ;
; -2.845 ; inst55    ; mainLogic:inst57|bestTime[1][12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.726     ; 3.114      ;
; -2.845 ; inst55    ; mainLogic:inst57|bestTime[1][13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.726     ; 3.114      ;
; -2.841 ; inst55    ; mainLogic:inst57|bestTime[0][3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.702     ; 3.134      ;
; -2.840 ; inst55    ; mainLogic:inst57|bestTime[5][13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.691     ; 3.144      ;
; -2.838 ; inst55    ; mainLogic:inst57|bestTime[1][7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.700     ; 3.133      ;
; -2.838 ; inst55    ; mainLogic:inst57|bestTime[0][1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.702     ; 3.131      ;
; -2.837 ; inst55    ; mainLogic:inst57|bestTime[2][14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.701     ; 3.131      ;
; -2.837 ; inst55    ; mainLogic:inst57|bestTime[2][15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.701     ; 3.131      ;
; -2.837 ; inst55    ; mainLogic:inst57|bestTime[2][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.701     ; 3.131      ;
; -2.837 ; inst55    ; mainLogic:inst57|bestTime[2][12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.701     ; 3.131      ;
; -2.837 ; inst55    ; mainLogic:inst57|bestTime[2][13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.701     ; 3.131      ;
; -2.833 ; inst55    ; mainLogic:inst57|bestTime[1][1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.700     ; 3.128      ;
; -2.831 ; inst55    ; mainLogic:inst57|bestTime[2][8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.728     ; 3.098      ;
; -2.825 ; inst55    ; mainLogic:inst57|bestTime[5][9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.691     ; 3.129      ;
+--------+-----------+----------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst53|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                    ;
+------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                                                                                     ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -2.513     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.371      ; 3.519      ;
; -2.513     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.371      ; 3.519      ;
; -2.513     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.371      ; 3.519      ;
; -2.513     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.371      ; 3.519      ;
; -2.513     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.371      ; 3.519      ;
; -2.513     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.371      ; 3.519      ;
; -2.513     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.371      ; 3.519      ;
; -2.513     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.371      ; 3.519      ;
; -2.513     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.371      ; 3.519      ;
; -2.513     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.371      ; 3.519      ;
; -2.129     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.373      ; 3.137      ;
; -2.129     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.373      ; 3.137      ;
; -2.129     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.373      ; 3.137      ;
; -2.129     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.373      ; 3.137      ;
; -2.129     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.373      ; 3.137      ;
; -1.966     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.371      ; 3.472      ;
; -1.966     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.371      ; 3.472      ;
; -1.966     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.371      ; 3.472      ;
; -1.966     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.371      ; 3.472      ;
; -1.966     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.371      ; 3.472      ;
; -1.966     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.371      ; 3.472      ;
; -1.966     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.371      ; 3.472      ;
; -1.966     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.371      ; 3.472      ;
; -1.966     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.371      ; 3.472      ;
; -1.966     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.371      ; 3.472      ;
; -1.833     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.669      ; 3.137      ;
; -1.833     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.669      ; 3.137      ;
; -1.833     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.669      ; 3.137      ;
; -1.833     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.669      ; 3.137      ;
; -1.833     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.669      ; 3.137      ;
; -1.552     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.373      ; 3.060      ;
; -1.552     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.373      ; 3.060      ;
; -1.552     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.373      ; 3.060      ;
; -1.552     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.373      ; 3.060      ;
; -1.552     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.373      ; 3.060      ;
; -1.256     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.669      ; 3.060      ;
; -1.256     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.669      ; 3.060      ;
; -1.256     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.669      ; 3.060      ;
; -1.256     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.669      ; 3.060      ;
; -1.256     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.669      ; 3.060      ;
; 199996.360 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.581      ;
; 199996.360 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.581      ;
; 199996.360 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.581      ;
; 199996.360 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.581      ;
; 199996.360 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.581      ;
; 199996.360 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.581      ;
; 199996.360 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.581      ;
; 199996.360 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.581      ;
; 199996.360 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.581      ;
; 199996.360 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.581      ;
; 199996.459 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.482      ;
; 199996.459 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.482      ;
; 199996.459 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.482      ;
; 199996.459 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.482      ;
; 199996.459 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.482      ;
; 199996.459 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.482      ;
; 199996.459 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.482      ;
; 199996.459 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.482      ;
; 199996.459 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.482      ;
; 199996.459 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.482      ;
; 199996.492 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.057     ; 3.446      ;
; 199996.492 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.057     ; 3.446      ;
; 199996.492 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.057     ; 3.446      ;
; 199996.492 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.057     ; 3.446      ;
; 199996.492 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.057     ; 3.446      ;
; 199996.492 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.057     ; 3.446      ;
; 199996.492 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.057     ; 3.446      ;
; 199996.492 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.057     ; 3.446      ;
; 199996.492 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.057     ; 3.446      ;
; 199996.492 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.057     ; 3.446      ;
; 199996.530 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.411      ;
; 199996.530 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.411      ;
; 199996.530 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.411      ;
; 199996.530 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.411      ;
; 199996.530 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.411      ;
; 199996.530 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.411      ;
; 199996.530 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.411      ;
; 199996.530 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.411      ;
; 199996.530 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.411      ;
; 199996.530 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.411      ;
; 199996.566 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.375      ;
; 199996.566 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.375      ;
; 199996.566 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.375      ;
; 199996.566 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.375      ;
; 199996.566 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.375      ;
; 199996.566 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.375      ;
; 199996.566 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.375      ;
; 199996.566 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.375      ;
; 199996.566 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.375      ;
; 199996.566 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.375      ;
; 199996.630 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.311      ;
; 199996.630 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.311      ;
; 199996.630 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.311      ;
; 199996.630 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.311      ;
; 199996.630 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.311      ;
; 199996.630 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.311      ;
; 199996.630 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.311      ;
; 199996.630 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.311      ;
; 199996.630 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.311      ;
; 199996.630 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.054     ; 3.311      ;
+------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]'                                                                                                                                              ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.475 ; inst55    ; inst55  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.907     ; 0.583      ;
+--------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mainLogic:inst57|MOVES_COUNT[10]'                                                                                                                                    ;
+---------+----------------------------------+--------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+--------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -19.121 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.381     ; 5.290      ;
; -19.118 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.384     ; 5.296      ;
; -19.115 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.381     ; 5.296      ;
; -19.111 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.380     ; 5.299      ;
; -19.101 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.383     ; 5.312      ;
; -19.098 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.385     ; 5.317      ;
; -19.097 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.385     ; 5.318      ;
; -18.938 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.381     ; 5.473      ;
; -18.935 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.384     ; 5.479      ;
; -18.932 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.381     ; 5.479      ;
; -18.928 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.380     ; 5.482      ;
; -18.922 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.385     ; 5.493      ;
; -18.918 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.383     ; 5.495      ;
; -18.918 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.385     ; 5.497      ;
; -18.737 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.497     ; 5.290      ;
; -18.734 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.500     ; 5.296      ;
; -18.731 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.497     ; 5.296      ;
; -18.727 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.496     ; 5.299      ;
; -18.717 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.499     ; 5.312      ;
; -18.714 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.501     ; 5.317      ;
; -18.713 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.501     ; 5.318      ;
; -18.691 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.381     ; 5.720      ;
; -18.688 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.384     ; 5.726      ;
; -18.685 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.381     ; 5.726      ;
; -18.681 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.380     ; 5.729      ;
; -18.671 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.383     ; 5.742      ;
; -18.669 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.385     ; 5.746      ;
; -18.667 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.385     ; 5.748      ;
; -18.554 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.497     ; 5.473      ;
; -18.551 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.500     ; 5.479      ;
; -18.548 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.497     ; 5.479      ;
; -18.544 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.496     ; 5.482      ;
; -18.538 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.501     ; 5.493      ;
; -18.534 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.499     ; 5.495      ;
; -18.534 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.501     ; 5.497      ;
; -18.307 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.497     ; 5.720      ;
; -18.304 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.500     ; 5.726      ;
; -18.301 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.497     ; 5.726      ;
; -18.297 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.496     ; 5.729      ;
; -18.287 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.499     ; 5.742      ;
; -18.285 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.501     ; 5.746      ;
; -18.283 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.501     ; 5.748      ;
; -18.221 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.150     ; 9.109      ;
; -18.218 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.153     ; 9.115      ;
; -18.215 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.150     ; 9.115      ;
; -18.211 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.149     ; 9.118      ;
; -18.201 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.152     ; 9.131      ;
; -18.198 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.154     ; 9.136      ;
; -18.197 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.154     ; 9.137      ;
; -18.162 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.034     ; 9.052      ;
; -18.159 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.037     ; 9.058      ;
; -18.156 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.034     ; 9.058      ;
; -18.152 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.033     ; 9.061      ;
; -18.142 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.036     ; 9.074      ;
; -18.140 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.381     ; 6.271      ;
; -18.139 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.038     ; 9.079      ;
; -18.138 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 27.038     ; 9.080      ;
; -18.137 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.384     ; 6.277      ;
; -18.134 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.381     ; 6.277      ;
; -18.130 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.380     ; 6.280      ;
; -18.120 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.383     ; 6.293      ;
; -18.117 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.385     ; 6.298      ;
; -18.116 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.385     ; 6.299      ;
; -17.798 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.150     ; 9.052      ;
; -17.795 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.153     ; 9.058      ;
; -17.792 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.150     ; 9.058      ;
; -17.788 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.149     ; 9.061      ;
; -17.778 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.152     ; 9.074      ;
; -17.775 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.154     ; 9.079      ;
; -17.774 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.154     ; 9.080      ;
; -17.756 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.497     ; 6.271      ;
; -17.753 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.500     ; 6.277      ;
; -17.750 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.497     ; 6.277      ;
; -17.746 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.496     ; 6.280      ;
; -17.736 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.499     ; 6.293      ;
; -17.733 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.501     ; 6.298      ;
; -17.732 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 24.501     ; 6.299      ;
; -17.625 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.034     ; 9.109      ;
; -17.622 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.037     ; 9.115      ;
; -17.619 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.034     ; 9.115      ;
; -17.615 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.033     ; 9.118      ;
; -17.605 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.036     ; 9.131      ;
; -17.602 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.038     ; 9.136      ;
; -17.601 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 27.038     ; 9.137      ;
; -17.450 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 23.294     ; 5.874      ;
; -17.369 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 23.292     ; 5.953      ;
; -17.367 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 23.294     ; 5.957      ;
; -17.309 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 23.279     ; 6.000      ;
; -17.284 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 23.287     ; 6.033      ;
; -17.257 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 23.287     ; 6.060      ;
; -17.218 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 23.278     ; 6.090      ;
; -17.194 ; mainLogic:inst57|MOVES_COUNT[6]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.381     ; 7.217      ;
; -17.191 ; mainLogic:inst57|MOVES_COUNT[6]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.384     ; 7.223      ;
; -17.188 ; mainLogic:inst57|MOVES_COUNT[6]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.381     ; 7.223      ;
; -17.184 ; mainLogic:inst57|MOVES_COUNT[6]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.380     ; 7.226      ;
; -17.174 ; mainLogic:inst57|MOVES_COUNT[6]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.383     ; 7.239      ;
; -17.171 ; mainLogic:inst57|MOVES_COUNT[6]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.385     ; 7.244      ;
; -17.170 ; mainLogic:inst57|MOVES_COUNT[6]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 24.385     ; 7.245      ;
; -17.170 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m1|seg[3] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 26.056     ; 9.066      ;
; -17.145 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 23.294     ; 6.179      ;
+---------+----------------------------------+--------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst53|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                                                                                     ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.436 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 0.715      ;
; -0.202 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 0.949      ;
; -0.195 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 0.956      ;
; -0.106 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 1.045      ;
; -0.099 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 1.052      ;
; -0.010 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 1.141      ;
; -0.003 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 1.148      ;
; 0.086  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 1.237      ;
; 0.093  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 1.244      ;
; 0.133  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.737      ; 0.784      ;
; 0.160  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.047      ; 1.621      ;
; 0.167  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.047      ; 1.628      ;
; 0.182  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.737      ; 1.333      ;
; 0.186  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.740      ; 1.340      ;
; 0.256  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.047      ; 1.717      ;
; 0.263  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.047      ; 1.724      ;
; 0.275  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.740      ; 1.429      ;
; 0.282  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.740      ; 1.436      ;
; 0.348  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.737      ; 0.999      ;
; 0.352  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.047      ; 1.813      ;
; 0.371  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.740      ; 1.525      ;
; 0.378  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.740      ; 1.532      ;
; 0.437  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.737      ; 1.088      ;
; 0.444  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.737      ; 1.095      ;
; 0.445  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 0.951      ;
; 0.452  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 0.958      ;
; 0.490  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.700      ;
; 0.491  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.701      ;
; 0.491  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.701      ;
; 0.492  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.702      ;
; 0.494  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.704      ;
; 0.499  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.500  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.500  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.698      ;
; 0.503  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.503  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.503  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.503  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.503  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.506  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.704      ;
; 0.506  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.704      ;
; 0.512  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.525  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.031      ;
; 0.532  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.038      ;
; 0.533  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.737      ; 1.184      ;
; 0.540  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.737      ; 1.191      ;
; 0.541  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.047      ;
; 0.541  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.047      ;
; 0.548  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.054      ;
; 0.548  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.054      ;
; 0.621  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.127      ;
; 0.628  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.134      ;
; 0.629  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.737      ; 1.280      ;
; 0.635  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.141      ;
; 0.636  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.737      ; 1.287      ;
; 0.637  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.143      ;
; 0.637  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.143      ;
; 0.642  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.148      ;
; 0.644  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.150      ;
; 0.647  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.153      ;
; 0.654  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.160      ;
; 0.710  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 1.047      ; 1.671      ;
; 0.715  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.223      ;
; 0.717  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.223      ;
; 0.722  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.230      ;
; 0.725  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.737      ; 1.376      ;
; 0.730  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.238      ;
; 0.731  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.237      ;
; 0.732  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.737      ; 1.383      ;
; 0.733  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.239      ;
; 0.734  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.944      ;
; 0.737  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.947      ;
; 0.737  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.245      ;
; 0.738  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.244      ;
; 0.740  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.950      ;
; 0.741  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.942      ;
; 0.743  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.942      ;
; 0.743  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.953      ;
; 0.743  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.249      ;
; 0.744  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.942      ;
; 0.744  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.942      ;
; 0.747  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 0.957      ;
; 0.748  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.946      ;
; 0.748  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.946      ;
; 0.750  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.256      ;
; 0.752  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.951      ;
; 0.752  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.950      ;
; 0.753  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.951      ;
; 0.755  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.953      ;
; 0.755  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.953      ;
; 0.756  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.957      ;
; 0.757  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.759  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.760  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.762  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.960      ;
; 0.762  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.960      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK_50MHz'                                                                                                                                                ;
+-------+------------------------------------------+------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; 0.224 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[1]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.593      ; 0.961      ;
; 0.231 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[2]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.593      ; 0.968      ;
; 0.313 ; mainLogic:inst57|REC_BREAK_TIME          ; mainLogic:inst57|REC_BREAK_TIME          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mainLogic:inst57|status.0000000000000011 ; mainLogic:inst57|status.0000000000000011 ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mainLogic:inst57|Stack3_PTR[1]           ; mainLogic:inst57|Stack3_PTR[1]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mainLogic:inst57|Stack3_PTR[3]           ; mainLogic:inst57|Stack3_PTR[3]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mainLogic:inst57|SelectedPOS[0]          ; mainLogic:inst57|SelectedPOS[0]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mainLogic:inst57|SelectedPOS[1]          ; mainLogic:inst57|SelectedPOS[1]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mainLogic:inst57|status.0000000000000001 ; mainLogic:inst57|status.0000000000000001 ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mainLogic:inst57|Stack2_PTR[1]           ; mainLogic:inst57|Stack2_PTR[1]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mainLogic:inst57|Stack2_PTR[3]           ; mainLogic:inst57|Stack2_PTR[3]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mainLogic:inst57|status.0000000000000000 ; mainLogic:inst57|status.0000000000000000 ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mainLogic:inst57|Stack3_PTR[2]           ; mainLogic:inst57|Stack3_PTR[2]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mainLogic:inst57|PB2_HANDLEED            ; mainLogic:inst57|PB2_HANDLEED            ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mainLogic:inst57|PB3_HANDLEED            ; mainLogic:inst57|PB3_HANDLEED            ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; mainLogic:inst57|PB1_HANDLEED            ; mainLogic:inst57|PB1_HANDLEED            ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[0]       ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[3]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.593      ; 1.057      ;
; 0.321 ; mainLogic:inst57|Stack2_PTR[0]           ; mainLogic:inst57|Stack2_PTR[0]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; mainLogic:inst57|Stack1_PTR[0]           ; mainLogic:inst57|Stack1_PTR[0]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; mainLogic:inst57|Stack3_PTR[0]           ; mainLogic:inst57|Stack3_PTR[0]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.519      ;
; 0.327 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[4]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.593      ; 1.064      ;
; 0.414 ; mainLogic:inst57|Stack3_PTR[0]           ; mainLogic:inst57|Stack3_PTR[1]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.612      ;
; 0.416 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[5]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.593      ; 1.153      ;
; 0.421 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[11]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.619      ;
; 0.423 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[18]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.621      ;
; 0.423 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[6]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.593      ; 1.160      ;
; 0.474 ; mainLogic:inst57|MOVES_COUNT[10]         ; mainLogic:inst57|bestMoves[7][10]        ; mainLogic:inst57|MOVES_COUNT[10] ; CLK_50MHz   ; 0.000        ; 2.215      ; 3.043      ;
; 0.497 ; mainLogic:inst57|el_time[3]              ; mainLogic:inst57|el_time[3]              ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.068      ; 0.709      ;
; 0.499 ; mainLogic:inst57|el_time[6]              ; mainLogic:inst57|el_time[6]              ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.068      ; 0.711      ;
; 0.499 ; mainLogic:inst57|el_time[1]              ; mainLogic:inst57|el_time[1]              ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.068      ; 0.711      ;
; 0.500 ; button_debouncer:inst26|counter[7]       ; button_debouncer:inst26|counter[7]       ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.698      ;
; 0.501 ; mainLogic:inst57|el_time[7]              ; mainLogic:inst57|el_time[7]              ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.068      ; 0.713      ;
; 0.502 ; button_debouncer:inst26|counter[16]      ; button_debouncer:inst26|counter[16]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.700      ;
; 0.502 ; button_debouncer:inst26|counter[5]       ; button_debouncer:inst26|counter[5]       ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.700      ;
; 0.503 ; mainLogic:inst57|el_time[8]              ; mainLogic:inst57|el_time[8]              ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.068      ; 0.715      ;
; 0.505 ; mainLogic:inst57|MOVES_COUNT[10]         ; mainLogic:inst57|MOVES_COUNT[12]         ; mainLogic:inst57|MOVES_COUNT[10] ; CLK_50MHz   ; 0.000        ; 2.862      ; 3.721      ;
; 0.512 ; mainLogic:inst57|bestResetCounter[3]     ; mainLogic:inst57|bestResetCounter[3]     ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; mainLogic:inst57|bestResetCounter[13]    ; mainLogic:inst57|bestResetCounter[13]    ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; button_debouncer:inst26|counter[10]      ; button_debouncer:inst26|counter[10]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.710      ;
; 0.512 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[7]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.593      ; 1.249      ;
; 0.513 ; mainLogic:inst57|bestResetCounter[15]    ; mainLogic:inst57|bestResetCounter[15]    ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; mainLogic:inst57|bestResetCounter[1]     ; mainLogic:inst57|bestResetCounter[1]     ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; mainLogic:inst57|bestResetCounter[5]     ; mainLogic:inst57|bestResetCounter[5]     ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; mainLogic:inst57|bestResetCounter[11]    ; mainLogic:inst57|bestResetCounter[11]    ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; button_debouncer:inst26|counter[15]      ; button_debouncer:inst26|counter[15]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.711      ;
; 0.514 ; mainLogic:inst57|bestResetCounter[6]     ; mainLogic:inst57|bestResetCounter[6]     ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.712      ;
; 0.515 ; mainLogic:inst57|el_time[11]             ; mainLogic:inst57|el_time[11]             ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.068      ; 0.727      ;
; 0.515 ; mainLogic:inst57|el_time[5]              ; mainLogic:inst57|el_time[5]              ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.068      ; 0.727      ;
; 0.516 ; mainLogic:inst57|el_time[0]              ; mainLogic:inst57|el_time[0]              ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.068      ; 0.728      ;
; 0.516 ; mainLogic:inst57|bestResetCounter[2]     ; mainLogic:inst57|bestResetCounter[2]     ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; mainLogic:inst57|bestResetCounter[7]     ; mainLogic:inst57|bestResetCounter[7]     ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; mainLogic:inst57|bestResetCounter[9]     ; mainLogic:inst57|bestResetCounter[9]     ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; mainLogic:inst57|MOVES_COUNT[10]         ; mainLogic:inst57|MOVES_COUNT[15]         ; mainLogic:inst57|MOVES_COUNT[10] ; CLK_50MHz   ; 0.000        ; 2.862      ; 3.732      ;
; 0.517 ; mainLogic:inst57|bestResetCounter[12]    ; mainLogic:inst57|bestResetCounter[12]    ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; mainLogic:inst57|bestResetCounter[4]     ; mainLogic:inst57|bestResetCounter[4]     ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; mainLogic:inst57|bestResetCounter[14]    ; mainLogic:inst57|bestResetCounter[14]    ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.715      ;
; 0.518 ; mainLogic:inst57|el_time[9]              ; mainLogic:inst57|el_time[9]              ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.068      ; 0.730      ;
; 0.518 ; mainLogic:inst57|el_time[2]              ; mainLogic:inst57|el_time[2]              ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.068      ; 0.730      ;
; 0.518 ; mainLogic:inst57|bestResetCounter[8]     ; mainLogic:inst57|bestResetCounter[8]     ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; mainLogic:inst57|bestResetCounter[10]    ; mainLogic:inst57|bestResetCounter[10]    ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.716      ;
; 0.519 ; mainLogic:inst57|el_time[4]              ; mainLogic:inst57|el_time[4]              ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.068      ; 0.731      ;
; 0.519 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[8]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.593      ; 1.256      ;
; 0.520 ; mainLogic:inst57|el_time[10]             ; mainLogic:inst57|el_time[10]             ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.068      ; 0.732      ;
; 0.529 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[0]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.728      ;
; 0.531 ; mainLogic:inst57|bestResetCounter[0]     ; mainLogic:inst57|bestResetCounter[0]     ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.729      ;
; 0.532 ; mainLogic:inst57|MOVES_COUNT[1]          ; mainLogic:inst57|MOVES_COUNT[1]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.034      ; 0.710      ;
; 0.535 ; mainLogic:inst57|MOVES_COUNT[2]          ; mainLogic:inst57|MOVES_COUNT[2]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.034      ; 0.713      ;
; 0.547 ; mainLogic:inst57|MOVES_COUNT[10]         ; mainLogic:inst57|MOVES_COUNT[14]         ; mainLogic:inst57|MOVES_COUNT[10] ; CLK_50MHz   ; 0.000        ; 2.862      ; 3.763      ;
; 0.548 ; mainLogic:inst57|MOVES_COUNT[3]          ; mainLogic:inst57|MOVES_COUNT[3]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.034      ; 0.726      ;
; 0.549 ; mainLogic:inst57|MOVES_COUNT[5]          ; mainLogic:inst57|MOVES_COUNT[5]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.034      ; 0.727      ;
; 0.550 ; mainLogic:inst57|MOVES_COUNT[6]          ; mainLogic:inst57|MOVES_COUNT[6]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.034      ; 0.728      ;
; 0.552 ; mainLogic:inst57|MOVES_COUNT[7]          ; mainLogic:inst57|MOVES_COUNT[7]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.034      ; 0.730      ;
; 0.552 ; mainLogic:inst57|MOVES_COUNT[9]          ; mainLogic:inst57|MOVES_COUNT[9]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.034      ; 0.730      ;
; 0.553 ; mainLogic:inst57|MOVES_COUNT[4]          ; mainLogic:inst57|MOVES_COUNT[4]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.034      ; 0.731      ;
; 0.554 ; mainLogic:inst57|MOVES_COUNT[8]          ; mainLogic:inst57|MOVES_COUNT[8]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.034      ; 0.732      ;
; 0.580 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[12]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.778      ;
; 0.581 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[20]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.779      ;
; 0.581 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[4]       ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.779      ;
; 0.581 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[13]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.779      ;
; 0.582 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[3]       ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.780      ;
; 0.583 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[14]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.781      ;
; 0.583 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[17]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.781      ;
; 0.583 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[19]      ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.781      ;
; 0.596 ; button_debouncer:inst|data_in_0          ; button_debouncer:inst|data_in_1          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.795      ;
; 0.598 ; button_debouncer:inst|data_in_1          ; button_debouncer:inst|data_in_2          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.797      ;
; 0.601 ; button_debouncer:inst26|data_in_2        ; button_debouncer:inst26|data_in_3        ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.799      ;
; 0.601 ; button_debouncer:inst49|data_in_0        ; button_debouncer:inst49|data_in_1        ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.055      ; 0.800      ;
; 0.602 ; button_debouncer:inst26|data_in_1        ; button_debouncer:inst26|data_in_2        ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.800      ;
; 0.608 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[9]          ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.593      ; 1.345      ;
; 0.611 ; mainLogic:inst57|MOVES_COUNT[10]         ; mainLogic:inst57|MOVES_COUNT[13]         ; mainLogic:inst57|MOVES_COUNT[10] ; CLK_50MHz   ; 0.000        ; 2.862      ; 3.827      ;
; 0.618 ; mainLogic:inst57|MOVES_COUNT[10]         ; mainLogic:inst57|MOVES_COUNT[11]         ; mainLogic:inst57|MOVES_COUNT[10] ; CLK_50MHz   ; 0.000        ; 2.862      ; 3.834      ;
; 0.627 ; button_debouncer:inst26|counter[9]       ; button_debouncer:inst26|counter[9]       ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.825      ;
; 0.659 ; button_debouncer:inst26|counter[2]       ; button_debouncer:inst26|counter[8]       ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.857      ;
; 0.661 ; button_debouncer:inst26|counter[2]       ; button_debouncer:inst26|counter[2]       ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.859      ;
; 0.661 ; button_debouncer:inst26|counter[2]       ; button_debouncer:inst26|counter[6]       ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.859      ;
; 0.664 ; mainLogic:inst57|Stack3_PTR[1]           ; mainLogic:inst57|Stack3_PTR[2]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.862      ;
; 0.697 ; mainLogic:inst57|Stack2_PTR[0]           ; mainLogic:inst57|Stack2_PTR[1]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.895      ;
; 0.727 ; mainLogic:inst57|Stack1_PTR[3]           ; mainLogic:inst57|Stack1_PTR[3]           ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.925      ;
; 0.729 ; button_debouncer:inst26|data_out         ; mainLogic:inst57|SelectedDisk[1]         ; CLK_50MHz                        ; CLK_50MHz   ; 0.000        ; 0.054      ; 0.927      ;
+-------+------------------------------------------+------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst47|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.298 ; VGAHandler:inst2|nowLine[624]  ; VGAHandler:inst2|nowLine[624]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; VGAHandler:inst2|nowLine[630]  ; VGAHandler:inst2|nowLine[630]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; VGAHandler:inst2|nowLine[631]  ; VGAHandler:inst2|nowLine[631]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; VGAHandler:inst2|V_Status.0100 ; VGAHandler:inst2|V_Status.0100 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; VGAHandler:inst2|nowLine[620]  ; VGAHandler:inst2|nowLine[620]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; VGAHandler:inst2|nowLine[625]  ; VGAHandler:inst2|nowLine[625]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; VGAHandler:inst2|nowLine[619]  ; VGAHandler:inst2|nowLine[619]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; VGAHandler:inst2|nowLine[623]  ; VGAHandler:inst2|nowLine[623]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; VGAHandler:inst2|nowLine[633]  ; VGAHandler:inst2|nowLine[633]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; VGAHandler:inst2|nowLine[634]  ; VGAHandler:inst2|nowLine[634]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; VGAHandler:inst2|nowLine[632]  ; VGAHandler:inst2|nowLine[632]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.511      ;
; 0.312 ; VGAHandler:inst2|V_Status.0001 ; VGAHandler:inst2|V_Status.0001 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VGAHandler:inst2|V_Status.0011 ; VGAHandler:inst2|V_Status.0011 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VGAHandler:inst2|V_Status.0010 ; VGAHandler:inst2|V_Status.0010 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VGAHandler:inst2|V_Status.0000 ; VGAHandler:inst2|V_Status.0000 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VGAHandler:inst2|v_counter[7]  ; VGAHandler:inst2|v_counter[7]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VGAHandler:inst2|v_counter[8]  ; VGAHandler:inst2|v_counter[8]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; VGAHandler:inst2|v_counter[5]  ; VGAHandler:inst2|v_counter[5]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGAHandler:inst2|v_counter[6]  ; VGAHandler:inst2|v_counter[6]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|H_Status.0011 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGAHandler:inst2|H_Status.0010 ; VGAHandler:inst2|H_Status.0010 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGAHandler:inst2|H_Status.0001 ; VGAHandler:inst2|H_Status.0001 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; VGAHandler:inst2|H_Status.0000 ; VGAHandler:inst2|H_Status.0000 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.356 ; VGAHandler:inst2|H_Status.0010 ; VGAHandler:inst2|VGA_HS        ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.554      ;
; 0.493 ; VGAHandler:inst2|h_counter[3]  ; VGAHandler:inst2|h_counter[3]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.495 ; VGAHandler:inst2|h_counter[1]  ; VGAHandler:inst2|h_counter[1]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.497 ; VGAHandler:inst2|h_counter[2]  ; VGAHandler:inst2|h_counter[2]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.696      ;
; 0.511 ; VGAHandler:inst2|h_pos[13]     ; VGAHandler:inst2|h_pos[13]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGAHandler:inst2|h_pos[3]      ; VGAHandler:inst2|h_pos[3]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; VGAHandler:inst2|h_counter[13] ; VGAHandler:inst2|h_counter[13] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; VGAHandler:inst2|h_pos[15]     ; VGAHandler:inst2|h_pos[15]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGAHandler:inst2|h_pos[11]     ; VGAHandler:inst2|h_pos[11]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGAHandler:inst2|h_pos[5]      ; VGAHandler:inst2|h_pos[5]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGAHandler:inst2|h_pos[1]      ; VGAHandler:inst2|h_pos[1]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGAHandler:inst2|h_counter[11] ; VGAHandler:inst2|h_counter[11] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGAHandler:inst2|h_counter[15] ; VGAHandler:inst2|h_counter[15] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGAHandler:inst2|h_counter[0]  ; VGAHandler:inst2|h_counter[0]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; VGAHandler:inst2|h_counter[5]  ; VGAHandler:inst2|h_counter[5]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; VGAHandler:inst2|h_pos[6]      ; VGAHandler:inst2|h_pos[6]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; VGAHandler:inst2|h_counter[6]  ; VGAHandler:inst2|h_counter[6]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.515 ; VGAHandler:inst2|h_pos[9]      ; VGAHandler:inst2|h_pos[9]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; VGAHandler:inst2|h_pos[7]      ; VGAHandler:inst2|h_pos[7]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; VGAHandler:inst2|h_pos[2]      ; VGAHandler:inst2|h_pos[2]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; VGAHandler:inst2|h_counter[9]  ; VGAHandler:inst2|h_counter[9]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; VGAHandler:inst2|h_counter[7]  ; VGAHandler:inst2|h_counter[7]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; VGAHandler:inst2|h_pos[12]     ; VGAHandler:inst2|h_pos[12]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGAHandler:inst2|h_pos[14]     ; VGAHandler:inst2|h_pos[14]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGAHandler:inst2|h_pos[4]      ; VGAHandler:inst2|h_pos[4]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGAHandler:inst2|h_counter[14] ; VGAHandler:inst2|h_counter[14] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGAHandler:inst2|h_counter[12] ; VGAHandler:inst2|h_counter[12] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; VGAHandler:inst2|h_counter[4]  ; VGAHandler:inst2|h_counter[4]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; VGAHandler:inst2|h_pos[10]     ; VGAHandler:inst2|h_pos[10]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; VGAHandler:inst2|h_pos[8]      ; VGAHandler:inst2|h_pos[8]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; VGAHandler:inst2|h_counter[10] ; VGAHandler:inst2|h_counter[10] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; VGAHandler:inst2|h_counter[8]  ; VGAHandler:inst2|h_counter[8]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.530 ; VGAHandler:inst2|h_pos[0]      ; VGAHandler:inst2|h_pos[0]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.737 ; VGAHandler:inst2|h_counter[3]  ; VGAHandler:inst2|h_counter[4]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.936      ;
; 0.738 ; VGAHandler:inst2|V_Status.0000 ; VGAHandler:inst2|V_Status.0100 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.268      ;
; 0.740 ; VGAHandler:inst2|h_counter[1]  ; VGAHandler:inst2|h_counter[2]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.939      ;
; 0.745 ; VGAHandler:inst2|h_counter[0]  ; VGAHandler:inst2|h_counter[1]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; VGAHandler:inst2|h_counter[2]  ; VGAHandler:inst2|h_counter[3]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.945      ;
; 0.752 ; VGAHandler:inst2|h_counter[0]  ; VGAHandler:inst2|h_counter[2]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.951      ;
; 0.753 ; VGAHandler:inst2|h_counter[2]  ; VGAHandler:inst2|h_counter[4]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.952      ;
; 0.755 ; VGAHandler:inst2|h_pos[13]     ; VGAHandler:inst2|h_pos[14]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGAHandler:inst2|h_pos[3]      ; VGAHandler:inst2|h_pos[4]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; VGAHandler:inst2|h_counter[13] ; VGAHandler:inst2|h_counter[14] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; VGAHandler:inst2|h_pos[5]      ; VGAHandler:inst2|h_pos[6]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; VGAHandler:inst2|h_counter[5]  ; VGAHandler:inst2|h_counter[6]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; VGAHandler:inst2|h_pos[11]     ; VGAHandler:inst2|h_pos[12]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.756 ; VGAHandler:inst2|h_counter[11] ; VGAHandler:inst2|h_counter[12] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.757 ; VGAHandler:inst2|h_pos[1]      ; VGAHandler:inst2|h_pos[2]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.760 ; VGAHandler:inst2|h_pos[9]      ; VGAHandler:inst2|h_pos[10]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; VGAHandler:inst2|h_pos[7]      ; VGAHandler:inst2|h_pos[8]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; VGAHandler:inst2|h_counter[9]  ; VGAHandler:inst2|h_counter[10] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; VGAHandler:inst2|h_counter[7]  ; VGAHandler:inst2|h_counter[8]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.762 ; VGAHandler:inst2|h_pos[6]      ; VGAHandler:inst2|h_pos[7]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; VGAHandler:inst2|h_counter[6]  ; VGAHandler:inst2|h_counter[7]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.763 ; VGAHandler:inst2|h_pos[0]      ; VGAHandler:inst2|h_pos[1]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.962      ;
; 0.764 ; VGAHandler:inst2|h_pos[2]      ; VGAHandler:inst2|h_pos[3]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.765 ; VGAHandler:inst2|h_pos[12]     ; VGAHandler:inst2|h_pos[13]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGAHandler:inst2|h_counter[12] ; VGAHandler:inst2|h_counter[13] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGAHandler:inst2|h_pos[14]     ; VGAHandler:inst2|h_pos[15]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGAHandler:inst2|h_pos[4]      ; VGAHandler:inst2|h_pos[5]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGAHandler:inst2|h_counter[14] ; VGAHandler:inst2|h_counter[15] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; VGAHandler:inst2|h_counter[4]  ; VGAHandler:inst2|h_counter[5]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|v_counter[11] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|v_counter[15] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.964      ;
; 0.766 ; VGAHandler:inst2|h_pos[10]     ; VGAHandler:inst2|h_pos[11]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; VGAHandler:inst2|h_counter[10] ; VGAHandler:inst2|h_counter[11] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; VGAHandler:inst2|h_pos[8]      ; VGAHandler:inst2|h_pos[9]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; VGAHandler:inst2|h_counter[8]  ; VGAHandler:inst2|h_counter[9]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.768 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|v_counter[12] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.966      ;
; 0.769 ; VGAHandler:inst2|h_pos[6]      ; VGAHandler:inst2|h_pos[8]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.769 ; VGAHandler:inst2|h_counter[6]  ; VGAHandler:inst2|h_counter[8]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; VGAHandler:inst2|h_pos[0]      ; VGAHandler:inst2|h_pos[2]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.969      ;
; 0.771 ; VGAHandler:inst2|h_pos[2]      ; VGAHandler:inst2|h_pos[4]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.970      ;
; 0.772 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|v_counter[9]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.970      ;
; 0.772 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|v_counter[10] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.970      ;
; 0.772 ; VGAHandler:inst2|h_pos[12]     ; VGAHandler:inst2|h_pos[14]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; VGAHandler:inst2|h_counter[12] ; VGAHandler:inst2|h_counter[14] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]'                                                                                                                                              ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.341 ; inst55    ; inst55  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.034      ; 0.519      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'mainLogic:inst57|MOVES_COUNT[10]'                                                                                                              ;
+---------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                                                       ;
+---------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------------------------------+
; -17.718 ; -17.718      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|Mux7~0clkctrl|inclk[0]                                             ;
; -17.718 ; -17.718      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|Mux7~0clkctrl|outclk                                               ;
; -17.700 ; -17.700      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[6]                                         ;
; -17.697 ; -17.697      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[0]                                         ;
; -17.697 ; -17.697      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[1]                                         ;
; -17.697 ; -17.697      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[2]                                         ;
; -17.697 ; -17.697      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[3]                                         ;
; -17.697 ; -17.697      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[4]                                         ;
; -17.697 ; -17.697      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[5]                                         ;
; -17.695 ; -17.695      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[0]|datac                                                       ;
; -17.695 ; -17.695      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[1]|datac                                                       ;
; -17.695 ; -17.695      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[2]|datac                                                       ;
; -17.695 ; -17.695      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[3]|datac                                                       ;
; -17.695 ; -17.695      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[4]|datac                                                       ;
; -17.695 ; -17.695      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[5]|datac                                                       ;
; -17.695 ; -17.695      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[6]|datac                                                       ;
; -17.675 ; -17.675      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|Mux7~0|combout                                                     ;
; -17.652 ; -17.652      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0|combout                                                     ;
; -17.633 ; -17.633      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[0]|datac                                                       ;
; -17.633 ; -17.633      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[1]|datac                                                       ;
; -17.633 ; -17.633      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[2]|datac                                                       ;
; -17.633 ; -17.633      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[3]|datac                                                       ;
; -17.633 ; -17.633      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[4]|datac                                                       ;
; -17.633 ; -17.633      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[5]|datac                                                       ;
; -17.633 ; -17.633      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[6]|datac                                                       ;
; -17.631 ; -17.631      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[0]                                         ;
; -17.631 ; -17.631      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[1]                                         ;
; -17.631 ; -17.631      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[2]                                         ;
; -17.631 ; -17.631      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[3]                                         ;
; -17.631 ; -17.631      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[4]                                         ;
; -17.631 ; -17.631      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[5]                                         ;
; -17.628 ; -17.628      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[6]                                         ;
; -17.611 ; -17.611      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0clkctrl|inclk[0]                                             ;
; -17.611 ; -17.611      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0clkctrl|outclk                                               ;
; -17.568 ; -17.568      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0clkctrl|inclk[0]                                             ;
; -17.568 ; -17.568      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0clkctrl|outclk                                               ;
; -17.550 ; -17.550      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[6]                                         ;
; -17.547 ; -17.547      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[0]                                         ;
; -17.547 ; -17.547      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[1]                                         ;
; -17.547 ; -17.547      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[2]                                         ;
; -17.547 ; -17.547      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[3]                                         ;
; -17.547 ; -17.547      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[4]                                         ;
; -17.547 ; -17.547      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[5]                                         ;
; -17.545 ; -17.545      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[0]|datac                                                       ;
; -17.545 ; -17.545      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[1]|datac                                                       ;
; -17.545 ; -17.545      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[2]|datac                                                       ;
; -17.545 ; -17.545      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[3]|datac                                                       ;
; -17.545 ; -17.545      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[4]|datac                                                       ;
; -17.545 ; -17.545      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[5]|datac                                                       ;
; -17.545 ; -17.545      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[6]|datac                                                       ;
; -17.525 ; -17.525      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0|combout                                                     ;
; -17.440 ; -17.440      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|Mux7~0|combout                                                     ;
; -17.421 ; -17.421      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[0]|datac                                                       ;
; -17.421 ; -17.421      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[1]|datac                                                       ;
; -17.421 ; -17.421      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[2]|datac                                                       ;
; -17.421 ; -17.421      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[3]|datac                                                       ;
; -17.421 ; -17.421      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[4]|datac                                                       ;
; -17.421 ; -17.421      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[5]|datac                                                       ;
; -17.421 ; -17.421      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[6]|datac                                                       ;
; -17.419 ; -17.419      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[0]                                         ;
; -17.419 ; -17.419      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[1]                                         ;
; -17.419 ; -17.419      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[2]                                         ;
; -17.419 ; -17.419      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[3]                                         ;
; -17.419 ; -17.419      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[4]                                         ;
; -17.419 ; -17.419      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[5]                                         ;
; -17.416 ; -17.416      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[6]                                         ;
; -17.399 ; -17.399      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|Mux7~0clkctrl|inclk[0]                                             ;
; -17.399 ; -17.399      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|Mux7~0clkctrl|outclk                                               ;
; -16.923 ; -16.923      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[3]                                         ;
; -16.922 ; -16.922      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[1]                                         ;
; -16.922 ; -16.922      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[2]                                         ;
; -16.921 ; -16.921      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[4]                                         ;
; -16.921 ; -16.921      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[6]                                         ;
; -16.920 ; -16.920      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[5]                                         ;
; -16.916 ; -16.916      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[0]                                         ;
; -16.915 ; -16.915      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst60|move1_ins|WideOr58~0|combout                                          ;
; -16.913 ; -16.913      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[3]|datad                                                       ;
; -16.912 ; -16.912      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[1]|datad                                                       ;
; -16.912 ; -16.912      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[2]|datad                                                       ;
; -16.911 ; -16.911      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[4]|datad                                                       ;
; -16.911 ; -16.911      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[6]|datad                                                       ;
; -16.910 ; -16.910      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[5]|datad                                                       ;
; -16.908 ; -16.908      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst60|move1_ins|WideOr58~0clkctrl|inclk[0]                                  ;
; -16.908 ; -16.908      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst60|move1_ins|WideOr58~0clkctrl|outclk                                    ;
; -16.906 ; -16.906      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[0]|datad                                                       ;
; -16.818 ; -16.818      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7|cout    ;
; -16.818 ; -16.818      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8|cin     ;
; -16.806 ; -16.806      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0|datac                                                       ;
; -16.785 ; -16.785      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8|combout ;
; -16.747 ; -16.747      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8|combout ;
; -16.733 ; -16.733      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m1|seg[0]|datad                                                       ;
; -16.731 ; -16.731      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst60|move1_ins|WideOr58~0clkctrl|inclk[0]                                  ;
; -16.731 ; -16.731      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst60|move1_ins|WideOr58~0clkctrl|outclk                                    ;
; -16.729 ; -16.729      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m1|seg[5]|datad                                                       ;
; -16.728 ; -16.728      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m1|seg[4]|datad                                                       ;
; -16.728 ; -16.728      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m1|seg[6]|datad                                                       ;
; -16.727 ; -16.727      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m1|seg[1]|datad                                                       ;
; -16.727 ; -16.727      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m1|seg[2]|datad                                                       ;
; -16.727 ; -16.727      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m1|seg[3]|datad                                                       ;
; -16.726 ; -16.726      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0|datac                                                       ;
+---------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]'                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                            ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst55                                                                          ;
; -0.595 ; -0.411       ; 0.184          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst55                                                                          ;
; -0.580 ; -0.364       ; 0.216          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst55                                                                          ;
; -0.439 ; -0.439       ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; -0.435 ; -0.435       ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst55|clk                                                                      ;
; -0.340 ; -0.340       ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst55|clk                                                                      ;
; -0.336 ; -0.336       ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; 0.353  ; 0.353        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19~0|combout       ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin             ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout            ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin             ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout            ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin             ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout            ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin             ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout            ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cin             ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cout            ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cin             ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cout            ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cin             ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cout            ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cin             ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cout            ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19~0|cin           ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cin              ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cout             ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cin              ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cout             ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cin              ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cout             ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cin              ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cout             ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cin              ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cout             ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cin              ;
; 0.409  ; 0.409        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cout             ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa            ;
; 0.423  ; 0.423        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|dataa   ;
; 0.450  ; 0.450        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|combout ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cout_actual|datac                   ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin             ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout            ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin             ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout            ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin             ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout            ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin             ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout            ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cin             ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cout            ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cin             ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cout            ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cin             ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cout            ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cin             ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cout            ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19~0|cin           ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cin              ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cout             ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cin              ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cout             ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cin              ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cout             ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cin              ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cout             ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cin              ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cout             ;
; 0.493  ; 0.493        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cin              ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cout_actual|datac                   ;
; 0.548  ; 0.548        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|combout ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19~0|combout       ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|dataa   ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa            ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_50MHz'                                                               ;
+-------+--------------+----------------+-----------------+-----------+------------+----------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                           ;
+-------+--------------+----------------+-----------------+-----------+------------+----------------------------------+
; 9.671 ; 9.855        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][15] ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][10] ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][11] ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][1]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][2]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][3]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][4]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][5]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][6]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][7]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][8]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][9]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][10] ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][11] ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][12] ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][13] ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][14] ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][15] ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][9]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][0]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][12] ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][13] ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][14] ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][15] ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][2]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][3]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][4]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][6]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][1]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][5]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][8]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][9]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[7][1]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[7][5]  ;
; 9.672 ; 9.856        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[7][8]  ;
; 9.673 ; 9.857        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][0]  ;
; 9.673 ; 9.857        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][10] ;
; 9.673 ; 9.857        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][11] ;
; 9.673 ; 9.857        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][12] ;
; 9.673 ; 9.857        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][14] ;
; 9.673 ; 9.857        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][3]  ;
; 9.673 ; 9.857        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][6]  ;
; 9.674 ; 9.858        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][0]  ;
; 9.674 ; 9.858        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][2]  ;
; 9.675 ; 9.859        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[5][14] ;
; 9.675 ; 9.859        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[5][15] ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|REC_BREAK_MOVE  ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][1] ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][2] ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][3] ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][4] ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][5] ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][6] ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][7] ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][8] ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][1] ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][4] ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][5] ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][7] ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][8] ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][9] ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[0]      ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[10]     ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[11]     ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[1]      ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[2]      ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[3]      ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[4]      ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[5]      ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[6]      ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[7]      ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[8]      ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[9]      ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][1] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][3] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][4] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][5] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][6] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][7] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][8] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][9] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][1] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][2] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][3] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][4] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][5] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][6] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][7] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][9] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[5][0]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[5][10] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[5][11] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[5][12] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[5][13] ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[5][1]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[5][2]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[5][3]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[5][4]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[5][5]  ;
; 9.677 ; 9.861        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[5][6]  ;
+-------+--------------+----------------+-----------------+-----------+------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst47|altpll_component|auto_generated|pll1|clk[0]'                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------+
; 19.603 ; 19.819       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[198] ;
; 19.603 ; 19.819       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[199] ;
; 19.603 ; 19.819       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[248] ;
; 19.603 ; 19.819       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[254] ;
; 19.603 ; 19.819       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[317] ;
; 19.603 ; 19.819       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[318] ;
; 19.603 ; 19.819       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[415] ;
; 19.603 ; 19.819       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[420] ;
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[205] ;
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[206] ;
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[207] ;
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[373] ;
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[374] ;
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[375] ;
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[429] ;
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[431] ;
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[609] ;
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[610] ;
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[611] ;
; 19.605 ; 19.821       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[618] ;
; 19.607 ; 19.823       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[17]  ;
; 19.607 ; 19.823       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[18]  ;
; 19.607 ; 19.823       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[22]  ;
; 19.607 ; 19.823       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[23]  ;
; 19.607 ; 19.823       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[25]  ;
; 19.607 ; 19.823       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[514] ;
; 19.607 ; 19.823       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[71]  ;
; 19.608 ; 19.824       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[151] ;
; 19.608 ; 19.824       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[292] ;
; 19.608 ; 19.824       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[312] ;
; 19.608 ; 19.824       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[314] ;
; 19.608 ; 19.824       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[315] ;
; 19.608 ; 19.824       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[316] ;
; 19.608 ; 19.824       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[319] ;
; 19.608 ; 19.824       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[330] ;
; 19.608 ; 19.824       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[331] ;
; 19.608 ; 19.824       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[342] ;
; 19.608 ; 19.824       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[417] ;
; 19.608 ; 19.824       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[418] ;
; 19.608 ; 19.824       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[43]  ;
; 19.608 ; 19.824       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[44]  ;
; 19.608 ; 19.824       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[608] ;
; 19.609 ; 19.825       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[200] ;
; 19.609 ; 19.825       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[201] ;
; 19.609 ; 19.825       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[208] ;
; 19.609 ; 19.825       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[212] ;
; 19.609 ; 19.825       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[213] ;
; 19.609 ; 19.825       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[280] ;
; 19.609 ; 19.825       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[281] ;
; 19.609 ; 19.825       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[282] ;
; 19.609 ; 19.825       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[283] ;
; 19.609 ; 19.825       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[376] ;
; 19.609 ; 19.825       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[380] ;
; 19.609 ; 19.825       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[381] ;
; 19.609 ; 19.825       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[436] ;
; 19.609 ; 19.825       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[437] ;
; 19.609 ; 19.825       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[448] ;
; 19.609 ; 19.825       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[449] ;
; 19.609 ; 19.825       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[541] ;
; 19.609 ; 19.825       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[542] ;
; 19.609 ; 19.825       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[593] ;
; 19.610 ; 19.826       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[247] ;
; 19.610 ; 19.826       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[249] ;
; 19.610 ; 19.826       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[251] ;
; 19.610 ; 19.826       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[252] ;
; 19.610 ; 19.826       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[253] ;
; 19.610 ; 19.826       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[255] ;
; 19.610 ; 19.826       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[458] ;
; 19.610 ; 19.826       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[519] ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[101] ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[104] ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[108] ;
; 19.611 ; 19.827       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[110] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[125] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[127] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[128] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[129] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[130] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[131] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[132] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[134] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[135] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[150] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[152] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[184] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[185] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[186] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[187] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[189] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[190] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[194] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[195] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[196] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[202] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[203] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[29]  ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[30]  ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[31]  ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[401] ;
; 19.612 ; 19.828       ; 0.216          ; High Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[402] ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst53|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+------------+--------------+----------------+------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                            ;
+------------+--------------+----------------+------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; 99999.739  ; 99999.955    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ;
; 99999.739  ; 99999.955    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ;
; 99999.739  ; 99999.955    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ;
; 99999.739  ; 99999.955    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ;
; 99999.739  ; 99999.955    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ;
; 99999.745  ; 99999.961    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ;
; 99999.745  ; 99999.961    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ;
; 99999.745  ; 99999.961    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ;
; 99999.745  ; 99999.961    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ;
; 99999.745  ; 99999.961    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ;
; 99999.747  ; 99999.963    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ;
; 99999.747  ; 99999.963    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ;
; 99999.747  ; 99999.963    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ;
; 99999.747  ; 99999.963    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ;
; 99999.747  ; 99999.963    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ;
; 99999.747  ; 99999.963    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ;
; 99999.747  ; 99999.963    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ;
; 99999.747  ; 99999.963    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ;
; 99999.747  ; 99999.963    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ;
; 99999.747  ; 99999.963    ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ;
; 99999.852  ; 100000.036   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ;
; 99999.852  ; 100000.036   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ;
; 99999.852  ; 100000.036   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ;
; 99999.852  ; 100000.036   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ;
; 99999.852  ; 100000.036   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ;
; 99999.852  ; 100000.036   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ;
; 99999.852  ; 100000.036   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ;
; 99999.852  ; 100000.036   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ;
; 99999.852  ; 100000.036   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ;
; 99999.852  ; 100000.036   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ;
; 99999.853  ; 100000.037   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ;
; 99999.853  ; 100000.037   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ;
; 99999.853  ; 100000.037   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ;
; 99999.853  ; 100000.037   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ;
; 99999.853  ; 100000.037   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ;
; 99999.860  ; 100000.044   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ;
; 99999.860  ; 100000.044   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ;
; 99999.860  ; 100000.044   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ;
; 99999.860  ; 100000.044   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ;
; 99999.860  ; 100000.044   ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ;
; 99999.979  ; 99999.979    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 99999.979  ; 99999.979    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 99999.979  ; 99999.979    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 99999.979  ; 99999.979    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 99999.979  ; 99999.979    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 99999.984  ; 99999.984    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst53|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 99999.984  ; 99999.984    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst53|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 99999.985  ; 99999.985    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 99999.985  ; 99999.985    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 99999.985  ; 99999.985    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 99999.985  ; 99999.985    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 99999.985  ; 99999.985    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 99999.987  ; 99999.987    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 99999.987  ; 99999.987    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 99999.987  ; 99999.987    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 99999.987  ; 99999.987    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 99999.987  ; 99999.987    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 99999.987  ; 99999.987    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 99999.987  ; 99999.987    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 99999.987  ; 99999.987    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 99999.987  ; 99999.987    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 99999.987  ; 99999.987    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 100000.012 ; 100000.012   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 100000.012 ; 100000.012   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 100000.012 ; 100000.012   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 100000.012 ; 100000.012   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 100000.012 ; 100000.012   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 100000.012 ; 100000.012   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 100000.012 ; 100000.012   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 100000.012 ; 100000.012   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 100000.012 ; 100000.012   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 100000.012 ; 100000.012   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 100000.013 ; 100000.013   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 100000.013 ; 100000.013   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 100000.013 ; 100000.013   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 100000.013 ; 100000.013   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 100000.013 ; 100000.013   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 100000.015 ; 100000.015   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst53|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 100000.015 ; 100000.015   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst53|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 100000.020 ; 100000.020   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 100000.020 ; 100000.020   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 100000.020 ; 100000.020   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 100000.020 ; 100000.020   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 100000.020 ; 100000.020   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ;
+------------+--------------+----------------+------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; BTN1       ; CLK_50MHz  ; 0.979 ; 1.338 ; Rise       ; CLK_50MHz       ;
; BTN2       ; CLK_50MHz  ; 1.000 ; 1.353 ; Rise       ; CLK_50MHz       ;
; BTN3       ; CLK_50MHz  ; 1.003 ; 1.352 ; Rise       ; CLK_50MHz       ;
; SW[*]      ; CLK_50MHz  ; 6.792 ; 7.240 ; Rise       ; CLK_50MHz       ;
;  SW[0]     ; CLK_50MHz  ; 6.792 ; 7.240 ; Rise       ; CLK_50MHz       ;
; SW_SEL[*]  ; CLK_50MHz  ; 7.281 ; 7.686 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[7] ; CLK_50MHz  ; 6.916 ; 7.240 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[8] ; CLK_50MHz  ; 7.281 ; 7.686 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[9] ; CLK_50MHz  ; 6.080 ; 6.471 ; Rise       ; CLK_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; BTN1       ; CLK_50MHz  ; -0.678 ; -1.027 ; Rise       ; CLK_50MHz       ;
; BTN2       ; CLK_50MHz  ; -0.697 ; -1.040 ; Rise       ; CLK_50MHz       ;
; BTN3       ; CLK_50MHz  ; -0.700 ; -1.039 ; Rise       ; CLK_50MHz       ;
; SW[*]      ; CLK_50MHz  ; -1.492 ; -1.894 ; Rise       ; CLK_50MHz       ;
;  SW[0]     ; CLK_50MHz  ; -1.492 ; -1.894 ; Rise       ; CLK_50MHz       ;
; SW_SEL[*]  ; CLK_50MHz  ; -1.943 ; -2.290 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[7] ; CLK_50MHz  ; -1.943 ; -2.290 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[8] ; CLK_50MHz  ; -2.141 ; -2.507 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[9] ; CLK_50MHz  ; -2.063 ; -2.471 ; Rise       ; CLK_50MHz       ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------------------------+
; VGA_B[*]  ; CLK_50MHz                        ; 4.291  ; 4.290  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLK_50MHz                        ; 3.659  ; 3.687  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLK_50MHz                        ; 3.645  ; 3.673  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLK_50MHz                        ; 4.291  ; 4.290  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLK_50MHz                        ; 3.936  ; 3.989  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLK_50MHz                        ; 4.794  ; 4.793  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLK_50MHz                        ; 4.363  ; 4.338  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLK_50MHz                        ; 4.121  ; 4.167  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLK_50MHz                        ; 4.794  ; 4.793  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLK_50MHz                        ; 4.053  ; 4.063  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLK_50MHz                        ; 4.012  ; 4.008  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLK_50MHz                        ; 4.159  ; 4.216  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLK_50MHz                        ; 3.927  ; 3.964  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLK_50MHz                        ; 4.159  ; 4.216  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLK_50MHz                        ; 4.117  ; 4.147  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLK_50MHz                        ; 3.926  ; 3.977  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLK_50MHz                        ; 4.024  ; 4.025  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; SEG7[*]   ; mainLogic:inst57|MOVES_COUNT[10] ; 30.427 ; 30.302 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[0]  ; mainLogic:inst57|MOVES_COUNT[10] ; 25.459 ; 25.421 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[1]  ; mainLogic:inst57|MOVES_COUNT[10] ; 25.422 ; 25.356 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[2]  ; mainLogic:inst57|MOVES_COUNT[10] ; 24.907 ; 24.844 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[3]  ; mainLogic:inst57|MOVES_COUNT[10] ; 25.794 ; 25.694 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[4]  ; mainLogic:inst57|MOVES_COUNT[10] ; 24.976 ; 24.944 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[5]  ; mainLogic:inst57|MOVES_COUNT[10] ; 25.834 ; 25.736 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[6]  ; mainLogic:inst57|MOVES_COUNT[10] ; 25.757 ; 25.663 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[8]  ; mainLogic:inst57|MOVES_COUNT[10] ; 29.976 ; 29.876 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[9]  ; mainLogic:inst57|MOVES_COUNT[10] ; 29.953 ; 29.853 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 30.173 ; 30.052 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[11] ; mainLogic:inst57|MOVES_COUNT[10] ; 30.200 ; 30.080 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[12] ; mainLogic:inst57|MOVES_COUNT[10] ; 30.169 ; 30.044 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[13] ; mainLogic:inst57|MOVES_COUNT[10] ; 30.089 ; 30.015 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[14] ; mainLogic:inst57|MOVES_COUNT[10] ; 30.427 ; 30.302 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[16] ; mainLogic:inst57|MOVES_COUNT[10] ; 30.063 ; 29.901 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[17] ; mainLogic:inst57|MOVES_COUNT[10] ; 29.594 ; 29.513 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[18] ; mainLogic:inst57|MOVES_COUNT[10] ; 29.675 ; 29.571 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[19] ; mainLogic:inst57|MOVES_COUNT[10] ; 29.177 ; 29.142 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[20] ; mainLogic:inst57|MOVES_COUNT[10] ; 29.405 ; 29.358 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[21] ; mainLogic:inst57|MOVES_COUNT[10] ; 29.551 ; 29.499 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[22] ; mainLogic:inst57|MOVES_COUNT[10] ; 29.891 ; 29.768 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[24] ; mainLogic:inst57|MOVES_COUNT[10] ; 21.551 ; 21.474 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[25] ; mainLogic:inst57|MOVES_COUNT[10] ; 20.649 ; 20.534 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[26] ; mainLogic:inst57|MOVES_COUNT[10] ; 20.896 ; 20.743 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[27] ; mainLogic:inst57|MOVES_COUNT[10] ; 20.815 ; 20.716 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[28] ; mainLogic:inst57|MOVES_COUNT[10] ; 20.304 ; 20.220 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[29] ; mainLogic:inst57|MOVES_COUNT[10] ; 20.625 ; 20.590 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[30] ; mainLogic:inst57|MOVES_COUNT[10] ; 20.689 ; 20.565 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
; SEG7[*]   ; mainLogic:inst57|MOVES_COUNT[10] ; 30.543 ; 30.418 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[0]  ; mainLogic:inst57|MOVES_COUNT[10] ; 25.499 ; 25.461 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[1]  ; mainLogic:inst57|MOVES_COUNT[10] ; 25.462 ; 25.396 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[2]  ; mainLogic:inst57|MOVES_COUNT[10] ; 24.947 ; 24.884 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[3]  ; mainLogic:inst57|MOVES_COUNT[10] ; 25.834 ; 25.734 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[4]  ; mainLogic:inst57|MOVES_COUNT[10] ; 25.016 ; 24.984 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[5]  ; mainLogic:inst57|MOVES_COUNT[10] ; 25.874 ; 25.776 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[6]  ; mainLogic:inst57|MOVES_COUNT[10] ; 25.797 ; 25.703 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[8]  ; mainLogic:inst57|MOVES_COUNT[10] ; 30.092 ; 29.992 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[9]  ; mainLogic:inst57|MOVES_COUNT[10] ; 30.069 ; 29.969 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 30.289 ; 30.168 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[11] ; mainLogic:inst57|MOVES_COUNT[10] ; 30.316 ; 30.196 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[12] ; mainLogic:inst57|MOVES_COUNT[10] ; 30.285 ; 30.160 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[13] ; mainLogic:inst57|MOVES_COUNT[10] ; 30.205 ; 30.131 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[14] ; mainLogic:inst57|MOVES_COUNT[10] ; 30.543 ; 30.418 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[16] ; mainLogic:inst57|MOVES_COUNT[10] ; 30.172 ; 30.010 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[17] ; mainLogic:inst57|MOVES_COUNT[10] ; 29.703 ; 29.622 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[18] ; mainLogic:inst57|MOVES_COUNT[10] ; 29.784 ; 29.680 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[19] ; mainLogic:inst57|MOVES_COUNT[10] ; 29.286 ; 29.251 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[20] ; mainLogic:inst57|MOVES_COUNT[10] ; 29.514 ; 29.467 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[21] ; mainLogic:inst57|MOVES_COUNT[10] ; 29.660 ; 29.608 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[22] ; mainLogic:inst57|MOVES_COUNT[10] ; 30.000 ; 29.877 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[24] ; mainLogic:inst57|MOVES_COUNT[10] ; 21.611 ; 21.534 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[25] ; mainLogic:inst57|MOVES_COUNT[10] ; 20.709 ; 20.594 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[26] ; mainLogic:inst57|MOVES_COUNT[10] ; 20.956 ; 20.803 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[27] ; mainLogic:inst57|MOVES_COUNT[10] ; 20.875 ; 20.776 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[28] ; mainLogic:inst57|MOVES_COUNT[10] ; 20.364 ; 20.280 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[29] ; mainLogic:inst57|MOVES_COUNT[10] ; 20.685 ; 20.650 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[30] ; mainLogic:inst57|MOVES_COUNT[10] ; 20.749 ; 20.625 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------------------------+
; VGA_B[*]  ; CLK_50MHz                        ; 3.259  ; 3.285  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLK_50MHz                        ; 3.272  ; 3.298  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLK_50MHz                        ; 3.259  ; 3.285  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLK_50MHz                        ; 3.879  ; 3.878  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLK_50MHz                        ; 3.537  ; 3.588  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLK_50MHz                        ; 3.650  ; 3.659  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLK_50MHz                        ; 3.949  ; 3.924  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLK_50MHz                        ; 3.715  ; 3.759  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLK_50MHz                        ; 4.361  ; 4.360  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLK_50MHz                        ; 3.650  ; 3.659  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLK_50MHz                        ; 3.611  ; 3.607  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLK_50MHz                        ; 3.529  ; 3.564  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLK_50MHz                        ; 3.530  ; 3.564  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLK_50MHz                        ; 3.751  ; 3.806  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLK_50MHz                        ; 3.711  ; 3.740  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLK_50MHz                        ; 3.529  ; 3.577  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLK_50MHz                        ; 3.623  ; 3.623  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; SEG7[*]   ; mainLogic:inst57|MOVES_COUNT[10] ; 8.889  ; 8.807  ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[0]  ; mainLogic:inst57|MOVES_COUNT[10] ; 13.059 ; 13.021 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[1]  ; mainLogic:inst57|MOVES_COUNT[10] ; 13.023 ; 12.958 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[2]  ; mainLogic:inst57|MOVES_COUNT[10] ; 12.529 ; 12.467 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[3]  ; mainLogic:inst57|MOVES_COUNT[10] ; 13.381 ; 13.283 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[4]  ; mainLogic:inst57|MOVES_COUNT[10] ; 12.596 ; 12.563 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[5]  ; mainLogic:inst57|MOVES_COUNT[10] ; 13.419 ; 13.323 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[6]  ; mainLogic:inst57|MOVES_COUNT[10] ; 13.345 ; 13.253 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[8]  ; mainLogic:inst57|MOVES_COUNT[10] ; 11.852 ; 11.755 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[9]  ; mainLogic:inst57|MOVES_COUNT[10] ; 11.830 ; 11.733 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.041 ; 11.923 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[11] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.067 ; 11.950 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[12] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.038 ; 11.916 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[13] ; mainLogic:inst57|MOVES_COUNT[10] ; 11.960 ; 11.887 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[14] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.286 ; 12.164 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[16] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.560 ; 12.403 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[17] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.110 ; 12.031 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[18] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.188 ; 12.086 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[19] ; mainLogic:inst57|MOVES_COUNT[10] ; 11.711 ; 11.675 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[20] ; mainLogic:inst57|MOVES_COUNT[10] ; 11.929 ; 11.882 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[21] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.070 ; 12.018 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[22] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.395 ; 12.275 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[24] ; mainLogic:inst57|MOVES_COUNT[10] ; 10.088 ; 10.011 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[25] ; mainLogic:inst57|MOVES_COUNT[10] ; 9.219  ; 9.107  ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[26] ; mainLogic:inst57|MOVES_COUNT[10] ; 9.458  ; 9.310  ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[27] ; mainLogic:inst57|MOVES_COUNT[10] ; 9.380  ; 9.283  ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[28] ; mainLogic:inst57|MOVES_COUNT[10] ; 8.889  ; 8.807  ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[29] ; mainLogic:inst57|MOVES_COUNT[10] ; 9.197  ; 9.161  ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[30] ; mainLogic:inst57|MOVES_COUNT[10] ; 9.258  ; 9.137  ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
; SEG7[*]   ; mainLogic:inst57|MOVES_COUNT[10] ; 9.299  ; 9.217  ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[0]  ; mainLogic:inst57|MOVES_COUNT[10] ; 13.073 ; 13.035 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[1]  ; mainLogic:inst57|MOVES_COUNT[10] ; 13.037 ; 12.972 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[2]  ; mainLogic:inst57|MOVES_COUNT[10] ; 12.543 ; 12.481 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[3]  ; mainLogic:inst57|MOVES_COUNT[10] ; 13.395 ; 13.297 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[4]  ; mainLogic:inst57|MOVES_COUNT[10] ; 12.610 ; 12.577 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[5]  ; mainLogic:inst57|MOVES_COUNT[10] ; 13.433 ; 13.337 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[6]  ; mainLogic:inst57|MOVES_COUNT[10] ; 13.359 ; 13.267 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[8]  ; mainLogic:inst57|MOVES_COUNT[10] ; 11.886 ; 11.789 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[9]  ; mainLogic:inst57|MOVES_COUNT[10] ; 11.864 ; 11.767 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.075 ; 11.957 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[11] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.101 ; 11.984 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[12] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.072 ; 11.950 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[13] ; mainLogic:inst57|MOVES_COUNT[10] ; 11.994 ; 11.921 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[14] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.320 ; 12.198 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[16] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.782 ; 12.625 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[17] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.332 ; 12.253 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[18] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.410 ; 12.308 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[19] ; mainLogic:inst57|MOVES_COUNT[10] ; 11.933 ; 11.897 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[20] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.151 ; 12.104 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[21] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.292 ; 12.240 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[22] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.617 ; 12.497 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[24] ; mainLogic:inst57|MOVES_COUNT[10] ; 10.498 ; 10.421 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[25] ; mainLogic:inst57|MOVES_COUNT[10] ; 9.629  ; 9.517  ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[26] ; mainLogic:inst57|MOVES_COUNT[10] ; 9.868  ; 9.720  ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[27] ; mainLogic:inst57|MOVES_COUNT[10] ; 9.790  ; 9.693  ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[28] ; mainLogic:inst57|MOVES_COUNT[10] ; 9.299  ; 9.217  ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[29] ; mainLogic:inst57|MOVES_COUNT[10] ; 9.607  ; 9.571  ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[30] ; mainLogic:inst57|MOVES_COUNT[10] ; 9.668  ; 9.547  ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; -23.415 ; -4903.932     ;
; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; -14.116 ; -382.680      ;
; CLK_50MHz                                                                                        ; -1.684  ; -362.384      ;
; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; -1.529  ; -26.995       ;
; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; 0.014   ; 0.000         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                          ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+---------+---------------+
; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; -12.053 ; -239.133      ;
; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; -0.257  ; -0.551        ;
; CLK_50MHz                                                                                        ; 0.087   ; 0.000         ;
; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; 0.179   ; 0.000         ;
; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; 0.208   ; 0.000         ;
+--------------------------------------------------------------------------------------------------+---------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                             ;
+--------------------------------------------------------------------------------------------------+-----------+---------------+
; Clock                                                                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------------------------------------------------------+-----------+---------------+
; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; -10.960   ; -38896.790    ;
; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; -1.000    ; -2.010        ;
; CLK_50MHz                                                                                        ; 9.411     ; 0.000         ;
; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; 19.645    ; 0.000         ;
; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; 99999.784 ; 0.000         ;
+--------------------------------------------------------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst47|altpll_component|auto_generated|pll1|clk[0]'                                                                                                           ;
+---------+-------------------------------------+-------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                           ; To Node                       ; Launch Clock ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------+-------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+
; -23.415 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.316     ; 22.253     ;
; -23.324 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.316     ; 22.162     ;
; -23.315 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.310     ; 22.159     ;
; -23.311 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.310     ; 22.155     ;
; -23.310 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.310     ; 22.154     ;
; -23.309 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.310     ; 22.153     ;
; -23.279 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[618] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.322     ; 22.111     ;
; -23.263 ; mainLogic:inst57|bestTime[5][15]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.507     ; 21.910     ;
; -23.240 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[618] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.322     ; 22.072     ;
; -23.224 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.310     ; 22.068     ;
; -23.220 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.310     ; 22.064     ;
; -23.219 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.310     ; 22.063     ;
; -23.218 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.310     ; 22.062     ;
; -23.217 ; mainLogic:inst57|bestTime[5][12]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.515     ; 21.856     ;
; -23.215 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[596] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.303     ; 22.066     ;
; -23.210 ; mainLogic:inst57|bestTime[2][13]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.508     ; 21.856     ;
; -23.205 ; mainLogic:inst57|bestTime[2][12]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.508     ; 21.851     ;
; -23.198 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[604] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.310     ; 22.042     ;
; -23.163 ; mainLogic:inst57|bestTime[5][15]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.501     ; 21.816     ;
; -23.159 ; mainLogic:inst57|bestTime[5][15]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.501     ; 21.812     ;
; -23.158 ; mainLogic:inst57|bestTime[5][15]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.501     ; 21.811     ;
; -23.157 ; mainLogic:inst57|bestTime[5][15]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.501     ; 21.810     ;
; -23.154 ; mainLogic:inst57|bestTime[5][13]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.515     ; 21.793     ;
; -23.138 ; mainLogic:inst57|bestTime[2][14]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.508     ; 21.784     ;
; -23.137 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[601] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.302     ; 21.989     ;
; -23.119 ; mainLogic:inst57|bestTime[2][15]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.508     ; 21.765     ;
; -23.117 ; mainLogic:inst57|bestTime[5][12]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.509     ; 21.762     ;
; -23.116 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[596] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.303     ; 21.967     ;
; -23.113 ; mainLogic:inst57|bestTime[5][12]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.509     ; 21.758     ;
; -23.112 ; mainLogic:inst57|bestTime[5][12]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.509     ; 21.757     ;
; -23.111 ; mainLogic:inst57|bestTime[5][12]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.509     ; 21.756     ;
; -23.110 ; mainLogic:inst57|bestTime[2][13]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.502     ; 21.762     ;
; -23.106 ; mainLogic:inst57|bestTime[2][13]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.502     ; 21.758     ;
; -23.105 ; mainLogic:inst57|bestTime[2][12]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.502     ; 21.757     ;
; -23.105 ; mainLogic:inst57|bestTime[2][13]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.502     ; 21.757     ;
; -23.104 ; mainLogic:inst57|bestTime[2][13]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.502     ; 21.756     ;
; -23.103 ; mainLogic:inst57|bestTime[4][15]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.492     ; 21.765     ;
; -23.101 ; mainLogic:inst57|bestTime[2][12]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.502     ; 21.753     ;
; -23.100 ; mainLogic:inst57|bestTime[2][12]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.502     ; 21.752     ;
; -23.099 ; mainLogic:inst57|bestTime[2][12]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.502     ; 21.751     ;
; -23.099 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[604] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.310     ; 21.943     ;
; -23.076 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[606] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.292     ; 21.938     ;
; -23.068 ; mainLogic:inst57|bestTime[0][13]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.505     ; 21.717     ;
; -23.054 ; mainLogic:inst57|bestTime[5][13]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.509     ; 21.699     ;
; -23.053 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[595] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.310     ; 21.897     ;
; -23.050 ; mainLogic:inst57|bestTime[5][13]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.509     ; 21.695     ;
; -23.049 ; mainLogic:inst57|bestTime[5][13]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.509     ; 21.694     ;
; -23.048 ; mainLogic:inst57|bestTime[5][13]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.509     ; 21.693     ;
; -23.038 ; mainLogic:inst57|bestTime[2][14]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.502     ; 21.690     ;
; -23.038 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[601] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.302     ; 21.890     ;
; -23.034 ; mainLogic:inst57|bestTime[2][14]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.502     ; 21.686     ;
; -23.033 ; mainLogic:inst57|bestTime[2][14]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.502     ; 21.685     ;
; -23.032 ; mainLogic:inst57|bestTime[2][14]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.502     ; 21.684     ;
; -23.019 ; mainLogic:inst57|bestTime[2][15]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.502     ; 21.671     ;
; -23.015 ; mainLogic:inst57|bestTime[0][12]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.505     ; 21.664     ;
; -23.015 ; mainLogic:inst57|bestTime[2][15]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.502     ; 21.667     ;
; -23.014 ; mainLogic:inst57|bestTime[2][15]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.502     ; 21.666     ;
; -23.013 ; mainLogic:inst57|bestTime[2][15]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.502     ; 21.665     ;
; -23.003 ; mainLogic:inst57|bestTime[4][15]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.486     ; 21.671     ;
; -22.999 ; mainLogic:inst57|bestTime[4][15]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.486     ; 21.667     ;
; -22.998 ; mainLogic:inst57|bestTime[4][15]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.486     ; 21.666     ;
; -22.997 ; mainLogic:inst57|bestTime[4][15]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.486     ; 21.665     ;
; -22.978 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[603] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.311     ; 21.821     ;
; -22.977 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[606] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.292     ; 21.839     ;
; -22.976 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[161] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.316     ; 21.814     ;
; -22.968 ; mainLogic:inst57|bestTime[0][13]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.499     ; 21.623     ;
; -22.964 ; mainLogic:inst57|bestTime[0][13]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.499     ; 21.619     ;
; -22.963 ; mainLogic:inst57|bestTime[0][13]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.499     ; 21.618     ;
; -22.962 ; mainLogic:inst57|bestTime[0][13]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.499     ; 21.617     ;
; -22.954 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[595] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.310     ; 21.798     ;
; -22.948 ; mainLogic:inst57|bestTime[7][15]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.523     ; 21.579     ;
; -22.946 ; mainLogic:inst57|bestTime[0][14]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.505     ; 21.595     ;
; -22.939 ; mainLogic:inst57|bestTime[4][12]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.500     ; 21.593     ;
; -22.925 ; mainLogic:inst57|bestTime[0][15]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.505     ; 21.574     ;
; -22.925 ; mainLogic:inst57|bestTime[5][14]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.507     ; 21.572     ;
; -22.917 ; mainLogic:inst57|bestTime[4][13]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.510     ; 21.561     ;
; -22.915 ; mainLogic:inst57|bestTime[0][12]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.499     ; 21.570     ;
; -22.911 ; mainLogic:inst57|bestTime[3][15]    ; VGAHandler:inst2|nowLine[160] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.509     ; 21.556     ;
; -22.911 ; mainLogic:inst57|bestTime[0][12]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.499     ; 21.566     ;
; -22.910 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[597] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.310     ; 21.754     ;
; -22.910 ; mainLogic:inst57|bestTime[0][12]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.499     ; 21.565     ;
; -22.909 ; mainLogic:inst57|bestTime[0][12]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.499     ; 21.564     ;
; -22.906 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[605] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.312     ; 21.748     ;
; -22.885 ; mainLogic:inst57|selected_select[0] ; VGAHandler:inst2|nowLine[161] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.316     ; 21.723     ;
; -22.879 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[603] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.311     ; 21.722     ;
; -22.869 ; mainLogic:inst57|selected_select[1] ; VGAHandler:inst2|nowLine[159] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.311     ; 21.712     ;
; -22.848 ; mainLogic:inst57|bestTime[7][15]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.517     ; 21.485     ;
; -22.846 ; mainLogic:inst57|bestTime[0][14]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.499     ; 21.501     ;
; -22.844 ; mainLogic:inst57|bestTime[7][15]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.517     ; 21.481     ;
; -22.843 ; mainLogic:inst57|bestTime[7][15]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.517     ; 21.480     ;
; -22.842 ; mainLogic:inst57|bestTime[7][15]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.517     ; 21.479     ;
; -22.842 ; mainLogic:inst57|bestTime[0][14]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.499     ; 21.497     ;
; -22.841 ; mainLogic:inst57|bestTime[0][14]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.499     ; 21.496     ;
; -22.840 ; mainLogic:inst57|bestTime[0][14]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.499     ; 21.495     ;
; -22.839 ; mainLogic:inst57|bestTime[4][12]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.494     ; 21.499     ;
; -22.835 ; mainLogic:inst57|bestTime[4][12]    ; VGAHandler:inst2|nowLine[156] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.494     ; 21.495     ;
; -22.834 ; mainLogic:inst57|bestTime[4][12]    ; VGAHandler:inst2|nowLine[155] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.494     ; 21.494     ;
; -22.833 ; mainLogic:inst57|bestTime[4][12]    ; VGAHandler:inst2|nowLine[153] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.494     ; 21.493     ;
; -22.825 ; mainLogic:inst57|bestTime[0][15]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.499     ; 21.480     ;
; -22.825 ; mainLogic:inst57|bestTime[5][14]    ; VGAHandler:inst2|nowLine[154] ; CLK_50MHz    ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.217        ; -1.501     ; 21.478     ;
+---------+-------------------------------------+-------------------------------+--------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mainLogic:inst57|MOVES_COUNT[10]'                                                                                                               ;
+---------+----------------------------------+--------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                              ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+--------------------------------------+--------------+----------------------------------+--------------+------------+------------+
; -14.116 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.125      ; 18.290     ;
; -14.109 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.125      ; 18.282     ;
; -14.109 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.125      ; 18.283     ;
; -14.102 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.125      ; 18.275     ;
; -14.072 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.126      ; 18.248     ;
; -14.065 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.126      ; 18.241     ;
; -14.047 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.125      ; 18.221     ;
; -14.040 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.125      ; 18.214     ;
; -14.030 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.126      ; 18.206     ;
; -14.026 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.126      ; 18.296     ;
; -14.023 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.126      ; 18.199     ;
; -14.019 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.126      ; 18.289     ;
; -14.016 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.822      ; 17.826     ;
; -14.008 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.826      ; 17.822     ;
; -14.007 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.823      ; 17.819     ;
; -14.006 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.827      ; 17.822     ;
; -14.005 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.827      ; 17.821     ;
; -14.003 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.822      ; 17.813     ;
; -13.997 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.823      ; 17.808     ;
; -13.996 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.826      ; 17.811     ;
; -13.995 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.826      ; 17.809     ;
; -13.994 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.823      ; 17.806     ;
; -13.993 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.827      ; 17.809     ;
; -13.992 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.827      ; 17.808     ;
; -13.984 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.823      ; 17.795     ;
; -13.983 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.826      ; 17.798     ;
; -13.937 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.822      ; 17.747     ;
; -13.929 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.826      ; 17.743     ;
; -13.928 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.823      ; 17.740     ;
; -13.927 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.827      ; 17.743     ;
; -13.926 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.827      ; 17.742     ;
; -13.924 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.822      ; 17.734     ;
; -13.918 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.823      ; 17.729     ;
; -13.917 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.826      ; 17.732     ;
; -13.916 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.826      ; 17.730     ;
; -13.915 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.823      ; 17.727     ;
; -13.914 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.827      ; 17.730     ;
; -13.913 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.827      ; 17.729     ;
; -13.912 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.123      ; 18.179     ;
; -13.905 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.823      ; 17.716     ;
; -13.905 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.123      ; 18.172     ;
; -13.904 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.826      ; 17.719     ;
; -13.864 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.125      ; 18.038     ;
; -13.860 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.822      ; 17.670     ;
; -13.857 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.125      ; 18.030     ;
; -13.856 ; mainLogic:inst57|MOVES_COUNT[1]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.899      ; 17.743     ;
; -13.852 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.826      ; 17.666     ;
; -13.851 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.823      ; 17.663     ;
; -13.850 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.827      ; 17.666     ;
; -13.849 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.827      ; 17.665     ;
; -13.848 ; mainLogic:inst57|MOVES_COUNT[1]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.903      ; 17.739     ;
; -13.847 ; mainLogic:inst57|MOVES_COUNT[1]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.900      ; 17.736     ;
; -13.846 ; mainLogic:inst57|MOVES_COUNT[1]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.904      ; 17.739     ;
; -13.845 ; mainLogic:inst57|MOVES_COUNT[1]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.904      ; 17.738     ;
; -13.841 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.823      ; 17.652     ;
; -13.840 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.826      ; 17.655     ;
; -13.837 ; mainLogic:inst57|MOVES_COUNT[1]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.900      ; 17.725     ;
; -13.836 ; mainLogic:inst57|MOVES_COUNT[1]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 3.903      ; 17.728     ;
; -13.820 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.126      ; 17.996     ;
; -13.795 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.125      ; 17.969     ;
; -13.778 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.126      ; 17.954     ;
; -13.774 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.126      ; 18.044     ;
; -13.688 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 4.053      ; 18.290     ;
; -13.681 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 4.053      ; 18.282     ;
; -13.681 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 4.053      ; 18.283     ;
; -13.674 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 4.053      ; 18.275     ;
; -13.660 ; mainLogic:inst57|MOVES_COUNT[15] ; intTo4SEG:inst99|byte2Seg7:m3|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.123      ; 17.927     ;
; -13.659 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 3.679      ; 17.826     ;
; -13.651 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 3.683      ; 17.822     ;
; -13.650 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 3.680      ; 17.819     ;
; -13.649 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 3.684      ; 17.822     ;
; -13.648 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 3.684      ; 17.821     ;
; -13.646 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 3.679      ; 17.813     ;
; -13.644 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 4.054      ; 18.248     ;
; -13.644 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m0|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 2.229      ; 15.921     ;
; -13.640 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 3.680      ; 17.808     ;
; -13.639 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 3.683      ; 17.811     ;
; -13.639 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m0|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 2.229      ; 15.916     ;
; -13.638 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 3.683      ; 17.809     ;
; -13.637 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 3.680      ; 17.806     ;
; -13.637 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 4.054      ; 18.241     ;
; -13.636 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 3.684      ; 17.809     ;
; -13.635 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 3.684      ; 17.808     ;
; -13.627 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 3.680      ; 17.795     ;
; -13.626 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 3.683      ; 17.798     ;
; -13.619 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 4.053      ; 18.221     ;
; -13.612 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 4.053      ; 18.214     ;
; -13.602 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 4.054      ; 18.206     ;
; -13.598 ; mainLogic:inst57|MOVES_COUNT[14] ; intTo4SEG:inst99|byte2Seg7:m3|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 4.054      ; 18.296     ;
; -13.595 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 4.054      ; 18.199     ;
; -13.594 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m0|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 2.223      ; 15.866     ;
; -13.591 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m3|seg[6] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 4.054      ; 18.289     ;
; -13.589 ; mainLogic:inst57|MOVES_COUNT[11] ; intTo4SEG:inst99|byte2Seg7:m0|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 2.223      ; 15.861     ;
; -13.582 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m3|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.125      ; 17.756     ;
; -13.582 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m0|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 2.229      ; 15.859     ;
; -13.580 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 3.679      ; 17.747     ;
; -13.575 ; mainLogic:inst57|MOVES_COUNT[12] ; intTo4SEG:inst99|byte2Seg7:m3|seg[5] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 0.500        ; 4.125      ; 17.748     ;
; -13.572 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 3.683      ; 17.743     ;
; -13.571 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 3.680      ; 17.740     ;
; -13.570 ; mainLogic:inst57|MOVES_COUNT[13] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz    ; mainLogic:inst57|MOVES_COUNT[10] ; 1.000        ; 3.684      ; 17.743     ;
+---------+----------------------------------+--------------------------------------+--------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK_50MHz'                                                                                                                                                                         ;
+--------+-----------+----------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                          ; Launch Clock                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.684 ; inst55    ; mainLogic:inst57|bestTime[4][15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.440     ; 2.231      ;
; -1.666 ; inst55    ; mainLogic:inst57|bestTime[7][14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 2.229      ;
; -1.662 ; inst55    ; mainLogic:inst57|bestTime[5][15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.427     ; 2.222      ;
; -1.655 ; inst55    ; mainLogic:inst57|bestTime[6][14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.421     ; 2.221      ;
; -1.606 ; inst55    ; mainLogic:inst57|bestTime[7][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.427     ; 2.166      ;
; -1.597 ; inst55    ; mainLogic:inst57|bestTime[5][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.418     ; 2.166      ;
; -1.594 ; inst55    ; mainLogic:inst57|bestTime[4][5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 2.157      ;
; -1.594 ; inst55    ; mainLogic:inst57|bestTime[4][7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 2.157      ;
; -1.593 ; inst55    ; mainLogic:inst57|bestTime[0][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.428     ; 2.152      ;
; -1.592 ; inst55    ; mainLogic:inst57|bestTime[4][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.415     ; 2.164      ;
; -1.588 ; inst55    ; mainLogic:inst57|bestTime[7][15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.411     ; 2.164      ;
; -1.583 ; inst55    ; mainLogic:inst57|bestTime[5][7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.418     ; 2.152      ;
; -1.580 ; inst55    ; mainLogic:inst57|bestTime[1][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.425     ; 2.142      ;
; -1.580 ; inst55    ; mainLogic:inst57|bestTime[1][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.425     ; 2.142      ;
; -1.579 ; inst55    ; mainLogic:inst57|bestTime[4][1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 2.142      ;
; -1.578 ; inst55    ; mainLogic:inst57|bestTime[4][13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 2.141      ;
; -1.576 ; inst55    ; mainLogic:inst57|bestTime[4][14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.440     ; 2.123      ;
; -1.573 ; inst55    ; mainLogic:inst57|bestTime[4][8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 2.136      ;
; -1.573 ; inst55    ; mainLogic:inst57|bestTime[4][2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 2.136      ;
; -1.572 ; inst55    ; mainLogic:inst57|bestTime[1][0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.430     ; 2.129      ;
; -1.567 ; inst55    ; mainLogic:inst57|bestTime[4][3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 2.130      ;
; -1.564 ; inst55    ; mainLogic:inst57|bestTime[4][4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 2.127      ;
; -1.561 ; inst55    ; mainLogic:inst57|bestTime[7][0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 2.124      ;
; -1.560 ; inst55    ; mainLogic:inst57|bestTime[4][12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.433     ; 2.114      ;
; -1.559 ; inst55    ; mainLogic:inst57|bestTime[0][0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.425     ; 2.121      ;
; -1.559 ; inst55    ; mainLogic:inst57|bestTime[0][2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.425     ; 2.121      ;
; -1.557 ; inst55    ; mainLogic:inst57|bestTime[6][0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.421     ; 2.123      ;
; -1.556 ; inst55    ; mainLogic:inst57|bestTime[4][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 2.119      ;
; -1.556 ; inst55    ; mainLogic:inst57|bestTime[2][3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.438     ; 2.105      ;
; -1.552 ; inst55    ; mainLogic:inst57|bestTime[5][14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.427     ; 2.112      ;
; -1.544 ; inst55    ; mainLogic:inst57|bestTime[1][2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.422     ; 2.109      ;
; -1.544 ; inst55    ; mainLogic:inst57|bestTime[2][0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.411     ; 2.120      ;
; -1.542 ; inst55    ; mainLogic:inst57|bestTime[2][2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.426     ; 2.103      ;
; -1.539 ; inst55    ; mainLogic:inst57|bestTime[1][3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.422     ; 2.104      ;
; -1.534 ; inst55    ; mainLogic:inst57|bestTime[4][0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 2.097      ;
; -1.533 ; inst55    ; mainLogic:inst57|el_time[0]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.429     ; 2.091      ;
; -1.533 ; inst55    ; mainLogic:inst57|el_time[1]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.429     ; 2.091      ;
; -1.533 ; inst55    ; mainLogic:inst57|el_time[2]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.429     ; 2.091      ;
; -1.533 ; inst55    ; mainLogic:inst57|el_time[3]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.429     ; 2.091      ;
; -1.533 ; inst55    ; mainLogic:inst57|el_time[4]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.429     ; 2.091      ;
; -1.533 ; inst55    ; mainLogic:inst57|el_time[5]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.429     ; 2.091      ;
; -1.533 ; inst55    ; mainLogic:inst57|el_time[6]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.429     ; 2.091      ;
; -1.533 ; inst55    ; mainLogic:inst57|el_time[7]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.429     ; 2.091      ;
; -1.533 ; inst55    ; mainLogic:inst57|el_time[8]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.429     ; 2.091      ;
; -1.533 ; inst55    ; mainLogic:inst57|el_time[9]      ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.429     ; 2.091      ;
; -1.533 ; inst55    ; mainLogic:inst57|el_time[10]     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.429     ; 2.091      ;
; -1.533 ; inst55    ; mainLogic:inst57|el_time[11]     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.429     ; 2.091      ;
; -1.528 ; inst55    ; mainLogic:inst57|bestTime[5][5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.418     ; 2.097      ;
; -1.528 ; inst55    ; mainLogic:inst57|bestTime[6][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.421     ; 2.094      ;
; -1.527 ; inst55    ; mainLogic:inst57|bestTime[7][4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 2.090      ;
; -1.527 ; inst55    ; mainLogic:inst57|bestTime[7][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 2.090      ;
; -1.524 ; inst55    ; mainLogic:inst57|bestTime[4][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.433     ; 2.078      ;
; -1.521 ; inst55    ; mainLogic:inst57|bestTime[5][1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.418     ; 2.090      ;
; -1.519 ; inst55    ; mainLogic:inst57|bestTime[7][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 2.082      ;
; -1.518 ; inst55    ; mainLogic:inst57|el_time[14]     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.430     ; 2.075      ;
; -1.518 ; inst55    ; mainLogic:inst57|el_time[12]     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.430     ; 2.075      ;
; -1.518 ; inst55    ; mainLogic:inst57|el_time[13]     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.430     ; 2.075      ;
; -1.518 ; inst55    ; mainLogic:inst57|el_time[15]     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.430     ; 2.075      ;
; -1.517 ; inst55    ; mainLogic:inst57|bestTime[6][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.421     ; 2.083      ;
; -1.515 ; inst55    ; mainLogic:inst57|bestTime[0][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.425     ; 2.077      ;
; -1.512 ; inst55    ; mainLogic:inst57|bestTime[6][4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.410     ; 2.089      ;
; -1.507 ; inst55    ; mainLogic:inst57|bestTime[4][9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 2.070      ;
; -1.504 ; inst55    ; mainLogic:inst57|bestTime[6][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.421     ; 2.070      ;
; -1.502 ; inst55    ; mainLogic:inst57|bestTime[2][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.411     ; 2.078      ;
; -1.501 ; inst55    ; mainLogic:inst57|bestTime[5][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.418     ; 2.070      ;
; -1.499 ; inst55    ; mainLogic:inst57|bestTime[1][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.422     ; 2.064      ;
; -1.494 ; inst55    ; mainLogic:inst57|bestTime[5][8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.418     ; 2.063      ;
; -1.494 ; inst55    ; mainLogic:inst57|bestTime[5][3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.418     ; 2.063      ;
; -1.487 ; inst55    ; mainLogic:inst57|bestTime[5][6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.418     ; 2.056      ;
; -1.486 ; inst55    ; mainLogic:inst57|bestTime[1][15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.438     ; 2.035      ;
; -1.483 ; inst55    ; mainLogic:inst57|bestTime[5][2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.418     ; 2.052      ;
; -1.482 ; inst55    ; mainLogic:inst57|bestTime[3][11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.441     ; 2.028      ;
; -1.479 ; inst55    ; mainLogic:inst57|bestTime[5][12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.418     ; 2.048      ;
; -1.478 ; inst55    ; mainLogic:inst57|bestTime[5][4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.418     ; 2.047      ;
; -1.470 ; inst55    ; mainLogic:inst57|bestTime[1][14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.438     ; 2.019      ;
; -1.470 ; inst55    ; mainLogic:inst57|bestTime[1][12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.438     ; 2.019      ;
; -1.470 ; inst55    ; mainLogic:inst57|bestTime[1][13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.438     ; 2.019      ;
; -1.470 ; inst55    ; mainLogic:inst57|bestTime[3][15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 2.033      ;
; -1.467 ; inst55    ; mainLogic:inst57|bestTime[6][15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 2.030      ;
; -1.464 ; inst55    ; mainLogic:inst57|bestTime[0][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.428     ; 2.023      ;
; -1.459 ; inst55    ; mainLogic:inst57|bestTime[2][10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.425     ; 2.021      ;
; -1.458 ; inst55    ; mainLogic:inst57|bestTime[5][13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.418     ; 2.027      ;
; -1.457 ; inst55    ; mainLogic:inst57|bestTime[0][9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.428     ; 2.016      ;
; -1.455 ; inst55    ; mainLogic:inst57|bestTime[2][9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.425     ; 2.017      ;
; -1.455 ; inst55    ; mainLogic:inst57|bestTime[6][8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 2.018      ;
; -1.449 ; inst55    ; mainLogic:inst57|bestTime[0][3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.425     ; 2.011      ;
; -1.446 ; inst55    ; mainLogic:inst57|bestTime[2][7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.438     ; 1.995      ;
; -1.444 ; inst55    ; mainLogic:inst57|bestMoves[5][9] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.622     ; 1.809      ;
; -1.442 ; inst55    ; mainLogic:inst57|bestTime[7][7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 2.005      ;
; -1.437 ; inst55    ; mainLogic:inst57|bestTime[0][5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.425     ; 1.999      ;
; -1.436 ; inst55    ; mainLogic:inst57|bestTime[0][1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.425     ; 1.998      ;
; -1.433 ; inst55    ; mainLogic:inst57|bestTime[1][1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.422     ; 1.998      ;
; -1.432 ; inst55    ; mainLogic:inst57|bestTime[1][7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.422     ; 1.997      ;
; -1.430 ; inst55    ; mainLogic:inst57|bestTime[2][8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.438     ; 1.979      ;
; -1.427 ; inst55    ; mainLogic:inst57|bestTime[5][9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.418     ; 1.996      ;
; -1.423 ; inst55    ; mainLogic:inst57|bestTime[1][5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.422     ; 1.988      ;
; -1.422 ; inst55    ; mainLogic:inst57|bestTime[6][13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.438     ; 1.971      ;
; -1.421 ; inst55    ; mainLogic:inst57|bestTime[7][12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.424     ; 1.984      ;
; -1.420 ; inst55    ; mainLogic:inst57|bestTime[6][7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.410     ; 1.997      ;
; -1.416 ; inst55    ; mainLogic:inst57|bestTime[2][4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 1.000        ; -0.438     ; 1.965      ;
+--------+-----------+----------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst53|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                    ;
+------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack      ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                                                                                     ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -1.529     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.157      ; 2.238      ;
; -1.529     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.157      ; 2.238      ;
; -1.529     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.157      ; 2.238      ;
; -1.529     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.157      ; 2.238      ;
; -1.529     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.157      ; 2.238      ;
; -1.529     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.157      ; 2.238      ;
; -1.529     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.157      ; 2.238      ;
; -1.529     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.157      ; 2.238      ;
; -1.529     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.157      ; 2.238      ;
; -1.529     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.157      ; 2.238      ;
; -1.258     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.159      ; 1.969      ;
; -1.258     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.159      ; 1.969      ;
; -1.258     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.159      ; 1.969      ;
; -1.258     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.159      ; 1.969      ;
; -1.258     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.159      ; 1.969      ;
; -1.083     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.334      ; 1.969      ;
; -1.083     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.334      ; 1.969      ;
; -1.083     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.334      ; 1.969      ;
; -1.083     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.334      ; 1.969      ;
; -1.083     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.334      ; 1.969      ;
; -0.933     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.157      ; 2.142      ;
; -0.933     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.157      ; 2.142      ;
; -0.933     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.157      ; 2.142      ;
; -0.933     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.157      ; 2.142      ;
; -0.933     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.157      ; 2.142      ;
; -0.933     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.157      ; 2.142      ;
; -0.933     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.157      ; 2.142      ;
; -0.933     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.157      ; 2.142      ;
; -0.933     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.157      ; 2.142      ;
; -0.933     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.157      ; 2.142      ;
; -0.696     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.159      ; 1.907      ;
; -0.696     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.159      ; 1.907      ;
; -0.696     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.159      ; 1.907      ;
; -0.696     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.159      ; 1.907      ;
; -0.696     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.159      ; 1.907      ;
; -0.521     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.334      ; 1.907      ;
; -0.521     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.334      ; 1.907      ;
; -0.521     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.334      ; 1.907      ;
; -0.521     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.334      ; 1.907      ;
; -0.521     ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.334      ; 1.907      ;
; 199997.668 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.285      ;
; 199997.668 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.285      ;
; 199997.668 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.285      ;
; 199997.668 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.285      ;
; 199997.668 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.285      ;
; 199997.668 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.285      ;
; 199997.668 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.285      ;
; 199997.668 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.285      ;
; 199997.668 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.285      ;
; 199997.668 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.285      ;
; 199997.735 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.218      ;
; 199997.735 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.218      ;
; 199997.735 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.218      ;
; 199997.735 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.218      ;
; 199997.735 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.218      ;
; 199997.735 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.218      ;
; 199997.735 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.218      ;
; 199997.735 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.218      ;
; 199997.735 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.218      ;
; 199997.735 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.218      ;
; 199997.759 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.036     ; 2.192      ;
; 199997.759 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.036     ; 2.192      ;
; 199997.759 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.036     ; 2.192      ;
; 199997.759 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.036     ; 2.192      ;
; 199997.759 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.036     ; 2.192      ;
; 199997.759 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.036     ; 2.192      ;
; 199997.759 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.036     ; 2.192      ;
; 199997.759 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.036     ; 2.192      ;
; 199997.759 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.036     ; 2.192      ;
; 199997.759 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.036     ; 2.192      ;
; 199997.785 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.168      ;
; 199997.785 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.168      ;
; 199997.785 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.168      ;
; 199997.785 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.168      ;
; 199997.785 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.168      ;
; 199997.785 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.168      ;
; 199997.785 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.168      ;
; 199997.785 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.168      ;
; 199997.785 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.168      ;
; 199997.785 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.168      ;
; 199997.808 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.145      ;
; 199997.808 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.145      ;
; 199997.808 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.145      ;
; 199997.808 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.145      ;
; 199997.808 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.145      ;
; 199997.808 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.145      ;
; 199997.808 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.145      ;
; 199997.808 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.145      ;
; 199997.808 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.145      ;
; 199997.808 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.145      ;
; 199997.852 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.101      ;
; 199997.852 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.101      ;
; 199997.852 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.101      ;
; 199997.852 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.101      ;
; 199997.852 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.101      ;
; 199997.852 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.101      ;
; 199997.852 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.101      ;
; 199997.852 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.101      ;
; 199997.852 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.101      ;
; 199997.852 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 200000.000   ; -0.034     ; 2.101      ;
+------------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]'                                                                                                                                             ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.014 ; inst55    ; inst55  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; 1.000        ; -0.634     ; 0.359      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mainLogic:inst57|MOVES_COUNT[10]'                                                                                                                                    ;
+---------+----------------------------------+--------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                              ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+--------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -12.053 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.206     ; 3.183      ;
; -12.052 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.206     ; 3.184      ;
; -12.052 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.202     ; 3.180      ;
; -12.051 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.205     ; 3.184      ;
; -12.048 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.201     ; 3.183      ;
; -12.043 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.200     ; 3.187      ;
; -12.041 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.205     ; 3.194      ;
; -11.948 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.206     ; 3.288      ;
; -11.947 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.206     ; 3.289      ;
; -11.947 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.202     ; 3.285      ;
; -11.946 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.205     ; 3.289      ;
; -11.943 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.201     ; 3.288      ;
; -11.938 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.200     ; 3.292      ;
; -11.936 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.205     ; 3.299      ;
; -11.807 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.206     ; 3.429      ;
; -11.806 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.206     ; 3.430      ;
; -11.806 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.202     ; 3.426      ;
; -11.805 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.205     ; 3.430      ;
; -11.802 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.201     ; 3.429      ;
; -11.797 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.200     ; 3.433      ;
; -11.795 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.205     ; 3.440      ;
; -11.626 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.279     ; 3.183      ;
; -11.625 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.279     ; 3.184      ;
; -11.625 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.275     ; 3.180      ;
; -11.624 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.278     ; 3.184      ;
; -11.621 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.274     ; 3.183      ;
; -11.616 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.273     ; 3.187      ;
; -11.614 ; mainLogic:inst57|MOVES_COUNT[2]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.278     ; 3.194      ;
; -11.539 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.913     ; 5.479      ;
; -11.538 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.913     ; 5.480      ;
; -11.538 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.909     ; 5.476      ;
; -11.537 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.912     ; 5.480      ;
; -11.534 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.908     ; 5.479      ;
; -11.529 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.907     ; 5.483      ;
; -11.527 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.912     ; 5.490      ;
; -11.521 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.279     ; 3.288      ;
; -11.520 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.279     ; 3.289      ;
; -11.520 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.275     ; 3.285      ;
; -11.519 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.278     ; 3.289      ;
; -11.516 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.274     ; 3.288      ;
; -11.511 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.273     ; 3.292      ;
; -11.509 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.278     ; 3.299      ;
; -11.455 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.986     ; 5.636      ;
; -11.454 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.986     ; 5.637      ;
; -11.454 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.982     ; 5.633      ;
; -11.453 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.985     ; 5.637      ;
; -11.450 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.981     ; 5.636      ;
; -11.445 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.980     ; 5.640      ;
; -11.443 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.985     ; 5.647      ;
; -11.434 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.206     ; 3.802      ;
; -11.433 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.206     ; 3.803      ;
; -11.433 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.202     ; 3.799      ;
; -11.432 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.205     ; 3.803      ;
; -11.429 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.201     ; 3.802      ;
; -11.424 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.200     ; 3.806      ;
; -11.422 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.205     ; 3.813      ;
; -11.380 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.279     ; 3.429      ;
; -11.379 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.279     ; 3.430      ;
; -11.379 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.275     ; 3.426      ;
; -11.378 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.278     ; 3.430      ;
; -11.375 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.274     ; 3.429      ;
; -11.370 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.273     ; 3.433      ;
; -11.368 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.278     ; 3.440      ;
; -11.132 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 16.986     ; 5.479      ;
; -11.131 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 16.986     ; 5.480      ;
; -11.131 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 16.982     ; 5.476      ;
; -11.130 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 16.985     ; 5.480      ;
; -11.127 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 16.981     ; 5.479      ;
; -11.122 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 16.980     ; 5.483      ;
; -11.120 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 16.985     ; 5.490      ;
; -11.117 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 14.601     ; 3.514      ;
; -11.044 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m1|seg[3] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.308     ; 5.369      ;
; -11.016 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 14.600     ; 3.614      ;
; -11.011 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 14.598     ; 3.617      ;
; -11.007 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.279     ; 3.802      ;
; -11.006 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.279     ; 3.803      ;
; -11.006 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.275     ; 3.799      ;
; -11.005 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.278     ; 3.803      ;
; -11.002 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.274     ; 3.802      ;
; -10.997 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.273     ; 3.806      ;
; -10.995 ; mainLogic:inst57|MOVES_COUNT[5]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 15.278     ; 3.813      ;
; -10.991 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 14.591     ; 3.630      ;
; -10.946 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[4] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 14.597     ; 3.681      ;
; -10.945 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[6] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 14.597     ; 3.682      ;
; -10.945 ; mainLogic:inst57|MOVES_COUNT[4]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[3] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 14.601     ; 3.686      ;
; -10.943 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m1|seg[1] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.307     ; 5.469      ;
; -10.938 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m1|seg[2] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.305     ; 5.472      ;
; -10.918 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m1|seg[5] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.298     ; 5.485      ;
; -10.902 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 16.913     ; 5.636      ;
; -10.901 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[4] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 16.913     ; 5.637      ;
; -10.901 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[3] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 16.909     ; 5.633      ;
; -10.900 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[1] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 16.912     ; 5.637      ;
; -10.897 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[2] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 16.908     ; 5.636      ;
; -10.892 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[0] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 16.907     ; 5.640      ;
; -10.891 ; mainLogic:inst57|MOVES_COUNT[3]  ; intTo4SEG:inst99|byte2Seg7:m1|seg[0] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 14.588     ; 3.727      ;
; -10.890 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m2|seg[6] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; -0.500       ; 16.912     ; 5.647      ;
; -10.873 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m1|seg[4] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.304     ; 5.536      ;
; -10.872 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m1|seg[6] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.304     ; 5.537      ;
; -10.858 ; mainLogic:inst57|MOVES_COUNT[10] ; intTo4SEG:inst99|byte2Seg7:m1|seg[3] ; mainLogic:inst57|MOVES_COUNT[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 16.371     ; 5.618      ;
; -10.851 ; mainLogic:inst57|MOVES_COUNT[6]  ; intTo4SEG:inst99|byte2Seg7:m2|seg[5] ; CLK_50MHz                        ; mainLogic:inst57|MOVES_COUNT[10] ; 0.000        ; 15.206     ; 4.385      ;
+---------+----------------------------------+--------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst53|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock                                                                                     ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.257 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.428      ;
; -0.108 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.577      ;
; -0.105 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.580      ;
; -0.042 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.643      ;
; -0.039 ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.646      ;
; 0.024  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.709      ;
; 0.027  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.712      ;
; 0.090  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.775      ;
; 0.093  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.778      ;
; 0.156  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.406      ; 0.841      ;
; 0.157  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.844      ;
; 0.169  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.591      ; 1.039      ;
; 0.172  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.591      ; 1.042      ;
; 0.220  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.907      ;
; 0.223  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.910      ;
; 0.235  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.591      ; 1.105      ;
; 0.238  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.591      ; 1.108      ;
; 0.277  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.578      ;
; 0.280  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.581      ;
; 0.286  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.973      ;
; 0.289  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.408      ; 0.976      ;
; 0.292  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.418      ;
; 0.293  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.293  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.419      ;
; 0.295  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.406      ; 0.480      ;
; 0.298  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.416      ;
; 0.299  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.417      ;
; 0.299  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.417      ;
; 0.299  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.417      ;
; 0.300  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.418      ;
; 0.300  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.418      ;
; 0.301  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.419      ;
; 0.301  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.419      ;
; 0.301  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.419      ;
; 0.301  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.419      ;
; 0.301  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.419      ;
; 0.301  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.591      ; 1.171      ;
; 0.302  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.420      ;
; 0.307  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.425      ;
; 0.307  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.425      ;
; 0.327  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.628      ;
; 0.330  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.631      ;
; 0.342  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.643      ;
; 0.343  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.644      ;
; 0.345  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.646      ;
; 0.346  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.647      ;
; 0.393  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.694      ;
; 0.396  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.697      ;
; 0.402  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.703      ;
; 0.405  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.706      ;
; 0.408  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.709      ;
; 0.409  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.710      ;
; 0.411  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.712      ;
; 0.414  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.715      ;
; 0.417  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.718      ;
; 0.426  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.406      ; 0.611      ;
; 0.441  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.567      ;
; 0.442  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.568      ;
; 0.446  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.447  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.565      ;
; 0.448  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.566      ;
; 0.448  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.566      ;
; 0.449  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.567      ;
; 0.450  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.568      ;
; 0.451  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.577      ;
; 0.451  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.577      ;
; 0.454  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.580      ;
; 0.456  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.574      ;
; 0.458  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.576      ;
; 0.458  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.761      ;
; 0.459  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.577      ;
; 0.459  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.577      ;
; 0.459  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.577      ;
; 0.459  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.577      ;
; 0.459  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.760      ;
; 0.460  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.764      ;
; 0.461  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.579      ;
; 0.462  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.580      ;
; 0.462  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.580      ;
; 0.462  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.580      ;
; 0.465  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.583      ;
; 0.468  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.769      ;
; 0.468  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.586      ;
; 0.471  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.772      ;
; 0.472  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.775      ;
; 0.474  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.775      ;
; 0.475  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.778      ;
; 0.480  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.781      ;
; 0.483  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.784      ;
; 0.489  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.406      ; 0.674      ;
; 0.492  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.406      ; 0.677      ;
; 0.504  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.630      ;
; 0.505  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.631      ;
; 0.507  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.633      ;
; 0.509  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.511  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.629      ;
; 0.511  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.629      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK_50MHz'                                                                                                                                                                                                                ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock                                                                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.087 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[1]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.412      ; 0.583      ;
; 0.090 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[2]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.412      ; 0.586      ;
; 0.143 ; mainLogic:inst57|MOVES_COUNT[10]         ; mainLogic:inst57|MOVES_COUNT[12]         ; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; CLK_50MHz   ; 0.000        ; 1.848      ; 2.210      ;
; 0.153 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[3]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.412      ; 0.649      ;
; 0.156 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[4]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.412      ; 0.652      ;
; 0.167 ; mainLogic:inst57|MOVES_COUNT[10]         ; mainLogic:inst57|MOVES_COUNT[15]         ; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; CLK_50MHz   ; 0.000        ; 1.848      ; 2.234      ;
; 0.180 ; mainLogic:inst57|MOVES_COUNT[10]         ; mainLogic:inst57|MOVES_COUNT[14]         ; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; CLK_50MHz   ; 0.000        ; 1.848      ; 2.247      ;
; 0.188 ; mainLogic:inst57|REC_BREAK_TIME          ; mainLogic:inst57|REC_BREAK_TIME          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mainLogic:inst57|Stack3_PTR[1]           ; mainLogic:inst57|Stack3_PTR[1]           ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mainLogic:inst57|Stack3_PTR[3]           ; mainLogic:inst57|Stack3_PTR[3]           ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mainLogic:inst57|SelectedPOS[0]          ; mainLogic:inst57|SelectedPOS[0]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mainLogic:inst57|SelectedPOS[1]          ; mainLogic:inst57|SelectedPOS[1]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mainLogic:inst57|Stack2_PTR[1]           ; mainLogic:inst57|Stack2_PTR[1]           ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mainLogic:inst57|Stack2_PTR[3]           ; mainLogic:inst57|Stack2_PTR[3]           ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mainLogic:inst57|Stack3_PTR[2]           ; mainLogic:inst57|Stack3_PTR[2]           ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mainLogic:inst57|PB2_HANDLEED            ; mainLogic:inst57|PB2_HANDLEED            ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mainLogic:inst57|PB3_HANDLEED            ; mainLogic:inst57|PB3_HANDLEED            ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; mainLogic:inst57|PB1_HANDLEED            ; mainLogic:inst57|PB1_HANDLEED            ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[0]       ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.307      ;
; 0.189 ; mainLogic:inst57|status.0000000000000011 ; mainLogic:inst57|status.0000000000000011 ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; mainLogic:inst57|status.0000000000000001 ; mainLogic:inst57|status.0000000000000001 ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; mainLogic:inst57|status.0000000000000000 ; mainLogic:inst57|status.0000000000000000 ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.034      ; 0.307      ;
; 0.189 ; mainLogic:inst57|MOVES_COUNT[10]         ; mainLogic:inst57|bestMoves[7][10]        ; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; CLK_50MHz   ; 0.000        ; 1.399      ; 1.807      ;
; 0.194 ; mainLogic:inst57|Stack1_PTR[0]           ; mainLogic:inst57|Stack1_PTR[0]           ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; mainLogic:inst57|Stack2_PTR[0]           ; mainLogic:inst57|Stack2_PTR[0]           ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; mainLogic:inst57|Stack3_PTR[0]           ; mainLogic:inst57|Stack3_PTR[0]           ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.314      ;
; 0.216 ; mainLogic:inst57|MOVES_COUNT[10]         ; mainLogic:inst57|MOVES_COUNT[13]         ; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; CLK_50MHz   ; 0.000        ; 1.848      ; 2.283      ;
; 0.219 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[5]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.412      ; 0.715      ;
; 0.222 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[6]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.412      ; 0.718      ;
; 0.234 ; mainLogic:inst57|MOVES_COUNT[10]         ; mainLogic:inst57|MOVES_COUNT[11]         ; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; CLK_50MHz   ; 0.000        ; 1.848      ; 2.301      ;
; 0.250 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[18]      ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.369      ;
; 0.251 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[11]      ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.370      ;
; 0.258 ; mainLogic:inst57|Stack3_PTR[0]           ; mainLogic:inst57|Stack3_PTR[1]           ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.377      ;
; 0.285 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[7]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.412      ; 0.781      ;
; 0.288 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[8]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.412      ; 0.784      ;
; 0.297 ; mainLogic:inst57|el_time[3]              ; mainLogic:inst57|el_time[3]              ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.043      ; 0.424      ;
; 0.297 ; mainLogic:inst57|el_time[1]              ; mainLogic:inst57|el_time[1]              ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.043      ; 0.424      ;
; 0.298 ; mainLogic:inst57|el_time[7]              ; mainLogic:inst57|el_time[7]              ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.043      ; 0.425      ;
; 0.298 ; mainLogic:inst57|el_time[6]              ; mainLogic:inst57|el_time[6]              ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; mainLogic:inst57|el_time[8]              ; mainLogic:inst57|el_time[8]              ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.043      ; 0.426      ;
; 0.299 ; button_debouncer:inst26|counter[16]      ; button_debouncer:inst26|counter[16]      ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; button_debouncer:inst26|counter[7]       ; button_debouncer:inst26|counter[7]       ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; button_debouncer:inst26|counter[5]       ; button_debouncer:inst26|counter[5]       ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.419      ;
; 0.305 ; mainLogic:inst57|bestResetCounter[15]    ; mainLogic:inst57|bestResetCounter[15]    ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; mainLogic:inst57|bestResetCounter[13]    ; mainLogic:inst57|bestResetCounter[13]    ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; button_debouncer:inst26|counter[10]      ; button_debouncer:inst26|counter[10]      ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; mainLogic:inst57|bestResetCounter[1]     ; mainLogic:inst57|bestResetCounter[1]     ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; mainLogic:inst57|bestResetCounter[3]     ; mainLogic:inst57|bestResetCounter[3]     ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; mainLogic:inst57|bestResetCounter[5]     ; mainLogic:inst57|bestResetCounter[5]     ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; mainLogic:inst57|bestResetCounter[11]    ; mainLogic:inst57|bestResetCounter[11]    ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; mainLogic:inst57|bestResetCounter[2]     ; mainLogic:inst57|bestResetCounter[2]     ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; mainLogic:inst57|bestResetCounter[6]     ; mainLogic:inst57|bestResetCounter[6]     ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; mainLogic:inst57|bestResetCounter[7]     ; mainLogic:inst57|bestResetCounter[7]     ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; mainLogic:inst57|bestResetCounter[9]     ; mainLogic:inst57|bestResetCounter[9]     ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; button_debouncer:inst26|counter[15]      ; button_debouncer:inst26|counter[15]      ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; mainLogic:inst57|bestResetCounter[12]    ; mainLogic:inst57|bestResetCounter[12]    ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; mainLogic:inst57|bestResetCounter[4]     ; mainLogic:inst57|bestResetCounter[4]     ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; mainLogic:inst57|bestResetCounter[8]     ; mainLogic:inst57|bestResetCounter[8]     ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; mainLogic:inst57|bestResetCounter[14]    ; mainLogic:inst57|bestResetCounter[14]    ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; mainLogic:inst57|el_time[11]             ; mainLogic:inst57|el_time[11]             ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.043      ; 0.436      ;
; 0.309 ; mainLogic:inst57|el_time[5]              ; mainLogic:inst57|el_time[5]              ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.043      ; 0.436      ;
; 0.309 ; mainLogic:inst57|el_time[0]              ; mainLogic:inst57|el_time[0]              ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.043      ; 0.436      ;
; 0.309 ; mainLogic:inst57|bestResetCounter[10]    ; mainLogic:inst57|bestResetCounter[10]    ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.428      ;
; 0.310 ; mainLogic:inst57|el_time[9]              ; mainLogic:inst57|el_time[9]              ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.043      ; 0.437      ;
; 0.310 ; mainLogic:inst57|el_time[2]              ; mainLogic:inst57|el_time[2]              ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.043      ; 0.437      ;
; 0.311 ; mainLogic:inst57|el_time[10]             ; mainLogic:inst57|el_time[10]             ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.043      ; 0.438      ;
; 0.311 ; mainLogic:inst57|el_time[4]              ; mainLogic:inst57|el_time[4]              ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.043      ; 0.438      ;
; 0.316 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[0]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.036      ; 0.436      ;
; 0.318 ; mainLogic:inst57|MOVES_COUNT[1]          ; mainLogic:inst57|MOVES_COUNT[1]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; mainLogic:inst57|bestResetCounter[0]     ; mainLogic:inst57|bestResetCounter[0]     ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.437      ;
; 0.320 ; mainLogic:inst57|MOVES_COUNT[2]          ; mainLogic:inst57|MOVES_COUNT[2]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.022      ; 0.426      ;
; 0.329 ; mainLogic:inst57|MOVES_COUNT[3]          ; mainLogic:inst57|MOVES_COUNT[3]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.022      ; 0.435      ;
; 0.330 ; mainLogic:inst57|MOVES_COUNT[5]          ; mainLogic:inst57|MOVES_COUNT[5]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.022      ; 0.436      ;
; 0.331 ; mainLogic:inst57|MOVES_COUNT[6]          ; mainLogic:inst57|MOVES_COUNT[6]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.022      ; 0.437      ;
; 0.331 ; mainLogic:inst57|MOVES_COUNT[7]          ; mainLogic:inst57|MOVES_COUNT[7]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.022      ; 0.437      ;
; 0.331 ; mainLogic:inst57|MOVES_COUNT[9]          ; mainLogic:inst57|MOVES_COUNT[9]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.022      ; 0.437      ;
; 0.332 ; mainLogic:inst57|MOVES_COUNT[4]          ; mainLogic:inst57|MOVES_COUNT[4]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.022      ; 0.438      ;
; 0.332 ; mainLogic:inst57|MOVES_COUNT[8]          ; mainLogic:inst57|MOVES_COUNT[8]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.022      ; 0.438      ;
; 0.334 ; button_debouncer:inst|data_in_1          ; button_debouncer:inst|data_in_2          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.453      ;
; 0.334 ; button_debouncer:inst|data_in_0          ; button_debouncer:inst|data_in_1          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.453      ;
; 0.337 ; button_debouncer:inst26|data_in_2        ; button_debouncer:inst26|data_in_3        ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.456      ;
; 0.339 ; button_debouncer:inst26|data_in_1        ; button_debouncer:inst26|data_in_2        ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.458      ;
; 0.339 ; button_debouncer:inst49|data_in_0        ; button_debouncer:inst49|data_in_1        ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.458      ;
; 0.351 ; mainLogic:inst57|MOVES_COUNT[0]          ; mainLogic:inst57|MOVES_COUNT[9]          ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.412      ; 0.847      ;
; 0.352 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[12]      ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.471      ;
; 0.355 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[3]       ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.474      ;
; 0.355 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[4]       ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.474      ;
; 0.355 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[13]      ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.474      ;
; 0.355 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[14]      ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.474      ;
; 0.356 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[17]      ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.475      ;
; 0.356 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[19]      ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.475      ;
; 0.358 ; button_debouncer:inst26|counter[0]       ; button_debouncer:inst26|counter[20]      ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.477      ;
; 0.363 ; inst55                                   ; mainLogic:inst57|bestMoves[3][1]         ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 0.000        ; 0.261      ; 0.728      ;
; 0.363 ; inst55                                   ; mainLogic:inst57|bestMoves[3][8]         ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 0.000        ; 0.261      ; 0.728      ;
; 0.364 ; inst55                                   ; mainLogic:inst57|bestMoves[3][6]         ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 0.000        ; 0.261      ; 0.729      ;
; 0.364 ; inst55                                   ; mainLogic:inst57|bestMoves[3][7]         ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 0.000        ; 0.261      ; 0.729      ;
; 0.365 ; inst55                                   ; mainLogic:inst57|bestMoves[3][4]         ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 0.000        ; 0.261      ; 0.730      ;
; 0.366 ; button_debouncer:inst26|counter[9]       ; button_debouncer:inst26|counter[9]       ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.485      ;
; 0.369 ; inst55                                   ; mainLogic:inst57|bestMoves[3][5]         ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz   ; 0.000        ; 0.261      ; 0.734      ;
; 0.397 ; mainLogic:inst57|Stack3_PTR[1]           ; mainLogic:inst57|Stack3_PTR[2]           ; CLK_50MHz                                                                                        ; CLK_50MHz   ; 0.000        ; 0.035      ; 0.516      ;
+-------+------------------------------------------+------------------------------------------+--------------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst47|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.179 ; VGAHandler:inst2|nowLine[620]  ; VGAHandler:inst2|nowLine[620]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; VGAHandler:inst2|nowLine[625]  ; VGAHandler:inst2|nowLine[625]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; VGAHandler:inst2|nowLine[619]  ; VGAHandler:inst2|nowLine[619]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; VGAHandler:inst2|nowLine[624]  ; VGAHandler:inst2|nowLine[624]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; VGAHandler:inst2|nowLine[633]  ; VGAHandler:inst2|nowLine[633]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; VGAHandler:inst2|nowLine[630]  ; VGAHandler:inst2|nowLine[630]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; VGAHandler:inst2|nowLine[631]  ; VGAHandler:inst2|nowLine[631]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; VGAHandler:inst2|V_Status.0100 ; VGAHandler:inst2|V_Status.0100 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; VGAHandler:inst2|nowLine[623]  ; VGAHandler:inst2|nowLine[623]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; VGAHandler:inst2|nowLine[634]  ; VGAHandler:inst2|nowLine[634]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; VGAHandler:inst2|nowLine[632]  ; VGAHandler:inst2|nowLine[632]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.188 ; VGAHandler:inst2|v_counter[5]  ; VGAHandler:inst2|v_counter[5]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAHandler:inst2|V_Status.0001 ; VGAHandler:inst2|V_Status.0001 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAHandler:inst2|V_Status.0011 ; VGAHandler:inst2|V_Status.0011 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAHandler:inst2|V_Status.0010 ; VGAHandler:inst2|V_Status.0010 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAHandler:inst2|V_Status.0000 ; VGAHandler:inst2|V_Status.0000 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAHandler:inst2|v_counter[6]  ; VGAHandler:inst2|v_counter[6]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAHandler:inst2|v_counter[7]  ; VGAHandler:inst2|v_counter[7]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAHandler:inst2|v_counter[8]  ; VGAHandler:inst2|v_counter[8]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|H_Status.0011 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAHandler:inst2|H_Status.0010 ; VGAHandler:inst2|H_Status.0010 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAHandler:inst2|H_Status.0001 ; VGAHandler:inst2|H_Status.0001 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGAHandler:inst2|H_Status.0000 ; VGAHandler:inst2|H_Status.0000 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.214 ; VGAHandler:inst2|H_Status.0010 ; VGAHandler:inst2|VGA_HS        ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.333      ;
; 0.294 ; VGAHandler:inst2|h_counter[1]  ; VGAHandler:inst2|h_counter[1]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.294 ; VGAHandler:inst2|h_counter[3]  ; VGAHandler:inst2|h_counter[3]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.296 ; VGAHandler:inst2|h_counter[2]  ; VGAHandler:inst2|h_counter[2]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.305 ; VGAHandler:inst2|h_pos[13]     ; VGAHandler:inst2|h_pos[13]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; VGAHandler:inst2|h_pos[15]     ; VGAHandler:inst2|h_pos[15]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; VGAHandler:inst2|h_counter[15] ; VGAHandler:inst2|h_counter[15] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305 ; VGAHandler:inst2|h_counter[13] ; VGAHandler:inst2|h_counter[13] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; VGAHandler:inst2|h_pos[11]     ; VGAHandler:inst2|h_pos[11]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGAHandler:inst2|h_pos[5]      ; VGAHandler:inst2|h_pos[5]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGAHandler:inst2|h_pos[3]      ; VGAHandler:inst2|h_pos[3]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGAHandler:inst2|h_pos[1]      ; VGAHandler:inst2|h_pos[1]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGAHandler:inst2|h_counter[11] ; VGAHandler:inst2|h_counter[11] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGAHandler:inst2|h_counter[0]  ; VGAHandler:inst2|h_counter[0]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; VGAHandler:inst2|h_counter[5]  ; VGAHandler:inst2|h_counter[5]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; VGAHandler:inst2|h_pos[9]      ; VGAHandler:inst2|h_pos[9]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGAHandler:inst2|h_pos[7]      ; VGAHandler:inst2|h_pos[7]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGAHandler:inst2|h_pos[6]      ; VGAHandler:inst2|h_pos[6]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGAHandler:inst2|h_pos[2]      ; VGAHandler:inst2|h_pos[2]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGAHandler:inst2|h_counter[9]  ; VGAHandler:inst2|h_counter[9]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGAHandler:inst2|h_counter[6]  ; VGAHandler:inst2|h_counter[6]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; VGAHandler:inst2|h_counter[7]  ; VGAHandler:inst2|h_counter[7]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; VGAHandler:inst2|h_pos[12]     ; VGAHandler:inst2|h_pos[12]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGAHandler:inst2|h_pos[14]     ; VGAHandler:inst2|h_pos[14]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGAHandler:inst2|h_pos[8]      ; VGAHandler:inst2|h_pos[8]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGAHandler:inst2|h_pos[4]      ; VGAHandler:inst2|h_pos[4]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGAHandler:inst2|h_counter[14] ; VGAHandler:inst2|h_counter[14] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGAHandler:inst2|h_counter[12] ; VGAHandler:inst2|h_counter[12] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGAHandler:inst2|h_counter[8]  ; VGAHandler:inst2|h_counter[8]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; VGAHandler:inst2|h_counter[4]  ; VGAHandler:inst2|h_counter[4]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.427      ;
; 0.309 ; VGAHandler:inst2|h_pos[10]     ; VGAHandler:inst2|h_pos[10]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; VGAHandler:inst2|h_counter[10] ; VGAHandler:inst2|h_counter[10] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.318 ; VGAHandler:inst2|h_pos[0]      ; VGAHandler:inst2|h_pos[0]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.437      ;
; 0.443 ; VGAHandler:inst2|h_counter[1]  ; VGAHandler:inst2|h_counter[2]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.562      ;
; 0.443 ; VGAHandler:inst2|h_counter[3]  ; VGAHandler:inst2|h_counter[4]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.562      ;
; 0.453 ; VGAHandler:inst2|h_counter[0]  ; VGAHandler:inst2|h_counter[1]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.454 ; VGAHandler:inst2|h_counter[2]  ; VGAHandler:inst2|h_counter[3]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; VGAHandler:inst2|h_pos[13]     ; VGAHandler:inst2|h_pos[14]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.454 ; VGAHandler:inst2|h_counter[13] ; VGAHandler:inst2|h_counter[14] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; VGAHandler:inst2|h_pos[5]      ; VGAHandler:inst2|h_pos[6]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGAHandler:inst2|h_pos[1]      ; VGAHandler:inst2|h_pos[2]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGAHandler:inst2|h_counter[5]  ; VGAHandler:inst2|h_counter[6]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGAHandler:inst2|h_pos[11]     ; VGAHandler:inst2|h_pos[12]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGAHandler:inst2|h_pos[3]      ; VGAHandler:inst2|h_pos[4]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; VGAHandler:inst2|h_counter[11] ; VGAHandler:inst2|h_counter[12] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; VGAHandler:inst2|V_Status.0000 ; VGAHandler:inst2|V_Status.0100 ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.772      ;
; 0.456 ; VGAHandler:inst2|h_pos[7]      ; VGAHandler:inst2|h_pos[8]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGAHandler:inst2|h_counter[7]  ; VGAHandler:inst2|h_counter[8]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGAHandler:inst2|h_pos[9]      ; VGAHandler:inst2|h_pos[10]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGAHandler:inst2|h_counter[9]  ; VGAHandler:inst2|h_counter[10] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.456 ; VGAHandler:inst2|h_counter[0]  ; VGAHandler:inst2|h_counter[2]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|v_counter[12] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|v_counter[15] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; VGAHandler:inst2|h_counter[2]  ; VGAHandler:inst2|h_counter[4]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.576      ;
; 0.458 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|v_counter[11] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.460 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|v_counter[13] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.579      ;
; 0.462 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|v_counter[10] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.581      ;
; 0.463 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|v_counter[9]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.582      ;
; 0.463 ; VGAHandler:inst2|H_Status.0011 ; VGAHandler:inst2|v_counter[14] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.582      ;
; 0.465 ; VGAHandler:inst2|h_pos[2]      ; VGAHandler:inst2|h_pos[3]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGAHandler:inst2|h_pos[0]      ; VGAHandler:inst2|h_pos[1]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGAHandler:inst2|h_pos[6]      ; VGAHandler:inst2|h_pos[7]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465 ; VGAHandler:inst2|h_counter[6]  ; VGAHandler:inst2|h_counter[7]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.466 ; VGAHandler:inst2|h_pos[12]     ; VGAHandler:inst2|h_pos[13]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGAHandler:inst2|h_pos[14]     ; VGAHandler:inst2|h_pos[15]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGAHandler:inst2|h_counter[14] ; VGAHandler:inst2|h_counter[15] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGAHandler:inst2|h_counter[12] ; VGAHandler:inst2|h_counter[13] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGAHandler:inst2|h_pos[4]      ; VGAHandler:inst2|h_pos[5]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGAHandler:inst2|h_counter[4]  ; VGAHandler:inst2|h_counter[5]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGAHandler:inst2|h_pos[8]      ; VGAHandler:inst2|h_pos[9]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.466 ; VGAHandler:inst2|h_counter[8]  ; VGAHandler:inst2|h_counter[9]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.585      ;
; 0.467 ; VGAHandler:inst2|h_pos[10]     ; VGAHandler:inst2|h_pos[11]     ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.467 ; VGAHandler:inst2|h_counter[10] ; VGAHandler:inst2|h_counter[11] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.468 ; VGAHandler:inst2|h_pos[0]      ; VGAHandler:inst2|h_pos[2]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGAHandler:inst2|h_pos[2]      ; VGAHandler:inst2|h_pos[4]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGAHandler:inst2|h_pos[6]      ; VGAHandler:inst2|h_pos[8]      ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
; 0.468 ; VGAHandler:inst2|h_counter[6]  ; VGAHandler:inst2|h_counter[8]  ; inst47|altpll_component|auto_generated|pll1|clk[0] ; inst47|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.587      ;
+-------+--------------------------------+--------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]'                                                                                                                                              ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                                                                     ; Latch Clock                                                                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.208 ; inst55    ; inst55  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; 0.000        ; 0.022      ; 0.314      ;
+-------+-----------+---------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'mainLogic:inst57|MOVES_COUNT[10]'                                                                             ;
+---------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                      ;
+---------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------+
; -10.960 ; -10.960      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[0]        ;
; -10.960 ; -10.960      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[1]        ;
; -10.960 ; -10.960      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[3]        ;
; -10.960 ; -10.960      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[4]        ;
; -10.960 ; -10.960      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[5]        ;
; -10.960 ; -10.960      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[6]        ;
; -10.959 ; -10.959      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[2]        ;
; -10.957 ; -10.957      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[0]|datac                      ;
; -10.957 ; -10.957      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[1]|datac                      ;
; -10.957 ; -10.957      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[3]|datac                      ;
; -10.957 ; -10.957      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[4]|datac                      ;
; -10.957 ; -10.957      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[5]|datac                      ;
; -10.957 ; -10.957      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[6]|datac                      ;
; -10.956 ; -10.956      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[2]|datac                      ;
; -10.915 ; -10.915      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0clkctrl|inclk[0]            ;
; -10.915 ; -10.915      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0clkctrl|outclk              ;
; -10.909 ; -10.909      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|Mux7~0|combout                    ;
; -10.875 ; -10.875      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0|combout                    ;
; -10.871 ; -10.871      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|Mux7~0clkctrl|inclk[0]            ;
; -10.871 ; -10.871      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|Mux7~0clkctrl|outclk              ;
; -10.831 ; -10.831      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[0]|datac                      ;
; -10.831 ; -10.831      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[1]|datac                      ;
; -10.831 ; -10.831      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[2]|datac                      ;
; -10.831 ; -10.831      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[3]|datac                      ;
; -10.831 ; -10.831      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[4]|datac                      ;
; -10.831 ; -10.831      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[5]|datac                      ;
; -10.831 ; -10.831      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[6]|datac                      ;
; -10.828 ; -10.828      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[0]        ;
; -10.828 ; -10.828      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[1]        ;
; -10.828 ; -10.828      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[2]        ;
; -10.828 ; -10.828      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[3]        ;
; -10.828 ; -10.828      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[4]        ;
; -10.828 ; -10.828      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[5]        ;
; -10.828 ; -10.828      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[6]        ;
; -10.693 ; -10.693      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0|combout                    ;
; -10.690 ; -10.690      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[0]        ;
; -10.690 ; -10.690      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[1]        ;
; -10.690 ; -10.690      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[3]        ;
; -10.690 ; -10.690      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[4]        ;
; -10.690 ; -10.690      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[5]        ;
; -10.690 ; -10.690      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[6]        ;
; -10.689 ; -10.689      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m2|seg[2]        ;
; -10.687 ; -10.687      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[0]|datac                      ;
; -10.687 ; -10.687      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[1]|datac                      ;
; -10.687 ; -10.687      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[3]|datac                      ;
; -10.687 ; -10.687      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[4]|datac                      ;
; -10.687 ; -10.687      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[5]|datac                      ;
; -10.687 ; -10.687      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[6]|datac                      ;
; -10.686 ; -10.686      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|seg[2]|datac                      ;
; -10.655 ; -10.655      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0clkctrl|inclk[0]            ;
; -10.655 ; -10.655      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|Mux7~0clkctrl|outclk              ;
; -10.652 ; -10.652      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[1]        ;
; -10.652 ; -10.652      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[2]        ;
; -10.651 ; -10.651      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[3]        ;
; -10.650 ; -10.650      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[4]        ;
; -10.650 ; -10.650      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[5]        ;
; -10.650 ; -10.650      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[6]        ;
; -10.649 ; -10.649      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; intTo4SEG:inst99|byte2Seg7:m1|seg[0]        ;
; -10.646 ; -10.646      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[1]|datad                      ;
; -10.646 ; -10.646      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[2]|datad                      ;
; -10.645 ; -10.645      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[3]|datad                      ;
; -10.645 ; -10.645      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|Mux7~0clkctrl|inclk[0]            ;
; -10.645 ; -10.645      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|Mux7~0clkctrl|outclk              ;
; -10.644 ; -10.644      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[4]|datad                      ;
; -10.644 ; -10.644      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[5]|datad                      ;
; -10.644 ; -10.644      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[6]|datad                      ;
; -10.643 ; -10.643      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m1|seg[0]|datad                      ;
; -10.615 ; -10.615      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst60|move1_ins|WideOr58~0clkctrl|inclk[0] ;
; -10.615 ; -10.615      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst60|move1_ins|WideOr58~0clkctrl|outclk   ;
; -10.615 ; -10.615      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[0]|datac                      ;
; -10.615 ; -10.615      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[1]|datac                      ;
; -10.615 ; -10.615      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[2]|datac                      ;
; -10.615 ; -10.615      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[3]|datac                      ;
; -10.615 ; -10.615      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[4]|datac                      ;
; -10.615 ; -10.615      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[5]|datac                      ;
; -10.615 ; -10.615      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst99|m2|seg[6]|datac                      ;
; -10.612 ; -10.612      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[0]        ;
; -10.612 ; -10.612      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[1]        ;
; -10.612 ; -10.612      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[2]        ;
; -10.612 ; -10.612      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[3]        ;
; -10.612 ; -10.612      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[4]        ;
; -10.612 ; -10.612      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[5]        ;
; -10.612 ; -10.612      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m2|seg[6]        ;
; -10.605 ; -10.605      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m2|Mux7~0|combout                    ;
; -10.531 ; -10.531      ; 0.000          ; Low Pulse Width  ; mainLogic:inst57|MOVES_COUNT[10] ; Rise       ; inst60|move1_ins|WideOr58~0|combout         ;
; -10.526 ; -10.526      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst60|move1_ins|WideOr58~0|combout         ;
; -10.444 ; -10.444      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst60|move1_ins|WideOr58~0clkctrl|inclk[0] ;
; -10.444 ; -10.444      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst60|move1_ins|WideOr58~0clkctrl|outclk   ;
; -10.417 ; -10.417      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m1|seg[0]|datad                      ;
; -10.416 ; -10.416      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m1|seg[5]|datad                      ;
; -10.415 ; -10.415      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m1|seg[2]|datad                      ;
; -10.415 ; -10.415      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m1|seg[3]|datad                      ;
; -10.415 ; -10.415      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m1|seg[4]|datad                      ;
; -10.415 ; -10.415      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m1|seg[6]|datad                      ;
; -10.414 ; -10.414      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; inst99|m1|seg[1]|datad                      ;
; -10.412 ; -10.412      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m1|seg[0]        ;
; -10.411 ; -10.411      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m1|seg[5]        ;
; -10.410 ; -10.410      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m1|seg[2]        ;
; -10.410 ; -10.410      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m1|seg[3]        ;
; -10.410 ; -10.410      ; 0.000          ; High Pulse Width ; mainLogic:inst57|MOVES_COUNT[10] ; Fall       ; intTo4SEG:inst99|byte2Seg7:m1|seg[4]        ;
+---------+--------------+----------------+------------------+----------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]'                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                            ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst55                                                                          ;
; -0.394 ; -0.210       ; 0.184          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst55                                                                          ;
; -0.214 ; -0.214       ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst55|clk                                                                      ;
; -0.206 ; 0.010        ; 0.216          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst55                                                                          ;
; -0.168 ; -0.168       ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; -0.028 ; -0.028       ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cout_actual|combout                 ;
; 0.016  ; 0.016        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst55|clk                                                                      ;
; 0.392  ; 0.392        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19~0|combout       ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cout_actual|datac                   ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin             ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout            ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin             ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout            ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin             ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout            ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin             ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout            ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cin             ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cout            ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cin             ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cout            ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cin             ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cout            ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cin             ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cout            ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19~0|cin           ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cin              ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cout             ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cin              ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cout             ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cin              ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cout             ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cin              ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cout             ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cin              ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cout             ;
; 0.436  ; 0.436        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cin              ;
; 0.436  ; 0.436        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cout             ;
; 0.447  ; 0.447        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa            ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|dataa   ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|combout ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita0|cout             ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cin             ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita10|cout            ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cin             ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita11|cout            ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cin             ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita12|cout            ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cin             ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita13|cout            ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cin             ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita14|cout            ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cin             ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita15|cout            ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cin             ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita16|cout            ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cin             ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita17|cout            ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cin             ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita18|cout            ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cin             ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19|cout            ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19~0|cin           ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cin              ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita1|cout             ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cin              ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita2|cout             ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cin              ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita3|cout             ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cin              ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita4|cout             ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cin              ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita5|cout             ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cin              ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita6|cout             ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cin              ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita7|cout             ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cin              ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita8|cout             ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cin              ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Fall       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita9|cout             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|q                ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|combout ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19~0|combout       ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cmpr1|aneb_result_wire[0]~0|dataa   ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita0|dataa            ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|cout_actual|datad                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_50MHz'                                                                ;
+-------+--------------+----------------+-----------------+-----------+------------+-----------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                            ;
+-------+--------------+----------------+-----------------+-----------+------------+-----------------------------------+
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][1]  ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][4]  ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][5]  ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][7]  ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][8]  ;
; 9.411 ; 9.595        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][9]  ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][1]  ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][3]  ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][4]  ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][5]  ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][6]  ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][7]  ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][8]  ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[1][9]  ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][1]  ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][2]  ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][3]  ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][4]  ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][5]  ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][6]  ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][7]  ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][8]  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[0][8]  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][1]  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][2]  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][3]  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][4]  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][5]  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][6]  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][7]  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[2][9]  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[5][15] ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][10]  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][11]  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][12]  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][13]  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][14]  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][15]  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][9]   ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][0]   ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][10]  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][11]  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][12]  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][14]  ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][3]   ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][6]   ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[0]       ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[10]      ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[11]      ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[1]       ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[2]       ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[3]       ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[4]       ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[5]       ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[6]       ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[7]       ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[8]       ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|el_time[9]       ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|REC_BREAK_MOVE   ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][15] ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][2]  ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][3]  ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestMoves[6][6]  ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][0]   ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][0]   ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][12]  ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][13]  ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][14]  ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][15]  ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][2]   ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][3]   ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][4]   ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[3][6]   ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[5][14]  ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[5][15]  ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][15]  ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[7][13]  ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[7][15]  ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[7][2]   ;
; 9.414 ; 9.598        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[7][3]   ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][10]  ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][11]  ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][1]   ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][2]   ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][3]   ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][4]   ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][5]   ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][6]   ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][7]   ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][8]   ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[1][9]   ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][0]   ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][1]   ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][2]   ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][5]   ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[2][6]   ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][1]   ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][4]   ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][5]   ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; CLK_50MHz ; Rise       ; mainLogic:inst57|bestTime[6][7]   ;
+-------+--------------+----------------+-----------------+-----------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst47|altpll_component|auto_generated|pll1|clk[0]'                                                              ;
+--------+--------------+----------------+-----------------+----------------------------------------------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                              ; Clock Edge ; Target                         ;
+--------+--------------+----------------+-----------------+----------------------------------------------------+------------+--------------------------------+
; 19.645 ; 19.829       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|V_Status.0100 ;
; 19.645 ; 19.829       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[159]  ;
; 19.645 ; 19.829       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[596]  ;
; 19.645 ; 19.829       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[598]  ;
; 19.645 ; 19.829       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|v_counter[0]  ;
; 19.645 ; 19.829       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|v_counter[1]  ;
; 19.645 ; 19.829       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|v_counter[2]  ;
; 19.645 ; 19.829       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|v_counter[3]  ;
; 19.645 ; 19.829       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|v_counter[4]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[117]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[119]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[153]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[154]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[155]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[156]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[157]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[197]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[214]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[215]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[21]   ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[228]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[229]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[232]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[242]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[243]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[24]   ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[410]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[411]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[414]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[41]   ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[438]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[439]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[475]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[507]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[508]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[511]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[512]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[513]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[595]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[597]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[599]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[600]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[601]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[604]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[612]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[613]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[614]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[615]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[616]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[617]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[623]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[624]  ;
; 19.646 ; 19.830       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[625]  ;
; 19.647 ; 19.831       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[118]  ;
; 19.647 ; 19.831       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[606]  ;
; 19.647 ; 19.831       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[630]  ;
; 19.647 ; 19.831       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[631]  ;
; 19.647 ; 19.831       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[633]  ;
; 19.647 ; 19.831       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[634]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[10]   ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[112]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[113]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[11]   ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[12]   ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[160]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[161]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[191]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[192]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[19]   ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[234]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[235]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[26]   ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[34]   ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[35]   ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[384]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[385]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[386]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[387]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[38]   ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[396]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[397]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[398]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[399]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[39]   ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[400]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[40]   ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[413]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[421]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[424]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[425]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[427]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[428]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[42]   ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[430]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[432]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[435]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[440]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[441]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[442]  ;
; 19.648 ; 19.832       ; 0.184          ; Low Pulse Width ; inst47|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; VGAHandler:inst2|nowLine[443]  ;
+--------+--------------+----------------+-----------------+----------------------------------------------------+------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst53|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                      ;
+------------+--------------+----------------+------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; Slack      ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                                            ;
+------------+--------------+----------------+------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+
; 99999.784  ; 100000.000   ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ;
; 99999.784  ; 100000.000   ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ;
; 99999.784  ; 100000.000   ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ;
; 99999.784  ; 100000.000   ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ;
; 99999.784  ; 100000.000   ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ;
; 99999.784  ; 100000.000   ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ;
; 99999.784  ; 100000.000   ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ;
; 99999.784  ; 100000.000   ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ;
; 99999.784  ; 100000.000   ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ;
; 99999.784  ; 100000.000   ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ;
; 99999.784  ; 100000.000   ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ;
; 99999.784  ; 100000.000   ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ;
; 99999.784  ; 100000.000   ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ;
; 99999.784  ; 100000.000   ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ;
; 99999.784  ; 100000.000   ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ;
; 99999.796  ; 99999.980    ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ;
; 99999.796  ; 99999.980    ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ;
; 99999.796  ; 99999.980    ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ;
; 99999.796  ; 99999.980    ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ;
; 99999.796  ; 99999.980    ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ;
; 99999.801  ; 100000.017   ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ;
; 99999.801  ; 100000.017   ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ;
; 99999.801  ; 100000.017   ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ;
; 99999.801  ; 100000.017   ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ;
; 99999.801  ; 100000.017   ; 0.216          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ;
; 99999.813  ; 99999.997    ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ;
; 99999.813  ; 99999.997    ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ;
; 99999.813  ; 99999.997    ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ;
; 99999.813  ; 99999.997    ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ;
; 99999.813  ; 99999.997    ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ;
; 99999.813  ; 99999.997    ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ;
; 99999.813  ; 99999.997    ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ;
; 99999.813  ; 99999.997    ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ;
; 99999.813  ; 99999.997    ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ;
; 99999.813  ; 99999.997    ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ;
; 99999.813  ; 99999.997    ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ;
; 99999.813  ; 99999.997    ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[6]  ;
; 99999.813  ; 99999.997    ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[7]  ;
; 99999.813  ; 99999.997    ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[8]  ;
; 99999.813  ; 99999.997    ; 0.184          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[9]  ;
; 99999.976  ; 99999.976    ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 99999.976  ; 99999.976    ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 99999.976  ; 99999.976    ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 99999.976  ; 99999.976    ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 99999.976  ; 99999.976    ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 99999.993  ; 99999.993    ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 99999.993  ; 99999.993    ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 99999.993  ; 99999.993    ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 99999.993  ; 99999.993    ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 99999.993  ; 99999.993    ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 99999.993  ; 99999.993    ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 99999.993  ; 99999.993    ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 99999.993  ; 99999.993    ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 99999.993  ; 99999.993    ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 99999.993  ; 99999.993    ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 99999.993  ; 99999.993    ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 99999.993  ; 99999.993    ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 99999.993  ; 99999.993    ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 99999.993  ; 99999.993    ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 99999.993  ; 99999.993    ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 99999.998  ; 99999.998    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst53|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 99999.998  ; 99999.998    ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst53|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 100000.002 ; 100000.002   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst53|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                          ;
; 100000.002 ; 100000.002   ; 0.000          ; Low Pulse Width  ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst53|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                            ;
; 100000.006 ; 100000.006   ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 100000.006 ; 100000.006   ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 100000.006 ; 100000.006   ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[11]|clk                               ;
; 100000.006 ; 100000.006   ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[12]|clk                               ;
; 100000.006 ; 100000.006   ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[13]|clk                               ;
; 100000.006 ; 100000.006   ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[14]|clk                               ;
; 100000.006 ; 100000.006   ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 100000.006 ; 100000.006   ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 100000.006 ; 100000.006   ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 100000.006 ; 100000.006   ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 100000.006 ; 100000.006   ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 100000.006 ; 100000.006   ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 100000.006 ; 100000.006   ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 100000.006 ; 100000.006   ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 100000.006 ; 100000.006   ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[9]|clk                                ;
; 100000.023 ; 100000.023   ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[15]|clk                               ;
; 100000.023 ; 100000.023   ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[16]|clk                               ;
; 100000.023 ; 100000.023   ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[17]|clk                               ;
; 100000.023 ; 100000.023   ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[18]|clk                               ;
; 100000.023 ; 100000.023   ; 0.000          ; High Pulse Width ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst54|LPM_COUNTER_component|auto_generated|counter_reg_bit[19]|clk                               ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]  ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[10] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[11] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[12] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[13] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[14] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[15] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[16] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[17] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[18] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[19] ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[1]  ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[2]  ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[3]  ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[4]  ;
; 199998.000 ; 200000.000   ; 2.000          ; Min Period       ; inst53|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[5]  ;
+------------+--------------+----------------+------------------+----------------------------------------------------+------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; BTN1       ; CLK_50MHz  ; 0.648 ; 1.191 ; Rise       ; CLK_50MHz       ;
; BTN2       ; CLK_50MHz  ; 0.653 ; 1.198 ; Rise       ; CLK_50MHz       ;
; BTN3       ; CLK_50MHz  ; 0.664 ; 1.204 ; Rise       ; CLK_50MHz       ;
; SW[*]      ; CLK_50MHz  ; 4.436 ; 5.203 ; Rise       ; CLK_50MHz       ;
;  SW[0]     ; CLK_50MHz  ; 4.436 ; 5.203 ; Rise       ; CLK_50MHz       ;
; SW_SEL[*]  ; CLK_50MHz  ; 4.425 ; 5.522 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[7] ; CLK_50MHz  ; 4.154 ; 5.217 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[8] ; CLK_50MHz  ; 4.425 ; 5.522 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[9] ; CLK_50MHz  ; 3.710 ; 4.712 ; Rise       ; CLK_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; BTN1       ; CLK_50MHz  ; -0.452 ; -0.990 ; Rise       ; CLK_50MHz       ;
; BTN2       ; CLK_50MHz  ; -0.457 ; -0.997 ; Rise       ; CLK_50MHz       ;
; BTN3       ; CLK_50MHz  ; -0.468 ; -1.004 ; Rise       ; CLK_50MHz       ;
; SW[*]      ; CLK_50MHz  ; -0.988 ; -1.608 ; Rise       ; CLK_50MHz       ;
;  SW[0]     ; CLK_50MHz  ; -0.988 ; -1.608 ; Rise       ; CLK_50MHz       ;
; SW_SEL[*]  ; CLK_50MHz  ; -1.228 ; -1.906 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[7] ; CLK_50MHz  ; -1.228 ; -1.906 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[8] ; CLK_50MHz  ; -1.344 ; -2.006 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[9] ; CLK_50MHz  ; -1.331 ; -2.027 ; Rise       ; CLK_50MHz       ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------------------------+
; VGA_B[*]  ; CLK_50MHz                        ; 2.643  ; 2.747  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLK_50MHz                        ; 2.271  ; 2.326  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLK_50MHz                        ; 2.270  ; 2.317  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLK_50MHz                        ; 2.643  ; 2.747  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLK_50MHz                        ; 2.443  ; 2.532  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLK_50MHz                        ; 2.936  ; 3.088  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLK_50MHz                        ; 2.673  ; 2.766  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLK_50MHz                        ; 2.570  ; 2.671  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLK_50MHz                        ; 2.936  ; 3.088  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLK_50MHz                        ; 2.498  ; 2.579  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLK_50MHz                        ; 2.455  ; 2.533  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLK_50MHz                        ; 2.614  ; 2.701  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLK_50MHz                        ; 2.443  ; 2.525  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLK_50MHz                        ; 2.614  ; 2.701  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLK_50MHz                        ; 2.524  ; 2.637  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLK_50MHz                        ; 2.457  ; 2.535  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLK_50MHz                        ; 2.468  ; 2.555  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; SEG7[*]   ; mainLogic:inst57|MOVES_COUNT[10] ; 18.993 ; 19.051 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[0]  ; mainLogic:inst57|MOVES_COUNT[10] ; 15.869 ; 15.986 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[1]  ; mainLogic:inst57|MOVES_COUNT[10] ; 15.831 ; 15.950 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[2]  ; mainLogic:inst57|MOVES_COUNT[10] ; 15.511 ; 15.584 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[3]  ; mainLogic:inst57|MOVES_COUNT[10] ; 16.072 ; 16.187 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[4]  ; mainLogic:inst57|MOVES_COUNT[10] ; 15.589 ; 15.669 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[5]  ; mainLogic:inst57|MOVES_COUNT[10] ; 16.061 ; 16.209 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[6]  ; mainLogic:inst57|MOVES_COUNT[10] ; 16.040 ; 16.175 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[8]  ; mainLogic:inst57|MOVES_COUNT[10] ; 18.726 ; 18.760 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[9]  ; mainLogic:inst57|MOVES_COUNT[10] ; 18.712 ; 18.747 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.828 ; 18.877 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[11] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.854 ; 18.903 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[12] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.830 ; 18.879 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[13] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.796 ; 18.858 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[14] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.993 ; 19.051 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[16] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.821 ; 18.945 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[17] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.572 ; 18.686 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[18] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.624 ; 18.712 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[19] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.332 ; 18.428 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[20] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.465 ; 18.564 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[21] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.565 ; 18.667 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[22] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.734 ; 18.849 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[24] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.699 ; 13.856 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[25] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.104 ; 13.180 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[26] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.263 ; 13.355 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[27] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.234 ; 13.322 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[28] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.922 ; 12.973 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[29] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.126 ; 13.237 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[30] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.136 ; 13.209 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
; SEG7[*]   ; mainLogic:inst57|MOVES_COUNT[10] ; 19.066 ; 19.124 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[0]  ; mainLogic:inst57|MOVES_COUNT[10] ; 15.932 ; 16.049 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[1]  ; mainLogic:inst57|MOVES_COUNT[10] ; 15.894 ; 16.013 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[2]  ; mainLogic:inst57|MOVES_COUNT[10] ; 15.574 ; 15.647 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[3]  ; mainLogic:inst57|MOVES_COUNT[10] ; 16.135 ; 16.250 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[4]  ; mainLogic:inst57|MOVES_COUNT[10] ; 15.652 ; 15.732 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[5]  ; mainLogic:inst57|MOVES_COUNT[10] ; 16.124 ; 16.272 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[6]  ; mainLogic:inst57|MOVES_COUNT[10] ; 16.103 ; 16.238 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[8]  ; mainLogic:inst57|MOVES_COUNT[10] ; 18.799 ; 18.833 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[9]  ; mainLogic:inst57|MOVES_COUNT[10] ; 18.785 ; 18.820 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.901 ; 18.950 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[11] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.927 ; 18.976 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[12] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.903 ; 18.952 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[13] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.869 ; 18.931 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[14] ; mainLogic:inst57|MOVES_COUNT[10] ; 19.066 ; 19.124 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[16] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.884 ; 19.008 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[17] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.635 ; 18.749 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[18] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.687 ; 18.775 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[19] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.395 ; 18.491 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[20] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.528 ; 18.627 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[21] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.628 ; 18.730 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[22] ; mainLogic:inst57|MOVES_COUNT[10] ; 18.797 ; 18.912 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[24] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.767 ; 13.924 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[25] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.172 ; 13.248 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[26] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.331 ; 13.423 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[27] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.302 ; 13.390 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[28] ; mainLogic:inst57|MOVES_COUNT[10] ; 12.990 ; 13.041 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[29] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.194 ; 13.305 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[30] ; mainLogic:inst57|MOVES_COUNT[10] ; 13.204 ; 13.277 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------------------------+
; VGA_B[*]  ; CLK_50MHz                        ; 2.008 ; 2.052 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLK_50MHz                        ; 2.009 ; 2.061 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLK_50MHz                        ; 2.008 ; 2.052 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLK_50MHz                        ; 2.366 ; 2.465 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLK_50MHz                        ; 2.174 ; 2.259 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLK_50MHz                        ; 2.227 ; 2.304 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLK_50MHz                        ; 2.396 ; 2.484 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLK_50MHz                        ; 2.296 ; 2.392 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLK_50MHz                        ; 2.647 ; 2.792 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLK_50MHz                        ; 2.227 ; 2.304 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLK_50MHz                        ; 2.186 ; 2.260 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLK_50MHz                        ; 2.174 ; 2.253 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLK_50MHz                        ; 2.174 ; 2.253 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLK_50MHz                        ; 2.338 ; 2.420 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLK_50MHz                        ; 2.252 ; 2.359 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLK_50MHz                        ; 2.188 ; 2.262 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLK_50MHz                        ; 2.198 ; 2.281 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; SEG7[*]   ; mainLogic:inst57|MOVES_COUNT[10] ; 5.645 ; 5.693 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[0]  ; mainLogic:inst57|MOVES_COUNT[10] ; 8.152 ; 8.264 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[1]  ; mainLogic:inst57|MOVES_COUNT[10] ; 8.115 ; 8.228 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[2]  ; mainLogic:inst57|MOVES_COUNT[10] ; 7.808 ; 7.878 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[3]  ; mainLogic:inst57|MOVES_COUNT[10] ; 8.347 ; 8.456 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[4]  ; mainLogic:inst57|MOVES_COUNT[10] ; 7.883 ; 7.959 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[5]  ; mainLogic:inst57|MOVES_COUNT[10] ; 8.336 ; 8.477 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[6]  ; mainLogic:inst57|MOVES_COUNT[10] ; 8.316 ; 8.445 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[8]  ; mainLogic:inst57|MOVES_COUNT[10] ; 7.326 ; 7.358 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[9]  ; mainLogic:inst57|MOVES_COUNT[10] ; 7.312 ; 7.345 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.424 ; 7.470 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[11] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.448 ; 7.495 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[12] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.425 ; 7.471 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[13] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.392 ; 7.450 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[14] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.581 ; 7.636 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[16] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.733 ; 7.851 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[17] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.494 ; 7.604 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[18] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.545 ; 7.629 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[19] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.264 ; 7.355 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[20] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.392 ; 7.487 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[21] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.489 ; 7.587 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[22] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.650 ; 7.759 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[24] ; mainLogic:inst57|MOVES_COUNT[10] ; 6.391 ; 6.541 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[25] ; mainLogic:inst57|MOVES_COUNT[10] ; 5.818 ; 5.890 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[26] ; mainLogic:inst57|MOVES_COUNT[10] ; 5.971 ; 6.060 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[27] ; mainLogic:inst57|MOVES_COUNT[10] ; 5.944 ; 6.028 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[28] ; mainLogic:inst57|MOVES_COUNT[10] ; 5.645 ; 5.693 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[29] ; mainLogic:inst57|MOVES_COUNT[10] ; 5.840 ; 5.946 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[30] ; mainLogic:inst57|MOVES_COUNT[10] ; 5.848 ; 5.918 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
; SEG7[*]   ; mainLogic:inst57|MOVES_COUNT[10] ; 5.971 ; 6.019 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[0]  ; mainLogic:inst57|MOVES_COUNT[10] ; 8.224 ; 8.336 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[1]  ; mainLogic:inst57|MOVES_COUNT[10] ; 8.187 ; 8.300 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[2]  ; mainLogic:inst57|MOVES_COUNT[10] ; 7.880 ; 7.950 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[3]  ; mainLogic:inst57|MOVES_COUNT[10] ; 8.419 ; 8.528 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[4]  ; mainLogic:inst57|MOVES_COUNT[10] ; 7.955 ; 8.031 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[5]  ; mainLogic:inst57|MOVES_COUNT[10] ; 8.408 ; 8.549 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[6]  ; mainLogic:inst57|MOVES_COUNT[10] ; 8.388 ; 8.517 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[8]  ; mainLogic:inst57|MOVES_COUNT[10] ; 7.469 ; 7.501 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[9]  ; mainLogic:inst57|MOVES_COUNT[10] ; 7.455 ; 7.488 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.567 ; 7.613 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[11] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.591 ; 7.638 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[12] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.568 ; 7.614 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[13] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.535 ; 7.593 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[14] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.724 ; 7.779 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[16] ; mainLogic:inst57|MOVES_COUNT[10] ; 8.032 ; 8.150 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[17] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.793 ; 7.903 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[18] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.844 ; 7.928 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[19] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.563 ; 7.654 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[20] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.691 ; 7.786 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[21] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.788 ; 7.886 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[22] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.949 ; 8.058 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[24] ; mainLogic:inst57|MOVES_COUNT[10] ; 6.717 ; 6.867 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[25] ; mainLogic:inst57|MOVES_COUNT[10] ; 6.144 ; 6.216 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[26] ; mainLogic:inst57|MOVES_COUNT[10] ; 6.297 ; 6.386 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[27] ; mainLogic:inst57|MOVES_COUNT[10] ; 6.270 ; 6.354 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[28] ; mainLogic:inst57|MOVES_COUNT[10] ; 5.971 ; 6.019 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[29] ; mainLogic:inst57|MOVES_COUNT[10] ; 6.166 ; 6.272 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[30] ; mainLogic:inst57|MOVES_COUNT[10] ; 6.174 ; 6.244 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Clock                                                                                             ; Setup     ; Hold     ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+
; Worst-case Slack                                                                                  ; -41.591   ; -21.622  ; N/A      ; N/A     ; -19.992             ;
;  CLK_50MHz                                                                                        ; -3.751    ; 0.087    ; N/A      ; N/A     ; 9.411               ;
;  inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; -41.591   ; 0.179    ; N/A      ; N/A     ; 19.603              ;
;  inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; -3.016    ; -0.436   ; N/A      ; N/A     ; 99999.739           ;
;  lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; -0.725    ; 0.208    ; N/A      ; N/A     ; -1.000              ;
;  mainLogic:inst57|MOVES_COUNT[10]                                                                 ; -25.386   ; -21.622  ; N/A      ; N/A     ; -19.992             ;
; Design-wide TNS                                                                                   ; -10113.83 ; -428.668 ; 0.0      ; 0.0     ; -73069.081          ;
;  CLK_50MHz                                                                                        ; -886.487  ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; -8491.226 ; 0.000    ; N/A      ; N/A     ; 0.000               ;
;  inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; -54.350   ; -1.051   ; N/A      ; N/A     ; 0.000               ;
;  lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; -0.725    ; 0.000    ; N/A      ; N/A     ; -4.686              ;
;  mainLogic:inst57|MOVES_COUNT[10]                                                                 ; -681.042  ; -428.115 ; N/A      ; N/A     ; -73064.395          ;
+---------------------------------------------------------------------------------------------------+-----------+----------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; BTN1       ; CLK_50MHz  ; 1.198 ; 1.611 ; Rise       ; CLK_50MHz       ;
; BTN2       ; CLK_50MHz  ; 1.218 ; 1.628 ; Rise       ; CLK_50MHz       ;
; BTN3       ; CLK_50MHz  ; 1.217 ; 1.625 ; Rise       ; CLK_50MHz       ;
; SW[*]      ; CLK_50MHz  ; 7.605 ; 8.096 ; Rise       ; CLK_50MHz       ;
;  SW[0]     ; CLK_50MHz  ; 7.605 ; 8.096 ; Rise       ; CLK_50MHz       ;
; SW_SEL[*]  ; CLK_50MHz  ; 8.024 ; 8.684 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[7] ; CLK_50MHz  ; 7.631 ; 8.190 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[8] ; CLK_50MHz  ; 8.024 ; 8.684 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[9] ; CLK_50MHz  ; 6.721 ; 7.343 ; Rise       ; CLK_50MHz       ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; BTN1       ; CLK_50MHz  ; -0.452 ; -0.990 ; Rise       ; CLK_50MHz       ;
; BTN2       ; CLK_50MHz  ; -0.457 ; -0.997 ; Rise       ; CLK_50MHz       ;
; BTN3       ; CLK_50MHz  ; -0.468 ; -1.004 ; Rise       ; CLK_50MHz       ;
; SW[*]      ; CLK_50MHz  ; -0.988 ; -1.608 ; Rise       ; CLK_50MHz       ;
;  SW[0]     ; CLK_50MHz  ; -0.988 ; -1.608 ; Rise       ; CLK_50MHz       ;
; SW_SEL[*]  ; CLK_50MHz  ; -1.228 ; -1.906 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[7] ; CLK_50MHz  ; -1.228 ; -1.906 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[8] ; CLK_50MHz  ; -1.344 ; -2.006 ; Rise       ; CLK_50MHz       ;
;  SW_SEL[9] ; CLK_50MHz  ; -1.331 ; -2.027 ; Rise       ; CLK_50MHz       ;
+------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------------------------+
; Data Port ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------------------------+
; VGA_B[*]  ; CLK_50MHz                        ; 4.356  ; 4.397  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLK_50MHz                        ; 3.670  ; 3.742  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLK_50MHz                        ; 3.655  ; 3.728  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLK_50MHz                        ; 4.356  ; 4.397  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLK_50MHz                        ; 3.974  ; 4.057  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLK_50MHz                        ; 4.897  ; 4.970  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLK_50MHz                        ; 4.429  ; 4.445  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLK_50MHz                        ; 4.175  ; 4.287  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLK_50MHz                        ; 4.897  ; 4.970  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLK_50MHz                        ; 4.093  ; 4.126  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLK_50MHz                        ; 4.055  ; 4.092  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLK_50MHz                        ; 4.217  ; 4.342  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLK_50MHz                        ; 3.963  ; 4.050  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLK_50MHz                        ; 4.217  ; 4.342  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLK_50MHz                        ; 4.184  ; 4.265  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLK_50MHz                        ; 3.961  ; 4.064  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLK_50MHz                        ; 4.060  ; 4.095  ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; SEG7[*]   ; mainLogic:inst57|MOVES_COUNT[10] ; 33.765 ; 33.674 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[0]  ; mainLogic:inst57|MOVES_COUNT[10] ; 28.191 ; 28.198 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[1]  ; mainLogic:inst57|MOVES_COUNT[10] ; 28.142 ; 28.130 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[2]  ; mainLogic:inst57|MOVES_COUNT[10] ; 27.578 ; 27.565 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[3]  ; mainLogic:inst57|MOVES_COUNT[10] ; 28.544 ; 28.502 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[4]  ; mainLogic:inst57|MOVES_COUNT[10] ; 27.666 ; 27.681 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[5]  ; mainLogic:inst57|MOVES_COUNT[10] ; 28.590 ; 28.574 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[6]  ; mainLogic:inst57|MOVES_COUNT[10] ; 28.508 ; 28.481 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[8]  ; mainLogic:inst57|MOVES_COUNT[10] ; 33.272 ; 33.185 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[9]  ; mainLogic:inst57|MOVES_COUNT[10] ; 33.249 ; 33.157 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.493 ; 33.406 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[11] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.515 ; 33.418 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[12] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.484 ; 33.391 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[13] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.398 ; 33.366 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[14] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.765 ; 33.674 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[16] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.314 ; 33.235 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[17] ; mainLogic:inst57|MOVES_COUNT[10] ; 32.799 ; 32.783 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[18] ; mainLogic:inst57|MOVES_COUNT[10] ; 32.892 ; 32.831 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[19] ; mainLogic:inst57|MOVES_COUNT[10] ; 32.363 ; 32.370 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[20] ; mainLogic:inst57|MOVES_COUNT[10] ; 32.596 ; 32.600 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[21] ; mainLogic:inst57|MOVES_COUNT[10] ; 32.757 ; 32.771 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[22] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.120 ; 33.058 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[24] ; mainLogic:inst57|MOVES_COUNT[10] ; 23.827 ; 23.827 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[25] ; mainLogic:inst57|MOVES_COUNT[10] ; 22.856 ; 22.786 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[26] ; mainLogic:inst57|MOVES_COUNT[10] ; 23.130 ; 23.012 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[27] ; mainLogic:inst57|MOVES_COUNT[10] ; 23.036 ; 22.996 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[28] ; mainLogic:inst57|MOVES_COUNT[10] ; 22.487 ; 22.447 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[29] ; mainLogic:inst57|MOVES_COUNT[10] ; 22.835 ; 22.814 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[30] ; mainLogic:inst57|MOVES_COUNT[10] ; 22.900 ; 22.828 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
; SEG7[*]   ; mainLogic:inst57|MOVES_COUNT[10] ; 33.937 ; 33.846 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[0]  ; mainLogic:inst57|MOVES_COUNT[10] ; 28.237 ; 28.244 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[1]  ; mainLogic:inst57|MOVES_COUNT[10] ; 28.188 ; 28.176 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[2]  ; mainLogic:inst57|MOVES_COUNT[10] ; 27.624 ; 27.611 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[3]  ; mainLogic:inst57|MOVES_COUNT[10] ; 28.590 ; 28.548 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[4]  ; mainLogic:inst57|MOVES_COUNT[10] ; 27.712 ; 27.727 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[5]  ; mainLogic:inst57|MOVES_COUNT[10] ; 28.636 ; 28.620 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[6]  ; mainLogic:inst57|MOVES_COUNT[10] ; 28.554 ; 28.527 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[8]  ; mainLogic:inst57|MOVES_COUNT[10] ; 33.444 ; 33.357 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[9]  ; mainLogic:inst57|MOVES_COUNT[10] ; 33.421 ; 33.329 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.665 ; 33.578 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[11] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.687 ; 33.590 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[12] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.656 ; 33.563 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[13] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.570 ; 33.538 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[14] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.937 ; 33.846 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[16] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.417 ; 33.338 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[17] ; mainLogic:inst57|MOVES_COUNT[10] ; 32.902 ; 32.886 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[18] ; mainLogic:inst57|MOVES_COUNT[10] ; 32.995 ; 32.934 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[19] ; mainLogic:inst57|MOVES_COUNT[10] ; 32.466 ; 32.473 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[20] ; mainLogic:inst57|MOVES_COUNT[10] ; 32.699 ; 32.703 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[21] ; mainLogic:inst57|MOVES_COUNT[10] ; 32.860 ; 32.874 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[22] ; mainLogic:inst57|MOVES_COUNT[10] ; 33.223 ; 33.161 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[24] ; mainLogic:inst57|MOVES_COUNT[10] ; 23.912 ; 23.912 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[25] ; mainLogic:inst57|MOVES_COUNT[10] ; 22.941 ; 22.871 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[26] ; mainLogic:inst57|MOVES_COUNT[10] ; 23.215 ; 23.097 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[27] ; mainLogic:inst57|MOVES_COUNT[10] ; 23.121 ; 23.081 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[28] ; mainLogic:inst57|MOVES_COUNT[10] ; 22.572 ; 22.532 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[29] ; mainLogic:inst57|MOVES_COUNT[10] ; 22.920 ; 22.899 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[30] ; mainLogic:inst57|MOVES_COUNT[10] ; 22.985 ; 22.913 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
+-----------+----------------------------------+--------+--------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------------------------+
; Data Port ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------------------------+
; VGA_B[*]  ; CLK_50MHz                        ; 2.008 ; 2.052 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[0] ; CLK_50MHz                        ; 2.009 ; 2.061 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[1] ; CLK_50MHz                        ; 2.008 ; 2.052 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[2] ; CLK_50MHz                        ; 2.366 ; 2.465 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_B[3] ; CLK_50MHz                        ; 2.174 ; 2.259 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_G[*]  ; CLK_50MHz                        ; 2.227 ; 2.304 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[0] ; CLK_50MHz                        ; 2.396 ; 2.484 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[1] ; CLK_50MHz                        ; 2.296 ; 2.392 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[2] ; CLK_50MHz                        ; 2.647 ; 2.792 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_G[3] ; CLK_50MHz                        ; 2.227 ; 2.304 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_HS    ; CLK_50MHz                        ; 2.186 ; 2.260 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_R[*]  ; CLK_50MHz                        ; 2.174 ; 2.253 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[0] ; CLK_50MHz                        ; 2.174 ; 2.253 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[1] ; CLK_50MHz                        ; 2.338 ; 2.420 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[2] ; CLK_50MHz                        ; 2.252 ; 2.359 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
;  VGA_R[3] ; CLK_50MHz                        ; 2.188 ; 2.262 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; VGA_VS    ; CLK_50MHz                        ; 2.198 ; 2.281 ; Rise       ; inst47|altpll_component|auto_generated|pll1|clk[0] ;
; SEG7[*]   ; mainLogic:inst57|MOVES_COUNT[10] ; 5.645 ; 5.693 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[0]  ; mainLogic:inst57|MOVES_COUNT[10] ; 8.152 ; 8.264 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[1]  ; mainLogic:inst57|MOVES_COUNT[10] ; 8.115 ; 8.228 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[2]  ; mainLogic:inst57|MOVES_COUNT[10] ; 7.808 ; 7.878 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[3]  ; mainLogic:inst57|MOVES_COUNT[10] ; 8.347 ; 8.456 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[4]  ; mainLogic:inst57|MOVES_COUNT[10] ; 7.883 ; 7.959 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[5]  ; mainLogic:inst57|MOVES_COUNT[10] ; 8.336 ; 8.477 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[6]  ; mainLogic:inst57|MOVES_COUNT[10] ; 8.316 ; 8.445 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[8]  ; mainLogic:inst57|MOVES_COUNT[10] ; 7.326 ; 7.358 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[9]  ; mainLogic:inst57|MOVES_COUNT[10] ; 7.312 ; 7.345 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.424 ; 7.470 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[11] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.448 ; 7.495 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[12] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.425 ; 7.471 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[13] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.392 ; 7.450 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[14] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.581 ; 7.636 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[16] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.733 ; 7.851 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[17] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.494 ; 7.604 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[18] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.545 ; 7.629 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[19] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.264 ; 7.355 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[20] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.392 ; 7.487 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[21] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.489 ; 7.587 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[22] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.650 ; 7.759 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[24] ; mainLogic:inst57|MOVES_COUNT[10] ; 6.391 ; 6.541 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[25] ; mainLogic:inst57|MOVES_COUNT[10] ; 5.818 ; 5.890 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[26] ; mainLogic:inst57|MOVES_COUNT[10] ; 5.971 ; 6.060 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[27] ; mainLogic:inst57|MOVES_COUNT[10] ; 5.944 ; 6.028 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[28] ; mainLogic:inst57|MOVES_COUNT[10] ; 5.645 ; 5.693 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[29] ; mainLogic:inst57|MOVES_COUNT[10] ; 5.840 ; 5.946 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[30] ; mainLogic:inst57|MOVES_COUNT[10] ; 5.848 ; 5.918 ; Rise       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
; SEG7[*]   ; mainLogic:inst57|MOVES_COUNT[10] ; 5.971 ; 6.019 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[0]  ; mainLogic:inst57|MOVES_COUNT[10] ; 8.224 ; 8.336 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[1]  ; mainLogic:inst57|MOVES_COUNT[10] ; 8.187 ; 8.300 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[2]  ; mainLogic:inst57|MOVES_COUNT[10] ; 7.880 ; 7.950 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[3]  ; mainLogic:inst57|MOVES_COUNT[10] ; 8.419 ; 8.528 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[4]  ; mainLogic:inst57|MOVES_COUNT[10] ; 7.955 ; 8.031 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[5]  ; mainLogic:inst57|MOVES_COUNT[10] ; 8.408 ; 8.549 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[6]  ; mainLogic:inst57|MOVES_COUNT[10] ; 8.388 ; 8.517 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[8]  ; mainLogic:inst57|MOVES_COUNT[10] ; 7.469 ; 7.501 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[9]  ; mainLogic:inst57|MOVES_COUNT[10] ; 7.455 ; 7.488 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[10] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.567 ; 7.613 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[11] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.591 ; 7.638 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[12] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.568 ; 7.614 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[13] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.535 ; 7.593 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[14] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.724 ; 7.779 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[16] ; mainLogic:inst57|MOVES_COUNT[10] ; 8.032 ; 8.150 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[17] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.793 ; 7.903 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[18] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.844 ; 7.928 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[19] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.563 ; 7.654 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[20] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.691 ; 7.786 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[21] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.788 ; 7.886 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[22] ; mainLogic:inst57|MOVES_COUNT[10] ; 7.949 ; 8.058 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[24] ; mainLogic:inst57|MOVES_COUNT[10] ; 6.717 ; 6.867 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[25] ; mainLogic:inst57|MOVES_COUNT[10] ; 6.144 ; 6.216 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[26] ; mainLogic:inst57|MOVES_COUNT[10] ; 6.297 ; 6.386 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[27] ; mainLogic:inst57|MOVES_COUNT[10] ; 6.270 ; 6.354 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[28] ; mainLogic:inst57|MOVES_COUNT[10] ; 5.971 ; 6.019 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[29] ; mainLogic:inst57|MOVES_COUNT[10] ; 6.166 ; 6.272 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
;  SEG7[30] ; mainLogic:inst57|MOVES_COUNT[10] ; 6.174 ; 6.244 ; Fall       ; mainLogic:inst57|MOVES_COUNT[10]                   ;
+-----------+----------------------------------+-------+-------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_VS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED9          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED8          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED7          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[31]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[30]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[29]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[28]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[27]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[26]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[25]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[24]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[23]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[22]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[21]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[20]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[19]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[18]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG7[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLK_50MHz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW_SEL[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW_SEL[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW_SEL[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BTN2                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BTN3                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BTN1                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED9          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED8          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_HS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED9          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED8          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED7          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; SEG7[31]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[30]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[29]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[28]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[27]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[26]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[25]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[24]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[23]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[22]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[21]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[20]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[19]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[18]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG7[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths     ; FR Paths     ; RF Paths     ; FF Paths     ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+
; CLK_50MHz                                                                                        ; CLK_50MHz                                                                                        ; 372799       ; 0            ; 0            ; 0            ;
; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz                                                                                        ; 561          ; 0            ; 0            ; 0            ;
; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; CLK_50MHz                                                                                        ; 143          ; 143          ; 0            ; 0            ;
; CLK_50MHz                                                                                        ; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; > 2147483647 ; 0            ; 0            ; 0            ;
; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; 8609198      ; 0            ; 0            ; 0            ;
; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; 2104         ; 0            ; 0            ; 0            ;
; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; > 2147483647 ; > 2147483647 ; 0            ; 0            ;
; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; 950          ; 0            ; 0            ; 0            ;
; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; 60           ; 60           ; 0            ; 0            ;
; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; 1            ; 0            ; 0            ; 0            ;
; CLK_50MHz                                                                                        ; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; > 2147483647 ; 0            ; > 2147483647 ; 0            ;
; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; > 2147483647 ; > 2147483647 ; > 2147483647 ; > 2147483647 ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+
; From Clock                                                                                       ; To Clock                                                                                         ; RR Paths     ; FR Paths     ; RF Paths     ; FF Paths     ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+
; CLK_50MHz                                                                                        ; CLK_50MHz                                                                                        ; 372799       ; 0            ; 0            ; 0            ;
; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; CLK_50MHz                                                                                        ; 561          ; 0            ; 0            ; 0            ;
; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; CLK_50MHz                                                                                        ; 143          ; 143          ; 0            ; 0            ;
; CLK_50MHz                                                                                        ; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; > 2147483647 ; 0            ; 0            ; 0            ;
; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; 8609198      ; 0            ; 0            ; 0            ;
; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; 2104         ; 0            ; 0            ; 0            ;
; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; inst47|altpll_component|auto_generated|pll1|clk[0]                                               ; > 2147483647 ; > 2147483647 ; 0            ; 0            ;
; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; 950          ; 0            ; 0            ; 0            ;
; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; inst53|altpll_component|auto_generated|pll1|clk[0]                                               ; 60           ; 60           ; 0            ; 0            ;
; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] ; 1            ; 0            ; 0            ; 0            ;
; CLK_50MHz                                                                                        ; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; > 2147483647 ; 0            ; > 2147483647 ; 0            ;
; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; mainLogic:inst57|MOVES_COUNT[10]                                                                 ; > 2147483647 ; > 2147483647 ; > 2147483647 ; > 2147483647 ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+--------------+--------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 489   ; 489  ;
; Unconstrained Output Ports      ; 42    ; 42   ;
; Unconstrained Output Port Paths ; 42    ; 42   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Jan 10 10:32:27 2021
Info: Command: quartus_sta FinalProject -c FinalProject
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 28 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FinalProject.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK_50MHz CLK_50MHz
    Info (332110): create_generated_clock -source {inst47|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name {inst47|altpll_component|auto_generated|pll1|clk[0]} {inst47|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst53|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10000 -duty_cycle 50.00 -name {inst53|altpll_component|auto_generated|pll1|clk[0]} {inst53|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0]
    Info (332105): create_clock -period 1.000 -name mainLogic:inst57|MOVES_COUNT[10] mainLogic:inst57|MOVES_COUNT[10]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[114]~255  from: datac  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[115]~254  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[116]~253  from: datac  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[117]~252  from: datac  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[118]~251  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[119]~250  from: datad  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[123]~258  from: datac  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[124]~257  from: datac  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[125]~256  from: datac  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[134]~259  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[145]~260  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|StageOut[48]~80  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|StageOut[48]~81  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|StageOut[21]~60  from: datad  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|StageOut[22]~59  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|StageOut[23]~58  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8  from: datac  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[114]~327  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[115]~326  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[116]~325  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[117]~324  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[118]~323  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[119]~322  from: datad  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[125]~328  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[136]~339  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[147]~343  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[158]~344  from: datac  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[169]~345  from: datad  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[107]~288  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[115]~289  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[122]~244  from: datad  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[123]~243  from: datad  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[124]~242  from: datad  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[125]~241  from: datad  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[126]~240  from: datad  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[67]~276  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[75]~284  from: datac  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[83]~285  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[91]~286  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[99]~287  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[37]~207  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[42]~208  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[47]~209  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[52]~210  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[57]~211  from: datad  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[62]~212  from: datad  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[67]~213  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[72]~214  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[76]~190  from: datad  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[77]~191  from: datad  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[78]~192  from: datad  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4  from: datab  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -41.591
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -41.591           -8491.226 inst47|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -25.386            -681.042 mainLogic:inst57|MOVES_COUNT[10] 
    Info (332119):    -3.751            -886.487 CLK_50MHz 
    Info (332119):    -3.016             -54.350 inst53|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.725              -0.725 lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -21.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -21.622            -428.115 mainLogic:inst57|MOVES_COUNT[10] 
    Info (332119):    -0.365              -0.553 inst53|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.286               0.000 CLK_50MHz 
    Info (332119):     0.343               0.000 inst47|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.385               0.000 lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -19.992
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -19.992          -73064.395 mainLogic:inst57|MOVES_COUNT[10] 
    Info (332119):    -1.000              -4.686 lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] 
    Info (332119):     9.664               0.000 CLK_50MHz 
    Info (332119):    19.616               0.000 inst47|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 99999.754               0.000 inst53|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[114]~255  from: datac  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[115]~254  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[116]~253  from: datac  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[117]~252  from: datac  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[118]~251  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[119]~250  from: datad  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[123]~258  from: datac  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[124]~257  from: datac  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[125]~256  from: datac  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[134]~259  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[145]~260  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|StageOut[48]~80  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|StageOut[48]~81  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|StageOut[21]~60  from: datad  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|StageOut[22]~59  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|StageOut[23]~58  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8  from: datac  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[114]~327  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[115]~326  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[116]~325  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[117]~324  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[118]~323  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[119]~322  from: datad  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[125]~328  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[136]~339  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[147]~343  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[158]~344  from: datac  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[169]~345  from: datad  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[107]~288  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[115]~289  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[122]~244  from: datad  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[123]~243  from: datad  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[124]~242  from: datad  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[125]~241  from: datad  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[126]~240  from: datad  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[67]~276  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[75]~284  from: datac  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[83]~285  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[91]~286  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[99]~287  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[37]~207  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[42]~208  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[47]~209  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[52]~210  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[57]~211  from: datad  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[62]~212  from: datad  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[67]~213  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[72]~214  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[76]~190  from: datad  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[77]~191  from: datad  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[78]~192  from: datad  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -37.124
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -37.124           -7578.896 inst47|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -22.838            -611.924 mainLogic:inst57|MOVES_COUNT[10] 
    Info (332119):    -3.206            -751.073 CLK_50MHz 
    Info (332119):    -2.513             -44.940 inst53|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.475              -0.475 lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -19.121
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -19.121            -376.932 mainLogic:inst57|MOVES_COUNT[10] 
    Info (332119):    -0.436              -1.051 inst53|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.224               0.000 CLK_50MHz 
    Info (332119):     0.298               0.000 inst47|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.341               0.000 lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -17.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -17.718          -64500.906 mainLogic:inst57|MOVES_COUNT[10] 
    Info (332119):    -1.000              -3.725 lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] 
    Info (332119):     9.671               0.000 CLK_50MHz 
    Info (332119):    19.603               0.000 inst47|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 99999.739               0.000 inst53|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita0  from: dataa  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst54|LPM_COUNTER_component|auto_generated|counter_comb_bita9  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[114]~255  from: datac  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[115]~254  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[116]~253  from: datac  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[117]~252  from: datac  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[118]~251  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[119]~250  from: datad  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[123]~258  from: datac  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[124]~257  from: datac  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[125]~256  from: datac  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[134]~259  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|StageOut[145]~260  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|StageOut[48]~80  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|StageOut[48]~81  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|StageOut[21]~60  from: datad  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|StageOut[22]~59  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|StageOut[23]~58  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[0]~8  from: datac  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[0]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[114]~327  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[115]~326  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[116]~325  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[117]~324  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[118]~323  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[119]~322  from: datad  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[125]~328  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[136]~339  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[147]~343  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[158]~344  from: datac  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|StageOut[169]~345  from: datad  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~10  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~10  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~12  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~12  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~10  from: cin  to: combout
    Info (332098): Cell: inst99|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~12  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[107]~288  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[115]~289  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[122]~244  from: datad  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[123]~243  from: datad  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[124]~242  from: datad  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[125]~241  from: datad  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[126]~240  from: datad  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[67]~276  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[75]~284  from: datac  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[83]~285  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[91]~286  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|StageOut[99]~287  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~6  from: datab  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8  from: cin  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~8  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[37]~207  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[42]~208  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[47]~209  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[52]~210  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[57]~211  from: datad  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[62]~212  from: datad  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[67]~213  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[72]~214  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[76]~190  from: datad  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[77]~191  from: datad  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|StageOut[78]~192  from: datad  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_10_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_11_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_12_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_13_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_14_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_15_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_7_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_8_result_int[3]~4  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[1]~0  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[2]~2  from: datab  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4  from: cin  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4  from: dataa  to: combout
    Info (332098): Cell: inst99|Mod2|auto_generated|divider|divider|add_sub_9_result_int[3]~4  from: datab  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -23.415
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -23.415           -4903.932 inst47|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   -14.116            -382.680 mainLogic:inst57|MOVES_COUNT[10] 
    Info (332119):    -1.684            -362.384 CLK_50MHz 
    Info (332119):    -1.529             -26.995 inst53|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.014               0.000 lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case hold slack is -12.053
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.053            -239.133 mainLogic:inst57|MOVES_COUNT[10] 
    Info (332119):    -0.257              -0.551 inst53|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.087               0.000 CLK_50MHz 
    Info (332119):     0.179               0.000 inst47|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.208               0.000 lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -10.960
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.960          -38896.790 mainLogic:inst57|MOVES_COUNT[10] 
    Info (332119):    -1.000              -2.010 lpm_counter1:inst54|lpm_counter:LPM_COUNTER_component|cntr_vmj:auto_generated|counter_reg_bit[0] 
    Info (332119):     9.411               0.000 CLK_50MHz 
    Info (332119):    19.645               0.000 inst47|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 99999.784               0.000 inst53|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4772 megabytes
    Info: Processing ended: Sun Jan 10 10:32:43 2021
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:15


