
Motor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000098  00800200  00001318  000013ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001318  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000f12  00800298  00800298  00001444  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001444  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001474  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003e0  00000000  00000000  000014b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00006bc2  00000000  00000000  00001894  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001a86  00000000  00000000  00008456  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00002168  00000000  00000000  00009edc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000e14  00000000  00000000  0000c044  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001323  00000000  00000000  0000ce58  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000058c7  00000000  00000000  0000e17b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000378  00000000  00000000  00013a42  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
       2:	00 00       	nop
       4:	8f c0       	rjmp	.+286    	; 0x124 <__bad_interrupt>
       6:	00 00       	nop
       8:	8d c0       	rjmp	.+282    	; 0x124 <__bad_interrupt>
       a:	00 00       	nop
       c:	8b c0       	rjmp	.+278    	; 0x124 <__bad_interrupt>
       e:	00 00       	nop
      10:	89 c0       	rjmp	.+274    	; 0x124 <__bad_interrupt>
      12:	00 00       	nop
      14:	87 c0       	rjmp	.+270    	; 0x124 <__bad_interrupt>
      16:	00 00       	nop
      18:	85 c0       	rjmp	.+266    	; 0x124 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	83 c0       	rjmp	.+262    	; 0x124 <__bad_interrupt>
      1e:	00 00       	nop
      20:	81 c0       	rjmp	.+258    	; 0x124 <__bad_interrupt>
      22:	00 00       	nop
      24:	7f c0       	rjmp	.+254    	; 0x124 <__bad_interrupt>
      26:	00 00       	nop
      28:	7d c0       	rjmp	.+250    	; 0x124 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	7b c0       	rjmp	.+246    	; 0x124 <__bad_interrupt>
      2e:	00 00       	nop
      30:	79 c0       	rjmp	.+242    	; 0x124 <__bad_interrupt>
      32:	00 00       	nop
      34:	77 c0       	rjmp	.+238    	; 0x124 <__bad_interrupt>
      36:	00 00       	nop
      38:	75 c0       	rjmp	.+234    	; 0x124 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	73 c0       	rjmp	.+230    	; 0x124 <__bad_interrupt>
      3e:	00 00       	nop
      40:	71 c0       	rjmp	.+226    	; 0x124 <__bad_interrupt>
      42:	00 00       	nop
      44:	6f c0       	rjmp	.+222    	; 0x124 <__bad_interrupt>
      46:	00 00       	nop
      48:	6d c0       	rjmp	.+218    	; 0x124 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	6b c0       	rjmp	.+214    	; 0x124 <__bad_interrupt>
      4e:	00 00       	nop
      50:	69 c0       	rjmp	.+210    	; 0x124 <__bad_interrupt>
      52:	00 00       	nop
      54:	67 c0       	rjmp	.+206    	; 0x124 <__bad_interrupt>
      56:	00 00       	nop
      58:	65 c0       	rjmp	.+202    	; 0x124 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	63 c0       	rjmp	.+198    	; 0x124 <__bad_interrupt>
      5e:	00 00       	nop
      60:	61 c0       	rjmp	.+194    	; 0x124 <__bad_interrupt>
      62:	00 00       	nop
      64:	0c 94 49 08 	jmp	0x1092	; 0x1092 <__vector_25>
      68:	d7 c7       	rjmp	.+4014   	; 0x1018 <__vector_26>
      6a:	00 00       	nop
      6c:	5b c0       	rjmp	.+182    	; 0x124 <__bad_interrupt>
      6e:	00 00       	nop
      70:	59 c0       	rjmp	.+178    	; 0x124 <__bad_interrupt>
      72:	00 00       	nop
      74:	57 c0       	rjmp	.+174    	; 0x124 <__bad_interrupt>
      76:	00 00       	nop
      78:	55 c0       	rjmp	.+170    	; 0x124 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	53 c0       	rjmp	.+166    	; 0x124 <__bad_interrupt>
      7e:	00 00       	nop
      80:	51 c0       	rjmp	.+162    	; 0x124 <__bad_interrupt>
      82:	00 00       	nop
      84:	4f c0       	rjmp	.+158    	; 0x124 <__bad_interrupt>
      86:	00 00       	nop
      88:	4d c0       	rjmp	.+154    	; 0x124 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	4b c0       	rjmp	.+150    	; 0x124 <__bad_interrupt>
      8e:	00 00       	nop
      90:	49 c0       	rjmp	.+146    	; 0x124 <__bad_interrupt>
      92:	00 00       	nop
      94:	47 c0       	rjmp	.+142    	; 0x124 <__bad_interrupt>
      96:	00 00       	nop
      98:	45 c0       	rjmp	.+138    	; 0x124 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	43 c0       	rjmp	.+134    	; 0x124 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	41 c0       	rjmp	.+130    	; 0x124 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	3f c0       	rjmp	.+126    	; 0x124 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	3d c0       	rjmp	.+122    	; 0x124 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	3b c0       	rjmp	.+118    	; 0x124 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	39 c0       	rjmp	.+114    	; 0x124 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	37 c0       	rjmp	.+110    	; 0x124 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	35 c0       	rjmp	.+106    	; 0x124 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	33 c0       	rjmp	.+102    	; 0x124 <__bad_interrupt>
      be:	00 00       	nop
      c0:	31 c0       	rjmp	.+98     	; 0x124 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	2f c0       	rjmp	.+94     	; 0x124 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	2d c0       	rjmp	.+90     	; 0x124 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	2b c0       	rjmp	.+86     	; 0x124 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	29 c0       	rjmp	.+82     	; 0x124 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	27 c0       	rjmp	.+78     	; 0x124 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	25 c0       	rjmp	.+74     	; 0x124 <__bad_interrupt>
      da:	00 00       	nop
      dc:	23 c0       	rjmp	.+70     	; 0x124 <__bad_interrupt>
      de:	00 00       	nop
      e0:	21 c0       	rjmp	.+66     	; 0x124 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
      e4:	11 24       	eor	r1, r1
      e6:	1f be       	out	0x3f, r1	; 63
      e8:	cf ef       	ldi	r28, 0xFF	; 255
      ea:	d1 e2       	ldi	r29, 0x21	; 33
      ec:	de bf       	out	0x3e, r29	; 62
      ee:	cd bf       	out	0x3d, r28	; 61
      f0:	00 e0       	ldi	r16, 0x00	; 0
      f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
      f4:	12 e0       	ldi	r17, 0x02	; 2
      f6:	a0 e0       	ldi	r26, 0x00	; 0
      f8:	b2 e0       	ldi	r27, 0x02	; 2
      fa:	e8 e1       	ldi	r30, 0x18	; 24
      fc:	f3 e1       	ldi	r31, 0x13	; 19
      fe:	00 e0       	ldi	r16, 0x00	; 0
     100:	0b bf       	out	0x3b, r16	; 59
     102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
     104:	07 90       	elpm	r0, Z+
     106:	0d 92       	st	X+, r0
     108:	a8 39       	cpi	r26, 0x98	; 152
     10a:	b1 07       	cpc	r27, r17
     10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
     10e:	21 e1       	ldi	r18, 0x11	; 17
     110:	a8 e9       	ldi	r26, 0x98	; 152
     112:	b2 e0       	ldi	r27, 0x02	; 2
     114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
     116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
     118:	aa 3a       	cpi	r26, 0xAA	; 170
     11a:	b2 07       	cpc	r27, r18
     11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
     11e:	e4 d7       	rcall	.+4040   	; 0x10e8 <main>
     120:	0c 94 8a 09 	jmp	0x1314	; 0x1314 <_exit>

00000124 <__bad_interrupt>:
     124:	6d cf       	rjmp	.-294    	; 0x0 <__vectors>

00000126 <IO_init>:

//Init_IO

void IO_init(void)
{
	SPI_DDR = SPI_OUTPUT_MASK;
     126:	87 e0       	ldi	r24, 0x07	; 7
     128:	84 b9       	out	0x04, r24	; 4
	SPI2_DDR = SPI2_OUTPUT_MASK;
     12a:	88 e4       	ldi	r24, 0x48	; 72
     12c:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
	SOFTSPI_DDR = SOFTSPI_OUTPUT_MASK;
     130:	8b e0       	ldi	r24, 0x0B	; 11
     132:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <__TEXT_REGION_LENGTH__+0x70010a>
	SOFTSPI_CLK_PORT |= SOFTSPI_CLK_BIT;
     136:	eb e0       	ldi	r30, 0x0B	; 11
     138:	f1 e0       	ldi	r31, 0x01	; 1
     13a:	80 81       	ld	r24, Z
     13c:	88 60       	ori	r24, 0x08	; 8
     13e:	80 83       	st	Z, r24
	
	Position = 0;
     140:	10 92 9c 04 	sts	0x049C, r1	; 0x80049c <Position>
     144:	10 92 9d 04 	sts	0x049D, r1	; 0x80049d <Position+0x1>
     148:	10 92 9e 04 	sts	0x049E, r1	; 0x80049e <Position+0x2>
     14c:	10 92 9f 04 	sts	0x049F, r1	; 0x80049f <Position+0x3>
     150:	08 95       	ret

00000152 <check_Communication_Input_UART_0>:
}

char check_Communication_Input_UART_0(void)
{
     152:	1f 93       	push	r17
     154:	cf 93       	push	r28
     156:	df 93       	push	r29
	char ret = 0;
     158:	d0 e0       	ldi	r29, 0x00	; 0
		}
		else
		{
			INPUT_UART_0[cntr_UART_0]=ch;
			cntr_UART_0++;
			ret = 0;
     15a:	c0 e0       	ldi	r28, 0x00	; 0
		if (ch == 13)
		{
			INPUT_UART_0[cntr_UART_0] = 0;
			cntr_UART_0 = 0;
			cntr_End_UART_0 = 0;
			ret = 1;
     15c:	11 e0       	ldi	r17, 0x01	; 1

char check_Communication_Input_UART_0(void)
{
	char ret = 0;
	// Check Buffer auf Einkommende Daten
	while(RB_length(&rb_rx_PC)>0)
     15e:	1c c0       	rjmp	.+56     	; 0x198 <check_Communication_Input_UART_0+0x46>
	{
		unsigned char ch = RB_readByte(&rb_rx_PC);
     160:	84 ea       	ldi	r24, 0xA4	; 164
     162:	9a e0       	ldi	r25, 0x0A	; 10
     164:	1e d2       	rcall	.+1084   	; 0x5a2 <RB_readByte>
		if (ch == 13)
     166:	8d 30       	cpi	r24, 0x0D	; 13
     168:	61 f4       	brne	.+24     	; 0x182 <check_Communication_Input_UART_0+0x30>
		{
			INPUT_UART_0[cntr_UART_0] = 0;
     16a:	e0 91 9a 02 	lds	r30, 0x029A	; 0x80029a <cntr_UART_0>
     16e:	f0 e0       	ldi	r31, 0x00	; 0
     170:	e6 55       	subi	r30, 0x56	; 86
     172:	ff 4e       	sbci	r31, 0xEF	; 239
     174:	10 82       	st	Z, r1
			cntr_UART_0 = 0;
     176:	c0 93 9a 02 	sts	0x029A, r28	; 0x80029a <cntr_UART_0>
			cntr_End_UART_0 = 0;
     17a:	c0 93 99 02 	sts	0x0299, r28	; 0x800299 <cntr_End_UART_0>
			ret = 1;
     17e:	d1 2f       	mov	r29, r17
     180:	0b c0       	rjmp	.+22     	; 0x198 <check_Communication_Input_UART_0+0x46>
		}
		else
		{
			INPUT_UART_0[cntr_UART_0]=ch;
     182:	90 91 9a 02 	lds	r25, 0x029A	; 0x80029a <cntr_UART_0>
     186:	e9 2f       	mov	r30, r25
     188:	f0 e0       	ldi	r31, 0x00	; 0
     18a:	e6 55       	subi	r30, 0x56	; 86
     18c:	ff 4e       	sbci	r31, 0xEF	; 239
     18e:	80 83       	st	Z, r24
			cntr_UART_0++;
     190:	9f 5f       	subi	r25, 0xFF	; 255
     192:	90 93 9a 02 	sts	0x029A, r25	; 0x80029a <cntr_UART_0>
			ret = 0;
     196:	dc 2f       	mov	r29, r28

char check_Communication_Input_UART_0(void)
{
	char ret = 0;
	// Check Buffer auf Einkommende Daten
	while(RB_length(&rb_rx_PC)>0)
     198:	84 ea       	ldi	r24, 0xA4	; 164
     19a:	9a e0       	ldi	r25, 0x0A	; 10
     19c:	f6 d1       	rcall	.+1004   	; 0x58a <RB_length>
     19e:	81 11       	cpse	r24, r1
     1a0:	df cf       	rjmp	.-66     	; 0x160 <check_Communication_Input_UART_0+0xe>
			cntr_UART_0++;
			ret = 0;
		}
	}
	return ret;
}
     1a2:	8d 2f       	mov	r24, r29
     1a4:	df 91       	pop	r29
     1a6:	cf 91       	pop	r28
     1a8:	1f 91       	pop	r17
     1aa:	08 95       	ret

000001ac <my_itoa>:
		proceed_Communication_Input_UART_0();				// Vollständige Übertragung des USB verarbeiten
	}
}

void my_itoa( int64_t z, char* buffer )
{
     1ac:	2f 92       	push	r2
     1ae:	3f 92       	push	r3
     1b0:	4f 92       	push	r4
     1b2:	5f 92       	push	r5
     1b4:	6f 92       	push	r6
     1b6:	7f 92       	push	r7
     1b8:	8f 92       	push	r8
     1ba:	9f 92       	push	r9
     1bc:	af 92       	push	r10
     1be:	bf 92       	push	r11
     1c0:	cf 92       	push	r12
     1c2:	df 92       	push	r13
     1c4:	ef 92       	push	r14
     1c6:	ff 92       	push	r15
     1c8:	0f 93       	push	r16
     1ca:	1f 93       	push	r17
     1cc:	cf 93       	push	r28
     1ce:	df 93       	push	r29
     1d0:	cd b7       	in	r28, 0x3d	; 61
     1d2:	de b7       	in	r29, 0x3e	; 62
     1d4:	2b 97       	sbiw	r28, 0x0b	; 11
     1d6:	0f b6       	in	r0, 0x3f	; 63
     1d8:	f8 94       	cli
     1da:	de bf       	out	0x3e, r29	; 62
     1dc:	0f be       	out	0x3f, r0	; 63
     1de:	cd bf       	out	0x3d, r28	; 61
     1e0:	29 83       	std	Y+1, r18	; 0x01
     1e2:	3a 83       	std	Y+2, r19	; 0x02
     1e4:	4b 83       	std	Y+3, r20	; 0x03
     1e6:	95 2e       	mov	r9, r21
     1e8:	56 2e       	mov	r5, r22
     1ea:	47 2e       	mov	r4, r23
     1ec:	38 2e       	mov	r3, r24
     1ee:	29 2e       	mov	r2, r25
     1f0:	1f 83       	std	Y+7, r17	; 0x07
     1f2:	0e 83       	std	Y+6, r16	; 0x06

	u= z;
	// ist die Zahl negativ?
	// gleich mal ein - hinterlassen und die Zahl positiv machen
	// die einzelnen Stellen der Zahl berechnen
	if (u< 0)
     1f4:	a0 e0       	ldi	r26, 0x00	; 0
     1f6:	0e 94 4b 09 	call	0x1296	; 0x1296 <__cmpdi2_s8>
     1fa:	6c f4       	brge	.+26     	; 0x216 <my_itoa+0x6a>
	{
		u= u*(-1);
     1fc:	0e 94 04 09 	call	0x1208	; 0x1208 <__negdi2>
     200:	29 83       	std	Y+1, r18	; 0x01
     202:	3a 83       	std	Y+2, r19	; 0x02
     204:	4b 83       	std	Y+3, r20	; 0x03
     206:	95 2e       	mov	r9, r21
     208:	56 2e       	mov	r5, r22
     20a:	47 2e       	mov	r4, r23
     20c:	38 2e       	mov	r3, r24
     20e:	29 2e       	mov	r2, r25
		sflag= 1;
     210:	81 e0       	ldi	r24, 0x01	; 1
     212:	8a 87       	std	Y+10, r24	; 0x0a
     214:	01 c0       	rjmp	.+2      	; 0x218 <my_itoa+0x6c>

	int      i = 0;
	int      j;
	char     tmp;
	int64_t  u;    // In u bearbeiten wir den Absolutbetrag von z.
	char     sflag= 0;
     216:	1a 86       	std	Y+10, r1	; 0x0a
     218:	ae 81       	ldd	r26, Y+6	; 0x06
     21a:	bf 81       	ldd	r27, Y+7	; 0x07
     21c:	b9 87       	std	Y+9, r27	; 0x09
     21e:	a8 87       	std	Y+8, r26	; 0x08
	// gleich mal ein - hinterlassen und die Zahl positiv machen
	// die einzelnen Stellen der Zahl berechnen
	if (u< 0)
	{
		u= u*(-1);
		sflag= 1;
     220:	bd 83       	std	Y+5, r27	; 0x05
     222:	ac 83       	std	Y+4, r26	; 0x04
     224:	61 2c       	mov	r6, r1
     226:	71 2c       	mov	r7, r1
     228:	4b 86       	std	Y+11, r4	; 0x0b
     22a:	42 2c       	mov	r4, r2
     22c:	25 2c       	mov	r2, r5
     22e:	53 2c       	mov	r5, r3
     230:	39 2c       	mov	r3, r9
     232:	01 c0       	rjmp	.+2      	; 0x236 <my_itoa+0x8a>
	}
	do
	{
		buffer[i++] = '0' + (u % 10);
     234:	34 01       	movw	r6, r8
     236:	43 01       	movw	r8, r6
     238:	bf ef       	ldi	r27, 0xFF	; 255
     23a:	8b 1a       	sub	r8, r27
     23c:	9b 0a       	sbc	r9, r27
     23e:	0f 2e       	mov	r0, r31
     240:	fa e0       	ldi	r31, 0x0A	; 10
     242:	af 2e       	mov	r10, r31
     244:	f0 2d       	mov	r31, r0
     246:	b1 2c       	mov	r11, r1
     248:	c1 2c       	mov	r12, r1
     24a:	d1 2c       	mov	r13, r1
     24c:	e1 2c       	mov	r14, r1
     24e:	f1 2c       	mov	r15, r1
     250:	00 e0       	ldi	r16, 0x00	; 0
     252:	10 e0       	ldi	r17, 0x00	; 0
     254:	29 81       	ldd	r18, Y+1	; 0x01
     256:	3a 81       	ldd	r19, Y+2	; 0x02
     258:	4b 81       	ldd	r20, Y+3	; 0x03
     25a:	53 2d       	mov	r21, r3
     25c:	62 2d       	mov	r22, r2
     25e:	7b 85       	ldd	r23, Y+11	; 0x0b
     260:	85 2d       	mov	r24, r5
     262:	94 2d       	mov	r25, r4
     264:	48 d7       	rcall	.+3728   	; 0x10f6 <__moddi3>
     266:	20 5d       	subi	r18, 0xD0	; 208
     268:	ec 81       	ldd	r30, Y+4	; 0x04
     26a:	fd 81       	ldd	r31, Y+5	; 0x05
     26c:	21 93       	st	Z+, r18
     26e:	fd 83       	std	Y+5, r31	; 0x05
     270:	ec 83       	std	Y+4, r30	; 0x04
		u /= 10;
     272:	29 81       	ldd	r18, Y+1	; 0x01
     274:	3a 81       	ldd	r19, Y+2	; 0x02
     276:	4b 81       	ldd	r20, Y+3	; 0x03
     278:	53 2d       	mov	r21, r3
     27a:	62 2d       	mov	r22, r2
     27c:	7b 85       	ldd	r23, Y+11	; 0x0b
     27e:	85 2d       	mov	r24, r5
     280:	94 2d       	mov	r25, r4
     282:	3b d7       	rcall	.+3702   	; 0x10fa <__divdi3>
     284:	29 83       	std	Y+1, r18	; 0x01
     286:	3a 83       	std	Y+2, r19	; 0x02
     288:	4b 83       	std	Y+3, r20	; 0x03
     28a:	35 2e       	mov	r3, r21
     28c:	26 2e       	mov	r2, r22
     28e:	7b 87       	std	Y+11, r23	; 0x0b
     290:	58 2e       	mov	r5, r24
     292:	49 2e       	mov	r4, r25
	}
	while( u > 0 );
     294:	a0 e0       	ldi	r26, 0x00	; 0
     296:	ff d7       	rcall	.+4094   	; 0x1296 <__cmpdi2_s8>
     298:	09 f0       	breq	.+2      	; 0x29c <my_itoa+0xf0>
     29a:	64 f6       	brge	.-104    	; 0x234 <my_itoa+0x88>
     29c:	9a 85       	ldd	r25, Y+10	; 0x0a
	if (sflag)  { buffer[i++]= '-'; }
     29e:	99 23       	and	r25, r25
     2a0:	49 f0       	breq	.+18     	; 0x2b4 <my_itoa+0x108>
     2a2:	ee 81       	ldd	r30, Y+6	; 0x06
     2a4:	ff 81       	ldd	r31, Y+7	; 0x07
     2a6:	e8 0d       	add	r30, r8
     2a8:	f9 1d       	adc	r31, r9
     2aa:	8d e2       	ldi	r24, 0x2D	; 45
     2ac:	80 83       	st	Z, r24
     2ae:	d3 01       	movw	r26, r6
     2b0:	12 96       	adiw	r26, 0x02	; 2
     2b2:	4d 01       	movw	r8, r26
     2b4:	94 01       	movw	r18, r8

	// den String in sich spiegeln
	for( j = 0; j < i / 2; ++j )
     2b6:	99 20       	and	r9, r9
     2b8:	14 f4       	brge	.+4      	; 0x2be <my_itoa+0x112>
     2ba:	2f 5f       	subi	r18, 0xFF	; 255
     2bc:	3f 4f       	sbci	r19, 0xFF	; 255
     2be:	35 95       	asr	r19
     2c0:	27 95       	ror	r18
     2c2:	12 16       	cp	r1, r18
     2c4:	13 06       	cpc	r1, r19
     2c6:	9c f4       	brge	.+38     	; 0x2ee <my_itoa+0x142>
     2c8:	ee 81       	ldd	r30, Y+6	; 0x06
     2ca:	ff 81       	ldd	r31, Y+7	; 0x07
     2cc:	e8 0d       	add	r30, r8
     2ce:	f9 1d       	adc	r31, r9
     2d0:	8e 81       	ldd	r24, Y+6	; 0x06
     2d2:	9f 81       	ldd	r25, Y+7	; 0x07
     2d4:	28 0f       	add	r18, r24
     2d6:	39 1f       	adc	r19, r25
     2d8:	a8 85       	ldd	r26, Y+8	; 0x08
	{
		tmp = buffer[j];
     2da:	b9 85       	ldd	r27, Y+9	; 0x09
     2dc:	8c 91       	ld	r24, X
     2de:	92 91       	ld	r25, -Z
		buffer[j] = buffer[i-j-1];
     2e0:	9d 93       	st	X+, r25
     2e2:	b9 87       	std	Y+9, r27	; 0x09
     2e4:	a8 87       	std	Y+8, r26	; 0x08
     2e6:	80 83       	st	Z, r24
		buffer[i-j-1] = tmp;
     2e8:	a2 17       	cp	r26, r18
	}
	while( u > 0 );
	if (sflag)  { buffer[i++]= '-'; }

	// den String in sich spiegeln
	for( j = 0; j < i / 2; ++j )
     2ea:	b3 07       	cpc	r27, r19
     2ec:	a9 f7       	brne	.-22     	; 0x2d8 <my_itoa+0x12c>
     2ee:	ee 81       	ldd	r30, Y+6	; 0x06
		tmp = buffer[j];
		buffer[j] = buffer[i-j-1];
		buffer[i-j-1] = tmp;
	}

	buffer[i] = '\0';
     2f0:	ff 81       	ldd	r31, Y+7	; 0x07
     2f2:	e8 0d       	add	r30, r8
     2f4:	f9 1d       	adc	r31, r9
     2f6:	10 82       	st	Z, r1
     2f8:	2b 96       	adiw	r28, 0x0b	; 11
}
     2fa:	0f b6       	in	r0, 0x3f	; 63
     2fc:	f8 94       	cli
     2fe:	de bf       	out	0x3e, r29	; 62
     300:	0f be       	out	0x3f, r0	; 63
     302:	cd bf       	out	0x3d, r28	; 61
     304:	df 91       	pop	r29
     306:	cf 91       	pop	r28
     308:	1f 91       	pop	r17
     30a:	0f 91       	pop	r16
     30c:	ff 90       	pop	r15
     30e:	ef 90       	pop	r14
     310:	df 90       	pop	r13
     312:	cf 90       	pop	r12
     314:	bf 90       	pop	r11
     316:	af 90       	pop	r10
     318:	9f 90       	pop	r9
     31a:	8f 90       	pop	r8
     31c:	7f 90       	pop	r7
     31e:	6f 90       	pop	r6
     320:	5f 90       	pop	r5
     322:	4f 90       	pop	r4
     324:	3f 90       	pop	r3
     326:	2f 90       	pop	r2
     328:	08 95       	ret

0000032a <read_Position_TMC4671>:
     32a:	8f 92       	push	r8

void read_Position_TMC4671(void)
{
     32c:	9f 92       	push	r9
     32e:	af 92       	push	r10
     330:	bf 92       	push	r11
     332:	ef 92       	push	r14
     334:	ff 92       	push	r15
     336:	0f 93       	push	r16
     338:	1f 93       	push	r17
     33a:	cf 93       	push	r28
     33c:	df 93       	push	r29
     33e:	cd b7       	in	r28, 0x3d	; 61
     340:	de b7       	in	r29, 0x3e	; 62
     342:	c4 56       	subi	r28, 0x64	; 100
     344:	d1 09       	sbc	r29, r1
     346:	0f b6       	in	r0, 0x3f	; 63
     348:	f8 94       	cli
     34a:	de bf       	out	0x3e, r29	; 62
     34c:	0f be       	out	0x3f, r0	; 63
     34e:	cd bf       	out	0x3d, r28	; 61
	// +/- alle 100ms Position abfragen und über Seiriellen Port ausgeben
	static uint8_t cntrr = 0;
	if (cntrr == 10)
     350:	80 91 98 02 	lds	r24, 0x0298	; 0x800298 <__data_end>
     354:	8a 30       	cpi	r24, 0x0A	; 10
     356:	11 f5       	brne	.+68     	; 0x39c <read_Position_TMC4671+0x72>
	{
		cntrr = 0;
     358:	10 92 98 02 	sts	0x0298, r1	; 0x800298 <__data_end>
		int64_t val = tmc4671_getActualPosition(0);
     35c:	80 e0       	ldi	r24, 0x00	; 0
     35e:	54 d5       	rcall	.+2728   	; 0xe08 <tmc4671_getActualPosition>
		char testarray[100] = {'\0'};
     360:	9e 01       	movw	r18, r28
     362:	2f 5f       	subi	r18, 0xFF	; 255
     364:	3f 4f       	sbci	r19, 0xFF	; 255
     366:	79 01       	movw	r14, r18
     368:	24 e6       	ldi	r18, 0x64	; 100
     36a:	f7 01       	movw	r30, r14
     36c:	11 92       	st	Z+, r1
     36e:	2a 95       	dec	r18
     370:	e9 f7       	brne	.-6      	; 0x36c <read_Position_TMC4671+0x42>
		my_itoa(val, (char *)testarray);
     372:	4b 01       	movw	r8, r22
     374:	5c 01       	movw	r10, r24
     376:	bb 0c       	add	r11, r11
     378:	88 08       	sbc	r8, r8
     37a:	98 2c       	mov	r9, r8
     37c:	54 01       	movw	r10, r8
     37e:	87 01       	movw	r16, r14
     380:	26 2f       	mov	r18, r22
     382:	37 2f       	mov	r19, r23
     384:	48 2f       	mov	r20, r24
     386:	59 2f       	mov	r21, r25
     388:	68 2d       	mov	r22, r8
     38a:	78 2d       	mov	r23, r8
     38c:	88 2d       	mov	r24, r8
     38e:	98 2d       	mov	r25, r8
     390:	0d df       	rcall	.-486    	; 0x1ac <my_itoa>
		Uart_Transmit_IT_PC((char *)testarray);
     392:	c7 01       	movw	r24, r14
     394:	2f d6       	rcall	.+3166   	; 0xff4 <Uart_Transmit_IT_PC>
		Uart_Transmit_IT_PC("\r");
     396:	81 e1       	ldi	r24, 0x11	; 17
     398:	92 e0       	ldi	r25, 0x02	; 2
     39a:	2c d6       	rcall	.+3160   	; 0xff4 <Uart_Transmit_IT_PC>
     39c:	80 91 98 02 	lds	r24, 0x0298	; 0x800298 <__data_end>
	}
	cntrr++;
     3a0:	8f 5f       	subi	r24, 0xFF	; 255
     3a2:	80 93 98 02 	sts	0x0298, r24	; 0x800298 <__data_end>
     3a6:	8f e9       	ldi	r24, 0x9F	; 159
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3a8:	9f e0       	ldi	r25, 0x0F	; 15
     3aa:	01 97       	sbiw	r24, 0x01	; 1
     3ac:	f1 f7       	brne	.-4      	; 0x3aa <read_Position_TMC4671+0x80>
     3ae:	00 c0       	rjmp	.+0      	; 0x3b0 <read_Position_TMC4671+0x86>
     3b0:	00 00       	nop
     3b2:	cc 59       	subi	r28, 0x9C	; 156
	_delay_ms(1);
     3b4:	df 4f       	sbci	r29, 0xFF	; 255
     3b6:	0f b6       	in	r0, 0x3f	; 63
     3b8:	f8 94       	cli
     3ba:	de bf       	out	0x3e, r29	; 62
     3bc:	0f be       	out	0x3f, r0	; 63
     3be:	cd bf       	out	0x3d, r28	; 61
     3c0:	df 91       	pop	r29
     3c2:	cf 91       	pop	r28
     3c4:	1f 91       	pop	r17
     3c6:	0f 91       	pop	r16
     3c8:	ff 90       	pop	r15
     3ca:	ef 90       	pop	r14
     3cc:	bf 90       	pop	r11
     3ce:	af 90       	pop	r10
     3d0:	9f 90       	pop	r9
     3d2:	8f 90       	pop	r8
     3d4:	08 95       	ret

000003d6 <proceed_Communication_Input_UART_0>:
     3d6:	2f 92       	push	r2
	}
	return ret;
}

void proceed_Communication_Input_UART_0(void)
{
     3d8:	3f 92       	push	r3
     3da:	4f 92       	push	r4
     3dc:	5f 92       	push	r5
     3de:	6f 92       	push	r6
     3e0:	7f 92       	push	r7
     3e2:	8f 92       	push	r8
     3e4:	9f 92       	push	r9
     3e6:	af 92       	push	r10
     3e8:	bf 92       	push	r11
     3ea:	cf 92       	push	r12
     3ec:	df 92       	push	r13
     3ee:	ef 92       	push	r14
     3f0:	ff 92       	push	r15
     3f2:	0f 93       	push	r16
     3f4:	1f 93       	push	r17
     3f6:	cf 93       	push	r28
     3f8:	df 93       	push	r29
     3fa:	00 d0       	rcall	.+0      	; 0x3fc <proceed_Communication_Input_UART_0+0x26>
     3fc:	1f 92       	push	r1
     3fe:	1f 92       	push	r1
     400:	cd b7       	in	r28, 0x3d	; 61
     402:	de b7       	in	r29, 0x3e	; 62
	char * ch = "Proceed UART 0: \n\r";
	Uart_Transmit_IT_PC(ch);
     404:	80 e0       	ldi	r24, 0x00	; 0
     406:	92 e0       	ldi	r25, 0x02	; 2
     408:	f5 d5       	rcall	.+3050   	; 0xff4 <Uart_Transmit_IT_PC>
	if (INPUT_UART_0[0]=='0')
     40a:	80 91 aa 10 	lds	r24, 0x10AA	; 0x8010aa <INPUT_UART_0>
     40e:	80 33       	cpi	r24, 0x30	; 48
     410:	71 f4       	brne	.+28     	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
	{
		tmc4671_setAbsolutTargetPosition(0,0);
     412:	40 e0       	ldi	r20, 0x00	; 0
     414:	50 e0       	ldi	r21, 0x00	; 0
     416:	ba 01       	movw	r22, r20
     418:	80 e0       	ldi	r24, 0x00	; 0
     41a:	c4 d3       	rcall	.+1928   	; 0xba4 <tmc4671_setAbsolutTargetPosition>
		Position = 0;
     41c:	10 92 9c 04 	sts	0x049C, r1	; 0x80049c <Position>
     420:	10 92 9d 04 	sts	0x049D, r1	; 0x80049d <Position+0x1>
     424:	10 92 9e 04 	sts	0x049E, r1	; 0x80049e <Position+0x2>
     428:	10 92 9f 04 	sts	0x049F, r1	; 0x80049f <Position+0x3>
     42c:	83 c0       	rjmp	.+262    	; 0x534 <__LOCK_REGION_LENGTH__+0x134>
	}
	else if (INPUT_UART_0[0]=='1')
     42e:	81 33       	cpi	r24, 0x31	; 49
     430:	09 f0       	breq	.+2      	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
     432:	69 c0       	rjmp	.+210    	; 0x506 <__LOCK_REGION_LENGTH__+0x106>
     434:	0f 2e       	mov	r0, r31
     436:	f0 e4       	ldi	r31, 0x40	; 64
     438:	4f 2e       	mov	r4, r31
     43a:	f2 e4       	ldi	r31, 0x42	; 66
     43c:	5f 2e       	mov	r5, r31
     43e:	ff e0       	ldi	r31, 0x0F	; 15
     440:	6f 2e       	mov	r6, r31
     442:	71 2c       	mov	r7, r1
     444:	f0 2d       	mov	r31, r0
     446:	01 e0       	ldi	r16, 0x01	; 1
     448:	10 e0       	ldi	r17, 0x00	; 0
			{
				read_Position_TMC4671();
			}
			
			Uart_Transmit_IT_PC("Position ");
			char buff[5] = {'\0'};
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	1c 01       	movw	r2, r24

	{
		uint32_t Position = 1000000;
		for (int i = 1 ; i <= 12 ; i++)
		{
			tmc4671_setAbsolutTargetPosition(0, i * Position);
     450:	b3 01       	movw	r22, r6
     452:	a2 01       	movw	r20, r4
     454:	80 e0       	ldi	r24, 0x00	; 0
     456:	a6 d3       	rcall	.+1868   	; 0xba4 <tmc4671_setAbsolutTargetPosition>
			while(((tmc4671_getActualPosition(0) <= (i* Position-200))||(tmc4671_getActualPosition(0)>= (i*Position+200))))
     458:	73 01       	movw	r14, r6
     45a:	62 01       	movw	r12, r4
     45c:	98 ec       	ldi	r25, 0xC8	; 200
     45e:	c9 1a       	sub	r12, r25
     460:	d1 08       	sbc	r13, r1
     462:	e1 08       	sbc	r14, r1
     464:	f1 08       	sbc	r15, r1
     466:	53 01       	movw	r10, r6
     468:	42 01       	movw	r8, r4
     46a:	e8 ec       	ldi	r30, 0xC8	; 200
     46c:	8e 0e       	add	r8, r30
     46e:	91 1c       	adc	r9, r1
     470:	a1 1c       	adc	r10, r1
     472:	b1 1c       	adc	r11, r1
			{
				read_Position_TMC4671();
     474:	01 c0       	rjmp	.+2      	; 0x478 <__LOCK_REGION_LENGTH__+0x78>
     476:	59 df       	rcall	.-334    	; 0x32a <read_Position_TMC4671>
	{
		uint32_t Position = 1000000;
		for (int i = 1 ; i <= 12 ; i++)
		{
			tmc4671_setAbsolutTargetPosition(0, i * Position);
			while(((tmc4671_getActualPosition(0) <= (i* Position-200))||(tmc4671_getActualPosition(0)>= (i*Position+200))))
     478:	80 e0       	ldi	r24, 0x00	; 0
     47a:	c6 d4       	rcall	.+2444   	; 0xe08 <tmc4671_getActualPosition>
     47c:	c6 16       	cp	r12, r22
     47e:	d7 06       	cpc	r13, r23
     480:	e8 06       	cpc	r14, r24
     482:	f9 06       	cpc	r15, r25
     484:	c0 f7       	brcc	.-16     	; 0x476 <__LOCK_REGION_LENGTH__+0x76>
     486:	80 e0       	ldi	r24, 0x00	; 0
     488:	bf d4       	rcall	.+2430   	; 0xe08 <tmc4671_getActualPosition>
     48a:	68 15       	cp	r22, r8
     48c:	79 05       	cpc	r23, r9
     48e:	8a 05       	cpc	r24, r10
     490:	9b 05       	cpc	r25, r11
     492:	88 f7       	brcc	.-30     	; 0x476 <__LOCK_REGION_LENGTH__+0x76>
			{
				read_Position_TMC4671();
			}
			
			Uart_Transmit_IT_PC("Position ");
     494:	83 e1       	ldi	r24, 0x13	; 19
     496:	92 e0       	ldi	r25, 0x02	; 2
     498:	ad d5       	rcall	.+2906   	; 0xff4 <Uart_Transmit_IT_PC>
     49a:	f1 01       	movw	r30, r2
			char buff[5] = {'\0'};
     49c:	25 e0       	ldi	r18, 0x05	; 5
     49e:	11 92       	st	Z+, r1
     4a0:	2a 95       	dec	r18
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
     4a2:	e9 f7       	brne	.-6      	; 0x49e <__LOCK_REGION_LENGTH__+0x9e>
     4a4:	4a e0       	ldi	r20, 0x0A	; 10
     4a6:	b1 01       	movw	r22, r2
     4a8:	c8 01       	movw	r24, r16
			itoa(i, (char *)buff, 10);
			Uart_Transmit_IT_PC((char *)buff);
     4aa:	01 d7       	rcall	.+3586   	; 0x12ae <__itoa_ncheck>
     4ac:	c1 01       	movw	r24, r2
     4ae:	a2 d5       	rcall	.+2884   	; 0xff4 <Uart_Transmit_IT_PC>
			Uart_Transmit_IT_PC(" erreicht\r");
     4b0:	8d e1       	ldi	r24, 0x1D	; 29
     4b2:	92 e0       	ldi	r25, 0x02	; 2
     4b4:	9f d5       	rcall	.+2878   	; 0xff4 <Uart_Transmit_IT_PC>
     4b6:	8f ef       	ldi	r24, 0xFF	; 255
     4b8:	93 ed       	ldi	r25, 0xD3	; 211
     4ba:	e0 e3       	ldi	r30, 0x30	; 48
     4bc:	81 50       	subi	r24, 0x01	; 1
     4be:	90 40       	sbci	r25, 0x00	; 0
     4c0:	e0 40       	sbci	r30, 0x00	; 0
     4c2:	e1 f7       	brne	.-8      	; 0x4bc <__LOCK_REGION_LENGTH__+0xbc>
     4c4:	00 c0       	rjmp	.+0      	; 0x4c6 <__LOCK_REGION_LENGTH__+0xc6>
     4c6:	00 00       	nop
     4c8:	0f 5f       	subi	r16, 0xFF	; 255
	}
	else if (INPUT_UART_0[0]=='1')

	{
		uint32_t Position = 1000000;
		for (int i = 1 ; i <= 12 ; i++)
     4ca:	1f 4f       	sbci	r17, 0xFF	; 255
     4cc:	f0 e4       	ldi	r31, 0x40	; 64
     4ce:	4f 0e       	add	r4, r31
     4d0:	f2 e4       	ldi	r31, 0x42	; 66
     4d2:	5f 1e       	adc	r5, r31
     4d4:	ff e0       	ldi	r31, 0x0F	; 15
     4d6:	6f 1e       	adc	r6, r31
     4d8:	71 1c       	adc	r7, r1
     4da:	0d 30       	cpi	r16, 0x0D	; 13
     4dc:	11 05       	cpc	r17, r1
     4de:	09 f0       	breq	.+2      	; 0x4e2 <__LOCK_REGION_LENGTH__+0xe2>
			itoa(i, (char *)buff, 10);
			Uart_Transmit_IT_PC((char *)buff);
			Uart_Transmit_IT_PC(" erreicht\r");
			_delay_ms(1000);
		}
		tmc4671_setAbsolutTargetPosition(0,0);
     4e0:	b7 cf       	rjmp	.-146    	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	ba 01       	movw	r22, r20
     4e8:	80 e0       	ldi	r24, 0x00	; 0
     4ea:	5c d3       	rcall	.+1720   	; 0xba4 <tmc4671_setAbsolutTargetPosition>
			while((tmc4671_getActualPosition(0) >= (200)))
			{
				read_Position_TMC4671();
     4ec:	01 c0       	rjmp	.+2      	; 0x4f0 <__LOCK_REGION_LENGTH__+0xf0>
     4ee:	1d df       	rcall	.-454    	; 0x32a <read_Position_TMC4671>
			Uart_Transmit_IT_PC((char *)buff);
			Uart_Transmit_IT_PC(" erreicht\r");
			_delay_ms(1000);
		}
		tmc4671_setAbsolutTargetPosition(0,0);
			while((tmc4671_getActualPosition(0) >= (200)))
     4f0:	80 e0       	ldi	r24, 0x00	; 0
     4f2:	8a d4       	rcall	.+2324   	; 0xe08 <tmc4671_getActualPosition>
     4f4:	68 3c       	cpi	r22, 0xC8	; 200
     4f6:	71 05       	cpc	r23, r1
     4f8:	81 05       	cpc	r24, r1
     4fa:	91 05       	cpc	r25, r1
     4fc:	c4 f7       	brge	.-16     	; 0x4ee <__LOCK_REGION_LENGTH__+0xee>
     4fe:	88 e2       	ldi	r24, 0x28	; 40
			{
				read_Position_TMC4671();
			}
		Uart_Transmit_IT_PC("Ausgangspunkt erreicht.");
     500:	92 e0       	ldi	r25, 0x02	; 2
     502:	78 d5       	rcall	.+2800   	; 0xff4 <Uart_Transmit_IT_PC>
     504:	17 c0       	rjmp	.+46     	; 0x534 <__LOCK_REGION_LENGTH__+0x134>
     506:	81 11       	cpse	r24, r1
     508:	15 c0       	rjmp	.+42     	; 0x534 <__LOCK_REGION_LENGTH__+0x134>
	}
	else if (INPUT_UART_0[0] == 0)
     50a:	40 91 9c 04 	lds	r20, 0x049C	; 0x80049c <Position>
	{
		Position += 10000000;
     50e:	50 91 9d 04 	lds	r21, 0x049D	; 0x80049d <Position+0x1>
     512:	60 91 9e 04 	lds	r22, 0x049E	; 0x80049e <Position+0x2>
     516:	70 91 9f 04 	lds	r23, 0x049F	; 0x80049f <Position+0x3>
     51a:	40 58       	subi	r20, 0x80	; 128
     51c:	59 46       	sbci	r21, 0x69	; 105
     51e:	67 46       	sbci	r22, 0x67	; 103
     520:	7f 4f       	sbci	r23, 0xFF	; 255
     522:	40 93 9c 04 	sts	0x049C, r20	; 0x80049c <Position>
     526:	50 93 9d 04 	sts	0x049D, r21	; 0x80049d <Position+0x1>
     52a:	60 93 9e 04 	sts	0x049E, r22	; 0x80049e <Position+0x2>
     52e:	70 93 9f 04 	sts	0x049F, r23	; 0x80049f <Position+0x3>
     532:	38 d3       	rcall	.+1648   	; 0xba4 <tmc4671_setAbsolutTargetPosition>
		tmc4671_setAbsolutTargetPosition(0,Position);
     534:	0f 90       	pop	r0
     536:	0f 90       	pop	r0
	}
}
     538:	0f 90       	pop	r0
     53a:	0f 90       	pop	r0
     53c:	0f 90       	pop	r0
     53e:	df 91       	pop	r29
     540:	cf 91       	pop	r28
     542:	1f 91       	pop	r17
     544:	0f 91       	pop	r16
     546:	ff 90       	pop	r15
     548:	ef 90       	pop	r14
     54a:	df 90       	pop	r13
     54c:	cf 90       	pop	r12
     54e:	bf 90       	pop	r11
     550:	af 90       	pop	r10
     552:	9f 90       	pop	r9
     554:	8f 90       	pop	r8
     556:	7f 90       	pop	r7
     558:	6f 90       	pop	r6
     55a:	5f 90       	pop	r5
     55c:	4f 90       	pop	r4
     55e:	3f 90       	pop	r3
     560:	2f 90       	pop	r2
     562:	08 95       	ret

00000564 <check_Communication_Input_UART>:
     564:	f6 dd       	rcall	.-1044   	; 0x152 <check_Communication_Input_UART_0>
     566:	81 11       	cpse	r24, r1

void check_Communication_Input_UART(void)
{
	if (check_Communication_Input_UART_0())				// Check UART_0 (USB), ob vollständige Übertragung stattgefunden hat (Ende = "\r")
	{
		proceed_Communication_Input_UART_0();				// Vollständige Übertragung des USB verarbeiten
     568:	36 cf       	rjmp	.-404    	; 0x3d6 <proceed_Communication_Input_UART_0>
     56a:	08 95       	ret

0000056c <RB_init>:
     56c:	fc 01       	movw	r30, r24
		}
	}
	rb->tail = tail;
	
	return 1;
}
     56e:	11 82       	std	Z+1, r1	; 0x01
     570:	10 82       	st	Z, r1
     572:	08 95       	ret

00000574 <RB_free>:
     574:	fc 01       	movw	r30, r24
     576:	90 81       	ld	r25, Z
     578:	81 81       	ldd	r24, Z+1	; 0x01
     57a:	98 17       	cp	r25, r24
     57c:	20 f0       	brcs	.+8      	; 0x586 <RB_free+0x12>
     57e:	98 1b       	sub	r25, r24
     580:	89 2f       	mov	r24, r25
     582:	80 95       	com	r24
     584:	08 95       	ret
     586:	89 1b       	sub	r24, r25
     588:	08 95       	ret

0000058a <RB_length>:
     58a:	fc 01       	movw	r30, r24
     58c:	20 81       	ld	r18, Z
     58e:	91 81       	ldd	r25, Z+1	; 0x01
     590:	29 17       	cp	r18, r25
     592:	18 f0       	brcs	.+6      	; 0x59a <RB_length+0x10>
     594:	82 2f       	mov	r24, r18
     596:	89 1b       	sub	r24, r25
     598:	08 95       	ret
     59a:	89 2f       	mov	r24, r25
     59c:	82 1b       	sub	r24, r18
     59e:	80 95       	com	r24
     5a0:	08 95       	ret

000005a2 <RB_readByte>:
     5a2:	cf 93       	push	r28
     5a4:	df 93       	push	r29
     5a6:	ec 01       	movw	r28, r24
     5a8:	f0 df       	rcall	.-32     	; 0x58a <RB_length>
     5aa:	88 23       	and	r24, r24
     5ac:	39 f0       	breq	.+14     	; 0x5bc <RB_readByte+0x1a>
     5ae:	99 81       	ldd	r25, Y+1	; 0x01
     5b0:	fe 01       	movw	r30, r28
     5b2:	e9 0f       	add	r30, r25
     5b4:	f1 1d       	adc	r31, r1
     5b6:	82 81       	ldd	r24, Z+2	; 0x02
     5b8:	9f 5f       	subi	r25, 0xFF	; 255
     5ba:	99 83       	std	Y+1, r25	; 0x01
     5bc:	df 91       	pop	r29
     5be:	cf 91       	pop	r28
     5c0:	08 95       	ret

000005c2 <RB_writeByte>:
     5c2:	0f 93       	push	r16
     5c4:	1f 93       	push	r17
     5c6:	cf 93       	push	r28
     5c8:	df 93       	push	r29
     5ca:	ec 01       	movw	r28, r24
     5cc:	06 2f       	mov	r16, r22
     5ce:	18 81       	ld	r17, Y
     5d0:	d1 df       	rcall	.-94     	; 0x574 <RB_free>
     5d2:	88 23       	and	r24, r24
     5d4:	f1 f3       	breq	.-4      	; 0x5d2 <RB_writeByte+0x10>
     5d6:	01 11       	cpse	r16, r1
     5d8:	01 c0       	rjmp	.+2      	; 0x5dc <RB_writeByte+0x1a>
     5da:	0f ef       	ldi	r16, 0xFF	; 255
     5dc:	fe 01       	movw	r30, r28
     5de:	e1 0f       	add	r30, r17
     5e0:	f1 1d       	adc	r31, r1
     5e2:	02 83       	std	Z+2, r16	; 0x02
     5e4:	1f 5f       	subi	r17, 0xFF	; 255
     5e6:	18 83       	st	Y, r17
     5e8:	81 e0       	ldi	r24, 0x01	; 1
     5ea:	df 91       	pop	r29
     5ec:	cf 91       	pop	r28
     5ee:	1f 91       	pop	r17
     5f0:	0f 91       	pop	r16
     5f2:	08 95       	ret

000005f4 <RB_write>:

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
     5f4:	ff 92       	push	r15
     5f6:	0f 93       	push	r16
     5f8:	1f 93       	push	r17
     5fa:	cf 93       	push	r28
     5fc:	df 93       	push	r29
	unsigned char head;
	
	head = rb->head;
	
	if (datal == 0)
     5fe:	44 23       	and	r20, r20
     600:	c9 f0       	breq	.+50     	; 0x634 <RB_write+0x40>
     602:	c4 2f       	mov	r28, r20
     604:	d7 2f       	mov	r29, r23
     606:	f6 2e       	mov	r15, r22
     608:	8c 01       	movw	r16, r24
	{
		return  0;
	}
	
	while(RB_free(rb) < datal);
     60a:	b4 df       	rcall	.-152    	; 0x574 <RB_free>
     60c:	8c 17       	cp	r24, r28
     60e:	f0 f3       	brcs	.-4      	; 0x60c <RB_write+0x18>

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
	unsigned char head;
	
	head = rb->head;
     610:	f8 01       	movw	r30, r16
     612:	90 81       	ld	r25, Z
     614:	ef 2d       	mov	r30, r15
     616:	fd 2f       	mov	r31, r29
     618:	c9 0f       	add	r28, r25
	
	while(RB_free(rb) < datal);
	
	while(datal--)
	{
		rb->data[head++] = *data++;
     61a:	21 91       	ld	r18, Z+
     61c:	d8 01       	movw	r26, r16
     61e:	a9 0f       	add	r26, r25
     620:	b1 1d       	adc	r27, r1
     622:	12 96       	adiw	r26, 0x02	; 2
     624:	2c 93       	st	X, r18
     626:	9f 5f       	subi	r25, 0xFF	; 255
		return  0;
	}
	
	while(RB_free(rb) < datal);
	
	while(datal--)
     628:	9c 13       	cpse	r25, r28
     62a:	f7 cf       	rjmp	.-18     	; 0x61a <RB_write+0x26>
		{
			head = 0;
		}
	}
	
	rb->head = head;
     62c:	f8 01       	movw	r30, r16
     62e:	c0 83       	st	Z, r28
	
	return 1;
     630:	81 e0       	ldi	r24, 0x01	; 1
     632:	01 c0       	rjmp	.+2      	; 0x636 <RB_write+0x42>
	
	head = rb->head;
	
	if (datal == 0)
	{
		return  0;
     634:	80 e0       	ldi	r24, 0x00	; 0
	}
	
	rb->head = head;
	
	return 1;
}
     636:	df 91       	pop	r29
     638:	cf 91       	pop	r28
     63a:	1f 91       	pop	r17
     63c:	0f 91       	pop	r16
     63e:	ff 90       	pop	r15
     640:	08 95       	ret

00000642 <softspi_clk_low>:
}
void softspi_write_uint16(uint16_t x)
{
    softspi_write_uint8((uint8_t)(x >> 8));
    softspi_write_uint8((uint8_t)(x & 0xff));
}
     642:	eb e0       	ldi	r30, 0x0B	; 11
     644:	f1 e0       	ldi	r31, 0x01	; 1
     646:	80 81       	ld	r24, Z
     648:	87 7f       	andi	r24, 0xF7	; 247
     64a:	80 83       	st	Z, r24
     64c:	08 95       	ret

0000064e <softspi_clk_high>:
     64e:	eb e0       	ldi	r30, 0x0B	; 11
     650:	f1 e0       	ldi	r31, 0x01	; 1
     652:	80 81       	ld	r24, Z
     654:	88 60       	ori	r24, 0x08	; 8
     656:	80 83       	st	Z, r24
     658:	08 95       	ret

0000065a <softspi_mosi_low>:
     65a:	eb e0       	ldi	r30, 0x0B	; 11
     65c:	f1 e0       	ldi	r31, 0x01	; 1
     65e:	80 81       	ld	r24, Z
     660:	8d 7f       	andi	r24, 0xFD	; 253
     662:	80 83       	st	Z, r24
     664:	08 95       	ret

00000666 <softspi_mosi_high>:
     666:	eb e0       	ldi	r30, 0x0B	; 11
     668:	f1 e0       	ldi	r31, 0x01	; 1
     66a:	80 81       	ld	r24, Z
     66c:	82 60       	ori	r24, 0x02	; 2
     66e:	80 83       	st	Z, r24
     670:	08 95       	ret

00000672 <softspi_write_bit>:
     672:	cf 93       	push	r28
     674:	df 93       	push	r29
     676:	d8 2f       	mov	r29, r24
     678:	c6 2f       	mov	r28, r22
     67a:	e3 df       	rcall	.-58     	; 0x642 <softspi_clk_low>
     67c:	cd 23       	and	r28, r29
     67e:	11 f0       	breq	.+4      	; 0x684 <softspi_write_bit+0x12>
     680:	f2 df       	rcall	.-28     	; 0x666 <softspi_mosi_high>
     682:	01 c0       	rjmp	.+2      	; 0x686 <softspi_write_bit+0x14>
     684:	ea df       	rcall	.-44     	; 0x65a <softspi_mosi_low>
     686:	8a e1       	ldi	r24, 0x1A	; 26
     688:	8a 95       	dec	r24
     68a:	f1 f7       	brne	.-4      	; 0x688 <softspi_write_bit+0x16>
     68c:	00 c0       	rjmp	.+0      	; 0x68e <softspi_write_bit+0x1c>
     68e:	df df       	rcall	.-66     	; 0x64e <softspi_clk_high>
     690:	8a e1       	ldi	r24, 0x1A	; 26
     692:	8a 95       	dec	r24
     694:	f1 f7       	brne	.-4      	; 0x692 <softspi_write_bit+0x20>
     696:	00 c0       	rjmp	.+0      	; 0x698 <softspi_write_bit+0x26>
     698:	df 91       	pop	r29
     69a:	cf 91       	pop	r28
     69c:	08 95       	ret

0000069e <softspi_write_uint8>:
     69e:	cf 93       	push	r28
     6a0:	c8 2f       	mov	r28, r24
     6a2:	60 e8       	ldi	r22, 0x80	; 128
     6a4:	e6 df       	rcall	.-52     	; 0x672 <softspi_write_bit>
     6a6:	60 e4       	ldi	r22, 0x40	; 64
     6a8:	8c 2f       	mov	r24, r28
     6aa:	e3 df       	rcall	.-58     	; 0x672 <softspi_write_bit>
     6ac:	60 e2       	ldi	r22, 0x20	; 32
     6ae:	8c 2f       	mov	r24, r28
     6b0:	e0 df       	rcall	.-64     	; 0x672 <softspi_write_bit>
     6b2:	60 e1       	ldi	r22, 0x10	; 16
     6b4:	8c 2f       	mov	r24, r28
     6b6:	dd df       	rcall	.-70     	; 0x672 <softspi_write_bit>
     6b8:	68 e0       	ldi	r22, 0x08	; 8
     6ba:	8c 2f       	mov	r24, r28
     6bc:	da df       	rcall	.-76     	; 0x672 <softspi_write_bit>
     6be:	64 e0       	ldi	r22, 0x04	; 4
     6c0:	8c 2f       	mov	r24, r28
     6c2:	d7 df       	rcall	.-82     	; 0x672 <softspi_write_bit>
     6c4:	62 e0       	ldi	r22, 0x02	; 2
     6c6:	8c 2f       	mov	r24, r28
     6c8:	d4 df       	rcall	.-88     	; 0x672 <softspi_write_bit>
     6ca:	61 e0       	ldi	r22, 0x01	; 1
     6cc:	8c 2f       	mov	r24, r28
     6ce:	d1 df       	rcall	.-94     	; 0x672 <softspi_write_bit>
     6d0:	cf 91       	pop	r28
     6d2:	08 95       	ret

000006d4 <softspi_read_bit>:

#if (SOFTSPI_DONT_USE_MISO == 0)

void softspi_read_bit(uint8_t* x, uint8_t i)
{
     6d4:	1f 93       	push	r17
     6d6:	cf 93       	push	r28
     6d8:	df 93       	push	r29
     6da:	ec 01       	movw	r28, r24
     6dc:	16 2f       	mov	r17, r22

    /* read at rising edge */
    softspi_clk_low();
     6de:	b1 df       	rcall	.-158    	; 0x642 <softspi_clk_low>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6e0:	8a e1       	ldi	r24, 0x1A	; 26
     6e2:	8a 95       	dec	r24
     6e4:	f1 f7       	brne	.-4      	; 0x6e2 <softspi_read_bit+0xe>
    _delay_us(5);
    softspi_clk_high();
     6e6:	00 c0       	rjmp	.+0      	; 0x6e8 <softspi_read_bit+0x14>
     6e8:	b2 df       	rcall	.-156    	; 0x64e <softspi_clk_high>
    if (SOFTSPI_MISO_PIN & SOFTSPI_MISO_BIT) *x |= 1 << i;
     6ea:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     6ee:	82 ff       	sbrs	r24, 2
     6f0:	0a c0       	rjmp	.+20     	; 0x706 <softspi_read_bit+0x32>
     6f2:	81 e0       	ldi	r24, 0x01	; 1
     6f4:	90 e0       	ldi	r25, 0x00	; 0
     6f6:	02 c0       	rjmp	.+4      	; 0x6fc <softspi_read_bit+0x28>
     6f8:	88 0f       	add	r24, r24
     6fa:	99 1f       	adc	r25, r25
     6fc:	1a 95       	dec	r17
     6fe:	e2 f7       	brpl	.-8      	; 0x6f8 <softspi_read_bit+0x24>
     700:	98 81       	ld	r25, Y
     702:	89 2b       	or	r24, r25
     704:	88 83       	st	Y, r24
     706:	8a e1       	ldi	r24, 0x1A	; 26
     708:	8a 95       	dec	r24
     70a:	f1 f7       	brne	.-4      	; 0x708 <softspi_read_bit+0x34>
     70c:	00 c0       	rjmp	.+0      	; 0x70e <softspi_read_bit+0x3a>
    _delay_us(5);

}
     70e:	df 91       	pop	r29
     710:	cf 91       	pop	r28
     712:	1f 91       	pop	r17
     714:	08 95       	ret

00000716 <softspi_read_uint8>:

uint8_t softspi_read_uint8(void)
{
     716:	cf 93       	push	r28
     718:	df 93       	push	r29
     71a:	1f 92       	push	r1
     71c:	cd b7       	in	r28, 0x3d	; 61
     71e:	de b7       	in	r29, 0x3e	; 62
    /* receive msb first, sample at clock rising edge */

    /* must be initialized to 0 */
    uint8_t x = 0;
     720:	19 82       	std	Y+1, r1	; 0x01

    SOFTSPI_MISO_PORT &= ~SOFTSPI_MOSI_BIT;
     722:	eb e0       	ldi	r30, 0x0B	; 11
     724:	f1 e0       	ldi	r31, 0x01	; 1
     726:	80 81       	ld	r24, Z
     728:	8d 7f       	andi	r24, 0xFD	; 253
     72a:	80 83       	st	Z, r24
    softspi_read_bit(&x, 7);
     72c:	67 e0       	ldi	r22, 0x07	; 7
     72e:	ce 01       	movw	r24, r28
     730:	01 96       	adiw	r24, 0x01	; 1
     732:	d0 df       	rcall	.-96     	; 0x6d4 <softspi_read_bit>
    softspi_read_bit(&x, 6);
     734:	66 e0       	ldi	r22, 0x06	; 6
     736:	ce 01       	movw	r24, r28
     738:	01 96       	adiw	r24, 0x01	; 1
     73a:	cc df       	rcall	.-104    	; 0x6d4 <softspi_read_bit>
    softspi_read_bit(&x, 5);
     73c:	65 e0       	ldi	r22, 0x05	; 5
     73e:	ce 01       	movw	r24, r28
     740:	01 96       	adiw	r24, 0x01	; 1
     742:	c8 df       	rcall	.-112    	; 0x6d4 <softspi_read_bit>
    softspi_read_bit(&x, 4);
     744:	64 e0       	ldi	r22, 0x04	; 4
     746:	ce 01       	movw	r24, r28
     748:	01 96       	adiw	r24, 0x01	; 1
     74a:	c4 df       	rcall	.-120    	; 0x6d4 <softspi_read_bit>
    softspi_read_bit(&x, 3);
     74c:	63 e0       	ldi	r22, 0x03	; 3
     74e:	ce 01       	movw	r24, r28
     750:	01 96       	adiw	r24, 0x01	; 1
     752:	c0 df       	rcall	.-128    	; 0x6d4 <softspi_read_bit>
    softspi_read_bit(&x, 2);
     754:	62 e0       	ldi	r22, 0x02	; 2
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	bc df       	rcall	.-136    	; 0x6d4 <softspi_read_bit>
    softspi_read_bit(&x, 1);
     75c:	61 e0       	ldi	r22, 0x01	; 1
     75e:	ce 01       	movw	r24, r28
     760:	01 96       	adiw	r24, 0x01	; 1
     762:	b8 df       	rcall	.-144    	; 0x6d4 <softspi_read_bit>
    softspi_read_bit(&x, 0);
     764:	60 e0       	ldi	r22, 0x00	; 0
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	b4 df       	rcall	.-152    	; 0x6d4 <softspi_read_bit>
     76c:	89 81       	ldd	r24, Y+1	; 0x01

    return x;
}
     76e:	0f 90       	pop	r0
     770:	df 91       	pop	r29
     772:	cf 91       	pop	r28
     774:	08 95       	ret

00000776 <SPI_init>:
     776:	8f e5       	ldi	r24, 0x5F	; 95
	SPDR = 0x00;
	while(!(SPSR & (1<<SPIF)));
	data = SPDR;
	// Return data register
	return data;
}
     778:	8c bd       	out	0x2c, r24	; 44
     77a:	1d bc       	out	0x2d, r1	; 45
     77c:	28 9a       	sbi	0x05, 0	; 5
     77e:	e2 e0       	ldi	r30, 0x02	; 2
     780:	f1 e0       	ldi	r31, 0x01	; 1
     782:	80 81       	ld	r24, Z
     784:	80 64       	ori	r24, 0x40	; 64
     786:	80 83       	st	Z, r24
     788:	08 95       	ret

0000078a <spi_transmit_IT>:
     78a:	66 23       	and	r22, r22
     78c:	61 f0       	breq	.+24     	; 0x7a6 <spi_transmit_IT+0x1c>
     78e:	fc 01       	movw	r30, r24
     790:	9c 01       	movw	r18, r24
     792:	26 0f       	add	r18, r22
     794:	31 1d       	adc	r19, r1
     796:	91 91       	ld	r25, Z+
     798:	9e bd       	out	0x2e, r25	; 46
     79a:	0d b4       	in	r0, 0x2d	; 45
     79c:	07 fe       	sbrs	r0, 7
     79e:	fd cf       	rjmp	.-6      	; 0x79a <spi_transmit_IT+0x10>
     7a0:	e2 17       	cp	r30, r18
     7a2:	f3 07       	cpc	r31, r19
     7a4:	c1 f7       	brne	.-16     	; 0x796 <spi_transmit_IT+0xc>
     7a6:	08 95       	ret

000007a8 <enable_Slave>:

void enable_Slave(uint8_t Slave)
{
	switch (Slave)
     7a8:	88 23       	and	r24, r24
     7aa:	19 f0       	breq	.+6      	; 0x7b2 <enable_Slave+0xa>
     7ac:	81 30       	cpi	r24, 0x01	; 1
     7ae:	19 f0       	breq	.+6      	; 0x7b6 <enable_Slave+0xe>
     7b0:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT &= ~SPI_CS_TMC4671_BIT;
     7b2:	28 98       	cbi	0x05, 0	; 5
		break;
     7b4:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT &= ~SPI_CS_TMC6200_BIT;
     7b6:	e2 e0       	ldi	r30, 0x02	; 2
     7b8:	f1 e0       	ldi	r31, 0x01	; 1
     7ba:	80 81       	ld	r24, Z
     7bc:	8f 7b       	andi	r24, 0xBF	; 191
     7be:	80 83       	st	Z, r24
     7c0:	08 95       	ret

000007c2 <disable_Slave>:
	}
}

void disable_Slave(uint8_t Slave)
{
	switch (Slave)
     7c2:	88 23       	and	r24, r24
     7c4:	19 f0       	breq	.+6      	; 0x7cc <disable_Slave+0xa>
     7c6:	81 30       	cpi	r24, 0x01	; 1
     7c8:	19 f0       	breq	.+6      	; 0x7d0 <disable_Slave+0xe>
     7ca:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT |= SPI_CS_TMC4671_BIT;
     7cc:	28 9a       	sbi	0x05, 0	; 5
		break;
     7ce:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT |= SPI_CS_TMC6200_BIT;
     7d0:	e2 e0       	ldi	r30, 0x02	; 2
     7d2:	f1 e0       	ldi	r31, 0x01	; 1
     7d4:	80 81       	ld	r24, Z
     7d6:	80 64       	ori	r24, 0x40	; 64
     7d8:	80 83       	st	Z, r24
     7da:	08 95       	ret

000007dc <tmc40bit_writeInt>:
    tmc40bit_writeInt(motor, address, value);
}

void tmc4671_writeInt(unsigned int motor, unsigned char address, unsigned long value)
{
    tmc40bit_writeInt(motor, address, value);
     7dc:	cf 92       	push	r12
     7de:	df 92       	push	r13
     7e0:	ef 92       	push	r14
     7e2:	ff 92       	push	r15
     7e4:	0f 93       	push	r16
     7e6:	1f 93       	push	r17
     7e8:	cf 93       	push	r28
     7ea:	df 93       	push	r29
     7ec:	cd b7       	in	r28, 0x3d	; 61
     7ee:	de b7       	in	r29, 0x3e	; 62
     7f0:	2b 97       	sbiw	r28, 0x0b	; 11
     7f2:	0f b6       	in	r0, 0x3f	; 63
     7f4:	f8 94       	cli
     7f6:	de bf       	out	0x3e, r29	; 62
     7f8:	0f be       	out	0x3f, r0	; 63
     7fa:	cd bf       	out	0x3d, r28	; 61
     7fc:	fe 01       	movw	r30, r28
     7fe:	31 96       	adiw	r30, 0x01	; 1
     800:	76 e0       	ldi	r23, 0x06	; 6
     802:	df 01       	movw	r26, r30
     804:	1d 92       	st	X+, r1
     806:	7a 95       	dec	r23
     808:	e9 f7       	brne	.-6      	; 0x804 <tmc40bit_writeInt+0x28>
     80a:	60 68       	ori	r22, 0x80	; 128
     80c:	69 83       	std	Y+1, r22	; 0x01
     80e:	5a 83       	std	Y+2, r21	; 0x02
     810:	4b 83       	std	Y+3, r20	; 0x03
     812:	3c 83       	std	Y+4, r19	; 0x04
     814:	2d 83       	std	Y+5, r18	; 0x05
     816:	01 97       	sbiw	r24, 0x01	; 1
     818:	09 f0       	breq	.+2      	; 0x81c <tmc40bit_writeInt+0x40>
     81a:	46 c0       	rjmp	.+140    	; 0x8a8 <tmc40bit_writeInt+0xcc>
     81c:	36 96       	adiw	r30, 0x06	; 6
     81e:	85 e0       	ldi	r24, 0x05	; 5
     820:	df 01       	movw	r26, r30
     822:	1d 92       	st	X+, r1
     824:	8a 95       	dec	r24
     826:	e9 f7       	brne	.-6      	; 0x822 <tmc40bit_writeInt+0x46>
     828:	80 e4       	ldi	r24, 0x40	; 64
     82a:	92 e0       	ldi	r25, 0x02	; 2
     82c:	e3 d3       	rcall	.+1990   	; 0xff4 <Uart_Transmit_IT_PC>
     82e:	fe 01       	movw	r30, r28
     830:	31 96       	adiw	r30, 0x01	; 1
     832:	6f 01       	movw	r12, r30
     834:	00 e0       	ldi	r16, 0x00	; 0
     836:	10 e0       	ldi	r17, 0x00	; 0
     838:	d6 01       	movw	r26, r12
     83a:	fd 90       	ld	r15, X+
     83c:	6d 01       	movw	r12, r26
     83e:	f1 10       	cpse	r15, r1
     840:	04 c0       	rjmp	.+8      	; 0x84a <tmc40bit_writeInt+0x6e>
     842:	85 e5       	ldi	r24, 0x55	; 85
     844:	92 e0       	ldi	r25, 0x02	; 2
     846:	d6 d3       	rcall	.+1964   	; 0xff4 <Uart_Transmit_IT_PC>
     848:	1b c0       	rjmp	.+54     	; 0x880 <tmc40bit_writeInt+0xa4>
     84a:	bf e0       	ldi	r27, 0x0F	; 15
     84c:	bf 15       	cp	r27, r15
     84e:	70 f0       	brcs	.+28     	; 0x86c <tmc40bit_writeInt+0x90>
     850:	86 e5       	ldi	r24, 0x56	; 86
     852:	92 e0       	ldi	r25, 0x02	; 2
     854:	cf d3       	rcall	.+1950   	; 0xff4 <Uart_Transmit_IT_PC>
     856:	40 e1       	ldi	r20, 0x10	; 16
     858:	be 01       	movw	r22, r28
     85a:	69 5f       	subi	r22, 0xF9	; 249
     85c:	7f 4f       	sbci	r23, 0xFF	; 255
     85e:	8f 2d       	mov	r24, r15
     860:	90 e0       	ldi	r25, 0x00	; 0
     862:	25 d5       	rcall	.+2634   	; 0x12ae <__itoa_ncheck>
     864:	ce 01       	movw	r24, r28
     866:	07 96       	adiw	r24, 0x07	; 7
     868:	c5 d3       	rcall	.+1930   	; 0xff4 <Uart_Transmit_IT_PC>
     86a:	0a c0       	rjmp	.+20     	; 0x880 <tmc40bit_writeInt+0xa4>
     86c:	40 e1       	ldi	r20, 0x10	; 16
     86e:	be 01       	movw	r22, r28
     870:	69 5f       	subi	r22, 0xF9	; 249
     872:	7f 4f       	sbci	r23, 0xFF	; 255
     874:	8f 2d       	mov	r24, r15
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	1a d5       	rcall	.+2612   	; 0x12ae <__itoa_ncheck>
     87a:	ce 01       	movw	r24, r28
     87c:	07 96       	adiw	r24, 0x07	; 7
     87e:	ba d3       	rcall	.+1908   	; 0xff4 <Uart_Transmit_IT_PC>
     880:	04 30       	cpi	r16, 0x04	; 4
     882:	11 05       	cpc	r17, r1
     884:	1c f4       	brge	.+6      	; 0x88c <tmc40bit_writeInt+0xb0>
     886:	88 e5       	ldi	r24, 0x58	; 88
     888:	92 e0       	ldi	r25, 0x02	; 2
     88a:	b4 d3       	rcall	.+1896   	; 0xff4 <Uart_Transmit_IT_PC>
     88c:	0f 5f       	subi	r16, 0xFF	; 255
     88e:	1f 4f       	sbci	r17, 0xFF	; 255
     890:	05 30       	cpi	r16, 0x05	; 5
     892:	11 05       	cpc	r17, r1
     894:	89 f6       	brne	.-94     	; 0x838 <tmc40bit_writeInt+0x5c>
     896:	ef e3       	ldi	r30, 0x3F	; 63
     898:	fc e9       	ldi	r31, 0x9C	; 156
     89a:	31 97       	sbiw	r30, 0x01	; 1
     89c:	f1 f7       	brne	.-4      	; 0x89a <tmc40bit_writeInt+0xbe>
     89e:	00 c0       	rjmp	.+0      	; 0x8a0 <tmc40bit_writeInt+0xc4>
     8a0:	00 00       	nop
     8a2:	81 e1       	ldi	r24, 0x11	; 17
     8a4:	92 e0       	ldi	r25, 0x02	; 2
     8a6:	a6 d3       	rcall	.+1868   	; 0xff4 <Uart_Transmit_IT_PC>
     8a8:	80 e0       	ldi	r24, 0x00	; 0
     8aa:	7e df       	rcall	.-260    	; 0x7a8 <enable_Slave>
     8ac:	8e 01       	movw	r16, r28
     8ae:	0f 5f       	subi	r16, 0xFF	; 255
     8b0:	1f 4f       	sbci	r17, 0xFF	; 255
     8b2:	7e 01       	movw	r14, r28
     8b4:	f6 e0       	ldi	r31, 0x06	; 6
     8b6:	ef 0e       	add	r14, r31
     8b8:	f1 1c       	adc	r15, r1
     8ba:	d8 01       	movw	r26, r16
     8bc:	8d 91       	ld	r24, X+
     8be:	8d 01       	movw	r16, r26
     8c0:	ee de       	rcall	.-548    	; 0x69e <softspi_write_uint8>
     8c2:	0e 15       	cp	r16, r14
     8c4:	1f 05       	cpc	r17, r15
     8c6:	c9 f7       	brne	.-14     	; 0x8ba <tmc40bit_writeInt+0xde>
     8c8:	80 e0       	ldi	r24, 0x00	; 0
     8ca:	7b df       	rcall	.-266    	; 0x7c2 <disable_Slave>
     8cc:	2b 96       	adiw	r28, 0x0b	; 11
     8ce:	0f b6       	in	r0, 0x3f	; 63
     8d0:	f8 94       	cli
     8d2:	de bf       	out	0x3e, r29	; 62
     8d4:	0f be       	out	0x3f, r0	; 63
     8d6:	cd bf       	out	0x3d, r28	; 61
     8d8:	df 91       	pop	r29
     8da:	cf 91       	pop	r28
     8dc:	1f 91       	pop	r17
     8de:	0f 91       	pop	r16
     8e0:	ff 90       	pop	r15
     8e2:	ef 90       	pop	r14
     8e4:	df 90       	pop	r13
     8e6:	cf 90       	pop	r12
     8e8:	08 95       	ret

000008ea <tmc40bit_readInt>:
     8ea:	5f 92       	push	r5
     8ec:	6f 92       	push	r6
     8ee:	7f 92       	push	r7
     8f0:	8f 92       	push	r8
     8f2:	9f 92       	push	r9
     8f4:	af 92       	push	r10
     8f6:	bf 92       	push	r11
     8f8:	cf 92       	push	r12
     8fa:	df 92       	push	r13
     8fc:	ef 92       	push	r14
     8fe:	ff 92       	push	r15
     900:	0f 93       	push	r16
     902:	1f 93       	push	r17
     904:	cf 93       	push	r28
     906:	df 93       	push	r29
     908:	cd b7       	in	r28, 0x3d	; 61
     90a:	de b7       	in	r29, 0x3e	; 62
     90c:	2b 97       	sbiw	r28, 0x0b	; 11
     90e:	0f b6       	in	r0, 0x3f	; 63
     910:	f8 94       	cli
     912:	de bf       	out	0x3e, r29	; 62
     914:	0f be       	out	0x3f, r0	; 63
     916:	cd bf       	out	0x3d, r28	; 61
     918:	8c 01       	movw	r16, r24
     91a:	fe 01       	movw	r30, r28
     91c:	31 96       	adiw	r30, 0x01	; 1
     91e:	86 e0       	ldi	r24, 0x06	; 6
     920:	df 01       	movw	r26, r30
     922:	1d 92       	st	X+, r1
     924:	8a 95       	dec	r24
     926:	e9 f7       	brne	.-6      	; 0x922 <tmc40bit_readInt+0x38>
     928:	6f 77       	andi	r22, 0x7F	; 127
     92a:	f6 2e       	mov	r15, r22
     92c:	69 83       	std	Y+1, r22	; 0x01
     92e:	80 e0       	ldi	r24, 0x00	; 0
     930:	3b df       	rcall	.-394    	; 0x7a8 <enable_Slave>
     932:	8f 2d       	mov	r24, r15
     934:	b4 de       	rcall	.-664    	; 0x69e <softspi_write_uint8>
     936:	7e 01       	movw	r14, r28
     938:	b2 e0       	ldi	r27, 0x02	; 2
     93a:	eb 0e       	add	r14, r27
     93c:	f1 1c       	adc	r15, r1
     93e:	6e 01       	movw	r12, r28
     940:	e6 e0       	ldi	r30, 0x06	; 6
     942:	ce 0e       	add	r12, r30
     944:	d1 1c       	adc	r13, r1
     946:	e7 de       	rcall	.-562    	; 0x716 <softspi_read_uint8>
     948:	d7 01       	movw	r26, r14
     94a:	8d 93       	st	X+, r24
     94c:	7d 01       	movw	r14, r26
     94e:	ac 15       	cp	r26, r12
     950:	bd 05       	cpc	r27, r13
     952:	c9 f7       	brne	.-14     	; 0x946 <tmc40bit_readInt+0x5c>
     954:	80 e0       	ldi	r24, 0x00	; 0
     956:	35 df       	rcall	.-406    	; 0x7c2 <disable_Slave>
     958:	8a 80       	ldd	r8, Y+2	; 0x02
     95a:	91 2c       	mov	r9, r1
     95c:	a1 2c       	mov	r10, r1
     95e:	b1 2c       	mov	r11, r1
     960:	ba 2c       	mov	r11, r10
     962:	a9 2c       	mov	r10, r9
     964:	98 2c       	mov	r9, r8
     966:	88 24       	eor	r8, r8
     968:	8b 81       	ldd	r24, Y+3	; 0x03
     96a:	88 2a       	or	r8, r24
     96c:	ba 2c       	mov	r11, r10
     96e:	a9 2c       	mov	r10, r9
     970:	98 2c       	mov	r9, r8
     972:	88 24       	eor	r8, r8
     974:	8c 81       	ldd	r24, Y+4	; 0x04
     976:	88 2a       	or	r8, r24
     978:	ba 2c       	mov	r11, r10
     97a:	a9 2c       	mov	r10, r9
     97c:	98 2c       	mov	r9, r8
     97e:	88 24       	eor	r8, r8
     980:	8d 81       	ldd	r24, Y+5	; 0x05
     982:	88 2a       	or	r8, r24
     984:	01 30       	cpi	r16, 0x01	; 1
     986:	11 05       	cpc	r17, r1
     988:	09 f0       	breq	.+2      	; 0x98c <tmc40bit_readInt+0xa2>
     98a:	4c c0       	rjmp	.+152    	; 0xa24 <tmc40bit_readInt+0x13a>
     98c:	8a e5       	ldi	r24, 0x5A	; 90
     98e:	92 e0       	ldi	r25, 0x02	; 2
     990:	31 d3       	rcall	.+1634   	; 0xff4 <Uart_Transmit_IT_PC>
     992:	fe 01       	movw	r30, r28
     994:	31 96       	adiw	r30, 0x01	; 1
     996:	6f 01       	movw	r12, r30
     998:	00 e0       	ldi	r16, 0x00	; 0
     99a:	10 e0       	ldi	r17, 0x00	; 0
     99c:	0f 2e       	mov	r0, r31
     99e:	f5 e0       	ldi	r31, 0x05	; 5
     9a0:	5f 2e       	mov	r5, r31
     9a2:	f0 2d       	mov	r31, r0
     9a4:	7e 01       	movw	r14, r28
     9a6:	f7 e0       	ldi	r31, 0x07	; 7
     9a8:	ef 0e       	add	r14, r31
     9aa:	f1 1c       	adc	r15, r1
     9ac:	0f 2e       	mov	r0, r31
     9ae:	f0 e3       	ldi	r31, 0x30	; 48
     9b0:	6f 2e       	mov	r6, r31
     9b2:	f0 2d       	mov	r31, r0
     9b4:	d7 01       	movw	r26, r14
     9b6:	e5 2d       	mov	r30, r5
     9b8:	1d 92       	st	X+, r1
     9ba:	ea 95       	dec	r30
     9bc:	e9 f7       	brne	.-6      	; 0x9b8 <tmc40bit_readInt+0xce>
     9be:	6f 82       	std	Y+7, r6	; 0x07
     9c0:	d6 01       	movw	r26, r12
     9c2:	7d 90       	ld	r7, X+
     9c4:	6d 01       	movw	r12, r26
     9c6:	71 10       	cpse	r7, r1
     9c8:	04 c0       	rjmp	.+8      	; 0x9d2 <tmc40bit_readInt+0xe8>
     9ca:	85 e5       	ldi	r24, 0x55	; 85
     9cc:	92 e0       	ldi	r25, 0x02	; 2
     9ce:	12 d3       	rcall	.+1572   	; 0xff4 <Uart_Transmit_IT_PC>
     9d0:	15 c0       	rjmp	.+42     	; 0x9fc <tmc40bit_readInt+0x112>
     9d2:	bf e0       	ldi	r27, 0x0F	; 15
     9d4:	b7 15       	cp	r27, r7
     9d6:	58 f0       	brcs	.+22     	; 0x9ee <tmc40bit_readInt+0x104>
     9d8:	86 e5       	ldi	r24, 0x56	; 86
     9da:	92 e0       	ldi	r25, 0x02	; 2
     9dc:	0b d3       	rcall	.+1558   	; 0xff4 <Uart_Transmit_IT_PC>
     9de:	40 e1       	ldi	r20, 0x10	; 16
     9e0:	b7 01       	movw	r22, r14
     9e2:	87 2d       	mov	r24, r7
     9e4:	90 e0       	ldi	r25, 0x00	; 0
     9e6:	63 d4       	rcall	.+2246   	; 0x12ae <__itoa_ncheck>
     9e8:	c7 01       	movw	r24, r14
     9ea:	04 d3       	rcall	.+1544   	; 0xff4 <Uart_Transmit_IT_PC>
     9ec:	07 c0       	rjmp	.+14     	; 0x9fc <tmc40bit_readInt+0x112>
     9ee:	40 e1       	ldi	r20, 0x10	; 16
     9f0:	b7 01       	movw	r22, r14
     9f2:	87 2d       	mov	r24, r7
     9f4:	90 e0       	ldi	r25, 0x00	; 0
     9f6:	5b d4       	rcall	.+2230   	; 0x12ae <__itoa_ncheck>
     9f8:	c7 01       	movw	r24, r14
     9fa:	fc d2       	rcall	.+1528   	; 0xff4 <Uart_Transmit_IT_PC>
     9fc:	04 30       	cpi	r16, 0x04	; 4
     9fe:	11 05       	cpc	r17, r1
     a00:	1c f4       	brge	.+6      	; 0xa08 <tmc40bit_readInt+0x11e>
     a02:	88 e5       	ldi	r24, 0x58	; 88
     a04:	92 e0       	ldi	r25, 0x02	; 2
     a06:	f6 d2       	rcall	.+1516   	; 0xff4 <Uart_Transmit_IT_PC>
     a08:	0f 5f       	subi	r16, 0xFF	; 255
     a0a:	1f 4f       	sbci	r17, 0xFF	; 255
     a0c:	05 30       	cpi	r16, 0x05	; 5
     a0e:	11 05       	cpc	r17, r1
     a10:	89 f6       	brne	.-94     	; 0x9b4 <tmc40bit_readInt+0xca>
     a12:	ef e3       	ldi	r30, 0x3F	; 63
     a14:	fc e9       	ldi	r31, 0x9C	; 156
     a16:	31 97       	sbiw	r30, 0x01	; 1
     a18:	f1 f7       	brne	.-4      	; 0xa16 <tmc40bit_readInt+0x12c>
     a1a:	00 c0       	rjmp	.+0      	; 0xa1c <tmc40bit_readInt+0x132>
     a1c:	00 00       	nop
     a1e:	81 e1       	ldi	r24, 0x11	; 17
     a20:	92 e0       	ldi	r25, 0x02	; 2
     a22:	e8 d2       	rcall	.+1488   	; 0xff4 <Uart_Transmit_IT_PC>
     a24:	c5 01       	movw	r24, r10
     a26:	b4 01       	movw	r22, r8
     a28:	2b 96       	adiw	r28, 0x0b	; 11
     a2a:	0f b6       	in	r0, 0x3f	; 63
     a2c:	f8 94       	cli
     a2e:	de bf       	out	0x3e, r29	; 62
     a30:	0f be       	out	0x3f, r0	; 63
     a32:	cd bf       	out	0x3d, r28	; 61
     a34:	df 91       	pop	r29
     a36:	cf 91       	pop	r28
     a38:	1f 91       	pop	r17
     a3a:	0f 91       	pop	r16
     a3c:	ff 90       	pop	r15
     a3e:	ef 90       	pop	r14
     a40:	df 90       	pop	r13
     a42:	cf 90       	pop	r12
     a44:	bf 90       	pop	r11
     a46:	af 90       	pop	r10
     a48:	9f 90       	pop	r9
     a4a:	8f 90       	pop	r8
     a4c:	7f 90       	pop	r7
     a4e:	6f 90       	pop	r6
     a50:	5f 90       	pop	r5
     a52:	08 95       	ret

00000a54 <tmc4671_readInt>:
     a54:	4a cf       	rjmp	.-364    	; 0x8ea <tmc40bit_readInt>
     a56:	08 95       	ret

00000a58 <encoder_testdrive>:
     a58:	28 e0       	ldi	r18, 0x08	; 8
     a5a:	30 e0       	ldi	r19, 0x00	; 0
     a5c:	40 e0       	ldi	r20, 0x00	; 0
     a5e:	50 e0       	ldi	r21, 0x00	; 0
     a60:	63 e6       	ldi	r22, 0x63	; 99
     a62:	80 e0       	ldi	r24, 0x00	; 0
     a64:	90 e0       	ldi	r25, 0x00	; 0
     a66:	ba de       	rcall	.-652    	; 0x7dc <tmc40bit_writeInt>
     a68:	20 e0       	ldi	r18, 0x00	; 0
     a6a:	30 e0       	ldi	r19, 0x00	; 0
     a6c:	a9 01       	movw	r20, r18
     a6e:	69 e2       	ldi	r22, 0x29	; 41
     a70:	80 e0       	ldi	r24, 0x00	; 0
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	b3 de       	rcall	.-666    	; 0x7dc <tmc40bit_writeInt>
     a76:	21 e0       	ldi	r18, 0x01	; 1
     a78:	30 e0       	ldi	r19, 0x00	; 0
     a7a:	40 e0       	ldi	r20, 0x00	; 0
     a7c:	50 e0       	ldi	r21, 0x00	; 0
     a7e:	62 e5       	ldi	r22, 0x52	; 82
     a80:	80 e0       	ldi	r24, 0x00	; 0
     a82:	90 e0       	ldi	r25, 0x00	; 0
     a84:	ab de       	rcall	.-682    	; 0x7dc <tmc40bit_writeInt>
     a86:	20 e0       	ldi	r18, 0x00	; 0
     a88:	30 e0       	ldi	r19, 0x00	; 0
     a8a:	a9 01       	movw	r20, r18
     a8c:	6c e1       	ldi	r22, 0x1C	; 28
     a8e:	80 e0       	ldi	r24, 0x00	; 0
     a90:	90 e0       	ldi	r25, 0x00	; 0
     a92:	a4 de       	rcall	.-696    	; 0x7dc <tmc40bit_writeInt>
     a94:	20 ed       	ldi	r18, 0xD0	; 208
     a96:	37 e0       	ldi	r19, 0x07	; 7
     a98:	40 e0       	ldi	r20, 0x00	; 0
     a9a:	50 e0       	ldi	r21, 0x00	; 0
     a9c:	64 e2       	ldi	r22, 0x24	; 36
     a9e:	80 e0       	ldi	r24, 0x00	; 0
     aa0:	90 e0       	ldi	r25, 0x00	; 0
     aa2:	9c de       	rcall	.-712    	; 0x7dc <tmc40bit_writeInt>
     aa4:	2f ef       	ldi	r18, 0xFF	; 255
     aa6:	83 ed       	ldi	r24, 0xD3	; 211
     aa8:	90 e3       	ldi	r25, 0x30	; 48
     aaa:	21 50       	subi	r18, 0x01	; 1
     aac:	80 40       	sbci	r24, 0x00	; 0
     aae:	90 40       	sbci	r25, 0x00	; 0
     ab0:	e1 f7       	brne	.-8      	; 0xaaa <encoder_testdrive+0x52>
     ab2:	00 c0       	rjmp	.+0      	; 0xab4 <encoder_testdrive+0x5c>
     ab4:	00 00       	nop
     ab6:	20 e0       	ldi	r18, 0x00	; 0
     ab8:	30 e0       	ldi	r19, 0x00	; 0
     aba:	a9 01       	movw	r20, r18
     abc:	67 e2       	ldi	r22, 0x27	; 39
     abe:	80 e0       	ldi	r24, 0x00	; 0
     ac0:	90 e0       	ldi	r25, 0x00	; 0
     ac2:	8c de       	rcall	.-744    	; 0x7dc <tmc40bit_writeInt>
     ac4:	23 e0       	ldi	r18, 0x03	; 3
     ac6:	30 e0       	ldi	r19, 0x00	; 0
     ac8:	40 e0       	ldi	r20, 0x00	; 0
     aca:	50 e0       	ldi	r21, 0x00	; 0
     acc:	62 e5       	ldi	r22, 0x52	; 82
     ace:	80 e0       	ldi	r24, 0x00	; 0
     ad0:	90 e0       	ldi	r25, 0x00	; 0
     ad2:	84 de       	rcall	.-760    	; 0x7dc <tmc40bit_writeInt>
     ad4:	29 e0       	ldi	r18, 0x09	; 9
     ad6:	30 e0       	ldi	r19, 0x00	; 0
     ad8:	40 e0       	ldi	r20, 0x00	; 0
     ada:	50 e0       	ldi	r21, 0x00	; 0
     adc:	60 e5       	ldi	r22, 0x50	; 80
     ade:	80 e0       	ldi	r24, 0x00	; 0
     ae0:	90 e0       	ldi	r25, 0x00	; 0
     ae2:	7c de       	rcall	.-776    	; 0x7dc <tmc40bit_writeInt>
     ae4:	21 e0       	ldi	r18, 0x01	; 1
     ae6:	30 e0       	ldi	r19, 0x00	; 0
     ae8:	40 e0       	ldi	r20, 0x00	; 0
     aea:	50 e0       	ldi	r21, 0x00	; 0
     aec:	63 e6       	ldi	r22, 0x63	; 99
     aee:	80 e0       	ldi	r24, 0x00	; 0
     af0:	90 e0       	ldi	r25, 0x00	; 0
     af2:	74 de       	rcall	.-792    	; 0x7dc <tmc40bit_writeInt>
     af4:	23 e0       	ldi	r18, 0x03	; 3
     af6:	30 e0       	ldi	r19, 0x00	; 0
     af8:	40 e0       	ldi	r20, 0x00	; 0
     afa:	50 e0       	ldi	r21, 0x00	; 0
     afc:	62 e5       	ldi	r22, 0x52	; 82
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	6c de       	rcall	.-808    	; 0x7dc <tmc40bit_writeInt>
     b04:	29 e0       	ldi	r18, 0x09	; 9
     b06:	30 e0       	ldi	r19, 0x00	; 0
     b08:	40 e0       	ldi	r20, 0x00	; 0
     b0a:	50 e0       	ldi	r21, 0x00	; 0
     b0c:	60 e5       	ldi	r22, 0x50	; 80
     b0e:	80 e0       	ldi	r24, 0x00	; 0
     b10:	90 e0       	ldi	r25, 0x00	; 0
     b12:	64 de       	rcall	.-824    	; 0x7dc <tmc40bit_writeInt>
     b14:	21 e0       	ldi	r18, 0x01	; 1
     b16:	30 e0       	ldi	r19, 0x00	; 0
     b18:	40 e0       	ldi	r20, 0x00	; 0
     b1a:	50 e0       	ldi	r21, 0x00	; 0
     b1c:	63 e6       	ldi	r22, 0x63	; 99
     b1e:	80 e0       	ldi	r24, 0x00	; 0
     b20:	90 e0       	ldi	r25, 0x00	; 0
     b22:	5c de       	rcall	.-840    	; 0x7dc <tmc40bit_writeInt>
     b24:	20 e0       	ldi	r18, 0x00	; 0
     b26:	30 e0       	ldi	r19, 0x00	; 0
     b28:	48 ee       	ldi	r20, 0xE8	; 232
     b2a:	53 e0       	ldi	r21, 0x03	; 3
     b2c:	64 e6       	ldi	r22, 0x64	; 100
     b2e:	80 e0       	ldi	r24, 0x00	; 0
     b30:	90 e0       	ldi	r25, 0x00	; 0
     b32:	54 de       	rcall	.-856    	; 0x7dc <tmc40bit_writeInt>
     b34:	2f ef       	ldi	r18, 0xFF	; 255
     b36:	8b e7       	ldi	r24, 0x7B	; 123
     b38:	92 e9       	ldi	r25, 0x92	; 146
     b3a:	21 50       	subi	r18, 0x01	; 1
     b3c:	80 40       	sbci	r24, 0x00	; 0
     b3e:	90 40       	sbci	r25, 0x00	; 0
     b40:	e1 f7       	brne	.-8      	; 0xb3a <encoder_testdrive+0xe2>
     b42:	00 c0       	rjmp	.+0      	; 0xb44 <encoder_testdrive+0xec>
     b44:	00 00       	nop
     b46:	20 e0       	ldi	r18, 0x00	; 0
     b48:	30 e0       	ldi	r19, 0x00	; 0
     b4a:	48 e1       	ldi	r20, 0x18	; 24
     b4c:	5c ef       	ldi	r21, 0xFC	; 252
     b4e:	64 e6       	ldi	r22, 0x64	; 100
     b50:	80 e0       	ldi	r24, 0x00	; 0
     b52:	90 e0       	ldi	r25, 0x00	; 0
     b54:	43 de       	rcall	.-890    	; 0x7dc <tmc40bit_writeInt>
     b56:	2f ef       	ldi	r18, 0xFF	; 255
     b58:	8b e7       	ldi	r24, 0x7B	; 123
     b5a:	92 e9       	ldi	r25, 0x92	; 146
     b5c:	21 50       	subi	r18, 0x01	; 1
     b5e:	80 40       	sbci	r24, 0x00	; 0
     b60:	90 40       	sbci	r25, 0x00	; 0
     b62:	e1 f7       	brne	.-8      	; 0xb5c <encoder_testdrive+0x104>
     b64:	00 c0       	rjmp	.+0      	; 0xb66 <encoder_testdrive+0x10e>
     b66:	00 00       	nop
     b68:	20 e0       	ldi	r18, 0x00	; 0
     b6a:	30 e0       	ldi	r19, 0x00	; 0
     b6c:	a9 01       	movw	r20, r18
     b6e:	64 e6       	ldi	r22, 0x64	; 100
     b70:	80 e0       	ldi	r24, 0x00	; 0
     b72:	90 e0       	ldi	r25, 0x00	; 0
     b74:	33 ce       	rjmp	.-922    	; 0x7dc <tmc40bit_writeInt>
     b76:	08 95       	ret

00000b78 <tmc4671_switchToMotionMode>:
     b78:	1f 93       	push	r17
     b7a:	cf 93       	push	r28
     b7c:	df 93       	push	r29
     b7e:	16 2f       	mov	r17, r22
     b80:	c8 2f       	mov	r28, r24
     b82:	d0 e0       	ldi	r29, 0x00	; 0
     b84:	63 e6       	ldi	r22, 0x63	; 99
     b86:	ce 01       	movw	r24, r28
     b88:	65 df       	rcall	.-310    	; 0xa54 <tmc4671_readInt>
     b8a:	dc 01       	movw	r26, r24
     b8c:	cb 01       	movw	r24, r22
     b8e:	88 27       	eor	r24, r24
     b90:	9c 01       	movw	r18, r24
     b92:	ad 01       	movw	r20, r26
     b94:	21 2b       	or	r18, r17
     b96:	63 e6       	ldi	r22, 0x63	; 99
     b98:	ce 01       	movw	r24, r28
     b9a:	20 de       	rcall	.-960    	; 0x7dc <tmc40bit_writeInt>
     b9c:	df 91       	pop	r29
     b9e:	cf 91       	pop	r28
     ba0:	1f 91       	pop	r17
     ba2:	08 95       	ret

00000ba4 <tmc4671_setAbsolutTargetPosition>:
     ba4:	cf 92       	push	r12
     ba6:	df 92       	push	r13
     ba8:	ef 92       	push	r14
     baa:	ff 92       	push	r15
     bac:	cf 93       	push	r28
     bae:	c8 2f       	mov	r28, r24
     bb0:	6a 01       	movw	r12, r20
     bb2:	7b 01       	movw	r14, r22
     bb4:	63 e0       	ldi	r22, 0x03	; 3
     bb6:	e0 df       	rcall	.-64     	; 0xb78 <tmc4671_switchToMotionMode>
     bb8:	a7 01       	movw	r20, r14
     bba:	96 01       	movw	r18, r12
     bbc:	68 e6       	ldi	r22, 0x68	; 104
     bbe:	8c 2f       	mov	r24, r28
     bc0:	90 e0       	ldi	r25, 0x00	; 0
     bc2:	0c de       	rcall	.-1000   	; 0x7dc <tmc40bit_writeInt>
     bc4:	cf 91       	pop	r28
     bc6:	ff 90       	pop	r15
     bc8:	ef 90       	pop	r14
     bca:	df 90       	pop	r13
     bcc:	cf 90       	pop	r12
     bce:	08 95       	ret

00000bd0 <initTMC4671_Encoder>:
     bd0:	20 e0       	ldi	r18, 0x00	; 0
     bd2:	30 e0       	ldi	r19, 0x00	; 0
     bd4:	a9 01       	movw	r20, r18
     bd6:	67 e1       	ldi	r22, 0x17	; 23
     bd8:	81 e0       	ldi	r24, 0x01	; 1
     bda:	90 e0       	ldi	r25, 0x00	; 0
     bdc:	ff dd       	rcall	.-1026   	; 0x7dc <tmc40bit_writeInt>
     bde:	23 e0       	ldi	r18, 0x03	; 3
     be0:	30 e0       	ldi	r19, 0x00	; 0
     be2:	a9 01       	movw	r20, r18
     be4:	6b e1       	ldi	r22, 0x1B	; 27
     be6:	81 e0       	ldi	r24, 0x01	; 1
     be8:	90 e0       	ldi	r25, 0x00	; 0
     bea:	f8 dd       	rcall	.-1040   	; 0x7dc <tmc40bit_writeInt>
     bec:	2f e9       	ldi	r18, 0x9F	; 159
     bee:	3f e0       	ldi	r19, 0x0F	; 15
     bf0:	40 e0       	ldi	r20, 0x00	; 0
     bf2:	50 e0       	ldi	r21, 0x00	; 0
     bf4:	68 e1       	ldi	r22, 0x18	; 24
     bf6:	81 e0       	ldi	r24, 0x01	; 1
     bf8:	90 e0       	ldi	r25, 0x00	; 0
     bfa:	f0 dd       	rcall	.-1056   	; 0x7dc <tmc40bit_writeInt>
     bfc:	29 e1       	ldi	r18, 0x19	; 25
     bfe:	39 e1       	ldi	r19, 0x19	; 25
     c00:	40 e0       	ldi	r20, 0x00	; 0
     c02:	50 e0       	ldi	r21, 0x00	; 0
     c04:	69 e1       	ldi	r22, 0x19	; 25
     c06:	81 e0       	ldi	r24, 0x01	; 1
     c08:	90 e0       	ldi	r25, 0x00	; 0
     c0a:	e8 dd       	rcall	.-1072   	; 0x7dc <tmc40bit_writeInt>
     c0c:	27 e0       	ldi	r18, 0x07	; 7
     c0e:	30 e0       	ldi	r19, 0x00	; 0
     c10:	40 e0       	ldi	r20, 0x00	; 0
     c12:	50 e0       	ldi	r21, 0x00	; 0
     c14:	6a e1       	ldi	r22, 0x1A	; 26
     c16:	81 e0       	ldi	r24, 0x01	; 1
     c18:	90 e0       	ldi	r25, 0x00	; 0
     c1a:	e0 dd       	rcall	.-1088   	; 0x7dc <tmc40bit_writeInt>
     c1c:	2f ef       	ldi	r18, 0xFF	; 255
     c1e:	81 ee       	ldi	r24, 0xE1	; 225
     c20:	94 e0       	ldi	r25, 0x04	; 4
     c22:	21 50       	subi	r18, 0x01	; 1
     c24:	80 40       	sbci	r24, 0x00	; 0
     c26:	90 40       	sbci	r25, 0x00	; 0
     c28:	e1 f7       	brne	.-8      	; 0xc22 <initTMC4671_Encoder+0x52>
     c2a:	00 c0       	rjmp	.+0      	; 0xc2c <initTMC4671_Encoder+0x5c>
     c2c:	00 00       	nop
     c2e:	20 e0       	ldi	r18, 0x00	; 0
     c30:	31 e0       	ldi	r19, 0x01	; 1
     c32:	40 e0       	ldi	r20, 0x00	; 0
     c34:	54 e2       	ldi	r21, 0x24	; 36
     c36:	6a e0       	ldi	r22, 0x0A	; 10
     c38:	81 e0       	ldi	r24, 0x01	; 1
     c3a:	90 e0       	ldi	r25, 0x00	; 0
     c3c:	cf dd       	rcall	.-1122   	; 0x7dc <tmc40bit_writeInt>
     c3e:	20 e1       	ldi	r18, 0x10	; 16
     c40:	30 e0       	ldi	r19, 0x00	; 0
     c42:	a9 01       	movw	r20, r18
     c44:	64 e0       	ldi	r22, 0x04	; 4
     c46:	81 e0       	ldi	r24, 0x01	; 1
     c48:	90 e0       	ldi	r25, 0x00	; 0
     c4a:	c8 dd       	rcall	.-1136   	; 0x7dc <tmc40bit_writeInt>
     c4c:	20 e0       	ldi	r18, 0x00	; 0
     c4e:	30 e0       	ldi	r19, 0x00	; 0
     c50:	40 e0       	ldi	r20, 0x00	; 0
     c52:	50 e2       	ldi	r21, 0x20	; 32
     c54:	65 e0       	ldi	r22, 0x05	; 5
     c56:	81 e0       	ldi	r24, 0x01	; 1
     c58:	90 e0       	ldi	r25, 0x00	; 0
     c5a:	c0 dd       	rcall	.-1152   	; 0x7dc <tmc40bit_writeInt>
     c5c:	20 e0       	ldi	r18, 0x00	; 0
     c5e:	30 e0       	ldi	r19, 0x00	; 0
     c60:	a9 01       	movw	r20, r18
     c62:	66 e0       	ldi	r22, 0x06	; 6
     c64:	81 e0       	ldi	r24, 0x01	; 1
     c66:	90 e0       	ldi	r25, 0x00	; 0
     c68:	b9 dd       	rcall	.-1166   	; 0x7dc <tmc40bit_writeInt>
     c6a:	2e e4       	ldi	r18, 0x4E	; 78
     c6c:	31 e0       	ldi	r19, 0x01	; 1
     c6e:	a9 01       	movw	r20, r18
     c70:	67 e0       	ldi	r22, 0x07	; 7
     c72:	81 e0       	ldi	r24, 0x01	; 1
     c74:	90 e0       	ldi	r25, 0x00	; 0
     c76:	b2 dd       	rcall	.-1180   	; 0x7dc <tmc40bit_writeInt>
     c78:	2e e2       	ldi	r18, 0x2E	; 46
     c7a:	31 e8       	ldi	r19, 0x81	; 129
     c7c:	40 e0       	ldi	r20, 0x00	; 0
     c7e:	5f ef       	ldi	r21, 0xFF	; 255
     c80:	69 e0       	ldi	r22, 0x09	; 9
     c82:	81 e0       	ldi	r24, 0x01	; 1
     c84:	90 e0       	ldi	r25, 0x00	; 0
     c86:	aa dd       	rcall	.-1196   	; 0x7dc <tmc40bit_writeInt>
     c88:	23 ef       	ldi	r18, 0xF3	; 243
     c8a:	3e e8       	ldi	r19, 0x8E	; 142
     c8c:	40 e0       	ldi	r20, 0x00	; 0
     c8e:	5f ef       	ldi	r21, 0xFF	; 255
     c90:	68 e0       	ldi	r22, 0x08	; 8
     c92:	81 e0       	ldi	r24, 0x01	; 1
     c94:	90 e0       	ldi	r25, 0x00	; 0
     c96:	a2 dd       	rcall	.-1212   	; 0x7dc <tmc40bit_writeInt>
     c98:	2f ef       	ldi	r18, 0xFF	; 255
     c9a:	81 ee       	ldi	r24, 0xE1	; 225
     c9c:	94 e0       	ldi	r25, 0x04	; 4
     c9e:	21 50       	subi	r18, 0x01	; 1
     ca0:	80 40       	sbci	r24, 0x00	; 0
     ca2:	90 40       	sbci	r25, 0x00	; 0
     ca4:	e1 f7       	brne	.-8      	; 0xc9e <initTMC4671_Encoder+0xce>
     ca6:	00 c0       	rjmp	.+0      	; 0xca8 <initTMC4671_Encoder+0xd8>
     ca8:	00 00       	nop
     caa:	28 e0       	ldi	r18, 0x08	; 8
     cac:	30 e1       	ldi	r19, 0x10	; 16
     cae:	40 e0       	ldi	r20, 0x00	; 0
     cb0:	50 e0       	ldi	r21, 0x00	; 0
     cb2:	65 e2       	ldi	r22, 0x25	; 37
     cb4:	81 e0       	ldi	r24, 0x01	; 1
     cb6:	90 e0       	ldi	r25, 0x00	; 0
     cb8:	91 dd       	rcall	.-1246   	; 0x7dc <tmc40bit_writeInt>
     cba:	20 e0       	ldi	r18, 0x00	; 0
     cbc:	30 e2       	ldi	r19, 0x20	; 32
     cbe:	40 e0       	ldi	r20, 0x00	; 0
     cc0:	50 e0       	ldi	r21, 0x00	; 0
     cc2:	66 e2       	ldi	r22, 0x26	; 38
     cc4:	81 e0       	ldi	r24, 0x01	; 1
     cc6:	90 e0       	ldi	r25, 0x00	; 0
     cc8:	89 dd       	rcall	.-1262   	; 0x7dc <tmc40bit_writeInt>
     cca:	20 e0       	ldi	r18, 0x00	; 0
     ccc:	30 e0       	ldi	r19, 0x00	; 0
     cce:	a9 01       	movw	r20, r18
     cd0:	67 e2       	ldi	r22, 0x27	; 39
     cd2:	81 e0       	ldi	r24, 0x01	; 1
     cd4:	90 e0       	ldi	r25, 0x00	; 0
     cd6:	82 dd       	rcall	.-1276   	; 0x7dc <tmc40bit_writeInt>
     cd8:	20 e0       	ldi	r18, 0x00	; 0
     cda:	30 e0       	ldi	r19, 0x00	; 0
     cdc:	a9 01       	movw	r20, r18
     cde:	69 e2       	ldi	r22, 0x29	; 41
     ce0:	81 e0       	ldi	r24, 0x01	; 1
     ce2:	90 e0       	ldi	r25, 0x00	; 0
     ce4:	7b dd       	rcall	.-1290   	; 0x7dc <tmc40bit_writeInt>
     ce6:	2f ef       	ldi	r18, 0xFF	; 255
     ce8:	81 ee       	ldi	r24, 0xE1	; 225
     cea:	94 e0       	ldi	r25, 0x04	; 4
     cec:	21 50       	subi	r18, 0x01	; 1
     cee:	80 40       	sbci	r24, 0x00	; 0
     cf0:	90 40       	sbci	r25, 0x00	; 0
     cf2:	e1 f7       	brne	.-8      	; 0xcec <initTMC4671_Encoder+0x11c>
     cf4:	00 c0       	rjmp	.+0      	; 0xcf6 <initTMC4671_Encoder+0x126>
     cf6:	00 00       	nop
     cf8:	2f ef       	ldi	r18, 0xFF	; 255
     cfa:	3f e7       	ldi	r19, 0x7F	; 127
     cfc:	40 e0       	ldi	r20, 0x00	; 0
     cfe:	50 e0       	ldi	r21, 0x00	; 0
     d00:	6c e5       	ldi	r22, 0x5C	; 92
     d02:	81 e0       	ldi	r24, 0x01	; 1
     d04:	90 e0       	ldi	r25, 0x00	; 0
     d06:	6a dd       	rcall	.-1324   	; 0x7dc <tmc40bit_writeInt>
     d08:	21 e8       	ldi	r18, 0x81	; 129
     d0a:	3a e5       	ldi	r19, 0x5A	; 90
     d0c:	40 e0       	ldi	r20, 0x00	; 0
     d0e:	50 e0       	ldi	r21, 0x00	; 0
     d10:	6d e5       	ldi	r22, 0x5D	; 93
     d12:	81 e0       	ldi	r24, 0x01	; 1
     d14:	90 e0       	ldi	r25, 0x00	; 0
     d16:	62 dd       	rcall	.-1340   	; 0x7dc <tmc40bit_writeInt>
     d18:	28 ee       	ldi	r18, 0xE8	; 232
     d1a:	33 e0       	ldi	r19, 0x03	; 3
     d1c:	40 e0       	ldi	r20, 0x00	; 0
     d1e:	50 e0       	ldi	r21, 0x00	; 0
     d20:	6e e5       	ldi	r22, 0x5E	; 94
     d22:	81 e0       	ldi	r24, 0x01	; 1
     d24:	90 e0       	ldi	r25, 0x00	; 0
     d26:	5a dd       	rcall	.-1356   	; 0x7dc <tmc40bit_writeInt>
     d28:	28 ec       	ldi	r18, 0xC8	; 200
     d2a:	30 e0       	ldi	r19, 0x00	; 0
     d2c:	40 e0       	ldi	r20, 0x00	; 0
     d2e:	50 e0       	ldi	r21, 0x00	; 0
     d30:	6f e5       	ldi	r22, 0x5F	; 95
     d32:	81 e0       	ldi	r24, 0x01	; 1
     d34:	90 e0       	ldi	r25, 0x00	; 0
     d36:	52 dd       	rcall	.-1372   	; 0x7dc <tmc40bit_writeInt>
     d38:	24 ef       	ldi	r18, 0xF4	; 244
     d3a:	31 e0       	ldi	r19, 0x01	; 1
     d3c:	40 e0       	ldi	r20, 0x00	; 0
     d3e:	50 e0       	ldi	r21, 0x00	; 0
     d40:	60 e6       	ldi	r22, 0x60	; 96
     d42:	81 e0       	ldi	r24, 0x01	; 1
     d44:	90 e0       	ldi	r25, 0x00	; 0
     d46:	4a dd       	rcall	.-1388   	; 0x7dc <tmc40bit_writeInt>
     d48:	21 e0       	ldi	r18, 0x01	; 1
     d4a:	30 e0       	ldi	r19, 0x00	; 0
     d4c:	40 e0       	ldi	r20, 0x00	; 0
     d4e:	50 e8       	ldi	r21, 0x80	; 128
     d50:	61 e6       	ldi	r22, 0x61	; 97
     d52:	81 e0       	ldi	r24, 0x01	; 1
     d54:	90 e0       	ldi	r25, 0x00	; 0
     d56:	42 dd       	rcall	.-1404   	; 0x7dc <tmc40bit_writeInt>
     d58:	2f ef       	ldi	r18, 0xFF	; 255
     d5a:	3f ef       	ldi	r19, 0xFF	; 255
     d5c:	4f ef       	ldi	r20, 0xFF	; 255
     d5e:	5f e7       	ldi	r21, 0x7F	; 127
     d60:	62 e6       	ldi	r22, 0x62	; 98
     d62:	81 e0       	ldi	r24, 0x01	; 1
     d64:	90 e0       	ldi	r25, 0x00	; 0
     d66:	3a dd       	rcall	.-1420   	; 0x7dc <tmc40bit_writeInt>
     d68:	2f ef       	ldi	r18, 0xFF	; 255
     d6a:	81 ee       	ldi	r24, 0xE1	; 225
     d6c:	94 e0       	ldi	r25, 0x04	; 4
     d6e:	21 50       	subi	r18, 0x01	; 1
     d70:	80 40       	sbci	r24, 0x00	; 0
     d72:	90 40       	sbci	r25, 0x00	; 0
     d74:	e1 f7       	brne	.-8      	; 0xd6e <initTMC4671_Encoder+0x19e>
     d76:	00 c0       	rjmp	.+0      	; 0xd78 <initTMC4671_Encoder+0x1a8>
     d78:	00 00       	nop
     d7a:	28 ee       	ldi	r18, 0xE8	; 232
     d7c:	33 e0       	ldi	r19, 0x03	; 3
     d7e:	44 e6       	ldi	r20, 0x64	; 100
     d80:	50 e0       	ldi	r21, 0x00	; 0
     d82:	66 e5       	ldi	r22, 0x56	; 86
     d84:	81 e0       	ldi	r24, 0x01	; 1
     d86:	90 e0       	ldi	r25, 0x00	; 0
     d88:	29 dd       	rcall	.-1454   	; 0x7dc <tmc40bit_writeInt>
     d8a:	28 ee       	ldi	r18, 0xE8	; 232
     d8c:	33 e0       	ldi	r19, 0x03	; 3
     d8e:	44 e6       	ldi	r20, 0x64	; 100
     d90:	50 e0       	ldi	r21, 0x00	; 0
     d92:	64 e5       	ldi	r22, 0x54	; 84
     d94:	81 e0       	ldi	r24, 0x01	; 1
     d96:	90 e0       	ldi	r25, 0x00	; 0
     d98:	21 dd       	rcall	.-1470   	; 0x7dc <tmc40bit_writeInt>
     d9a:	24 e6       	ldi	r18, 0x64	; 100
     d9c:	30 e0       	ldi	r19, 0x00	; 0
     d9e:	4c ed       	ldi	r20, 0xDC	; 220
     da0:	55 e0       	ldi	r21, 0x05	; 5
     da2:	68 e5       	ldi	r22, 0x58	; 88
     da4:	81 e0       	ldi	r24, 0x01	; 1
     da6:	90 e0       	ldi	r25, 0x00	; 0
     da8:	19 dd       	rcall	.-1486   	; 0x7dc <tmc40bit_writeInt>
     daa:	20 e0       	ldi	r18, 0x00	; 0
     dac:	30 e0       	ldi	r19, 0x00	; 0
     dae:	44 ef       	ldi	r20, 0xF4	; 244
     db0:	51 e0       	ldi	r21, 0x01	; 1
     db2:	6a e5       	ldi	r22, 0x5A	; 90
     db4:	81 e0       	ldi	r24, 0x01	; 1
     db6:	90 e0       	ldi	r25, 0x00	; 0
     db8:	11 dd       	rcall	.-1502   	; 0x7dc <tmc40bit_writeInt>
     dba:	2f ef       	ldi	r18, 0xFF	; 255
     dbc:	81 ee       	ldi	r24, 0xE1	; 225
     dbe:	94 e0       	ldi	r25, 0x04	; 4
     dc0:	21 50       	subi	r18, 0x01	; 1
     dc2:	80 40       	sbci	r24, 0x00	; 0
     dc4:	90 40       	sbci	r25, 0x00	; 0
     dc6:	e1 f7       	brne	.-8      	; 0xdc0 <initTMC4671_Encoder+0x1f0>
     dc8:	00 c0       	rjmp	.+0      	; 0xdca <initTMC4671_Encoder+0x1fa>
     dca:	00 00       	nop
     dcc:	45 de       	rcall	.-886    	; 0xa58 <encoder_testdrive>
     dce:	23 e0       	ldi	r18, 0x03	; 3
     dd0:	30 e0       	ldi	r19, 0x00	; 0
     dd2:	40 e0       	ldi	r20, 0x00	; 0
     dd4:	50 e0       	ldi	r21, 0x00	; 0
     dd6:	62 e5       	ldi	r22, 0x52	; 82
     dd8:	81 e0       	ldi	r24, 0x01	; 1
     dda:	90 e0       	ldi	r25, 0x00	; 0
     ddc:	ff dc       	rcall	.-1538   	; 0x7dc <tmc40bit_writeInt>
     dde:	23 e0       	ldi	r18, 0x03	; 3
     de0:	30 e0       	ldi	r19, 0x00	; 0
     de2:	40 e0       	ldi	r20, 0x00	; 0
     de4:	50 e0       	ldi	r21, 0x00	; 0
     de6:	63 e6       	ldi	r22, 0x63	; 99
     de8:	81 e0       	ldi	r24, 0x01	; 1
     dea:	90 e0       	ldi	r25, 0x00	; 0
     dec:	f7 dc       	rcall	.-1554   	; 0x7dc <tmc40bit_writeInt>
     dee:	20 e0       	ldi	r18, 0x00	; 0
     df0:	30 e0       	ldi	r19, 0x00	; 0
     df2:	a9 01       	movw	r20, r18
     df4:	6b e6       	ldi	r22, 0x6B	; 107
     df6:	81 e0       	ldi	r24, 0x01	; 1
     df8:	90 e0       	ldi	r25, 0x00	; 0
     dfa:	f0 dc       	rcall	.-1568   	; 0x7dc <tmc40bit_writeInt>
     dfc:	40 e0       	ldi	r20, 0x00	; 0
     dfe:	50 e0       	ldi	r21, 0x00	; 0
     e00:	ba 01       	movw	r22, r20
     e02:	81 e0       	ldi	r24, 0x01	; 1
     e04:	cf ce       	rjmp	.-610    	; 0xba4 <tmc4671_setAbsolutTargetPosition>
     e06:	08 95       	ret

00000e08 <tmc4671_getActualPosition>:
    tmc4671_writeInt(motor, TMC4671_PID_POSITION_ACTUAL, actualPosition);
}

int32_t tmc4671_getActualPosition(uint8_t motor)
{
    return tmc4671_readInt(motor, TMC4671_PID_POSITION_ACTUAL);
     e08:	6b e6       	ldi	r22, 0x6B	; 107
     e0a:	90 e0       	ldi	r25, 0x00	; 0
     e0c:	23 ce       	rjmp	.-954    	; 0xa54 <tmc4671_readInt>
}
     e0e:	08 95       	ret

00000e10 <tmc6200_writeInt>:
	// Return int32_t value
	return value;
}

void tmc6200_writeInt(uint8_t debug_message, uint8_t address, uint32_t value)
{
     e10:	cf 92       	push	r12
     e12:	df 92       	push	r13
     e14:	ef 92       	push	r14
     e16:	ff 92       	push	r15
     e18:	0f 93       	push	r16
     e1a:	1f 93       	push	r17
     e1c:	cf 93       	push	r28
     e1e:	df 93       	push	r29
     e20:	cd b7       	in	r28, 0x3d	; 61
     e22:	de b7       	in	r29, 0x3e	; 62
     e24:	2b 97       	sbiw	r28, 0x0b	; 11
     e26:	0f b6       	in	r0, 0x3f	; 63
     e28:	f8 94       	cli
     e2a:	de bf       	out	0x3e, r29	; 62
     e2c:	0f be       	out	0x3f, r0	; 63
     e2e:	cd bf       	out	0x3d, r28	; 61
	// Buffer transmit Data
	char tbuf[6] = {'\0'};
     e30:	fe 01       	movw	r30, r28
     e32:	31 96       	adiw	r30, 0x01	; 1
     e34:	96 e0       	ldi	r25, 0x06	; 6
     e36:	df 01       	movw	r26, r30
     e38:	1d 92       	st	X+, r1
     e3a:	9a 95       	dec	r25
     e3c:	e9 f7       	brne	.-6      	; 0xe38 <tmc6200_writeInt+0x28>
		
	// Write-mode (first Bit = 1)
	address |= 0x80;
	
	// Write address at first place
	tbuf[0] = address;
     e3e:	60 68       	ori	r22, 0x80	; 128
     e40:	69 83       	std	Y+1, r22	; 0x01
	
	// Generate Array out of data
	tbuf[1] = 0xFF & (value>>24);
     e42:	5a 83       	std	Y+2, r21	; 0x02
	tbuf[2] = 0xFF & (value>>16);
     e44:	4b 83       	std	Y+3, r20	; 0x03
	tbuf[3] = 0xFF & (value>>8);
     e46:	3c 83       	std	Y+4, r19	; 0x04
	tbuf[4] = 0xFF & value;
     e48:	2d 83       	std	Y+5, r18	; 0x05
		
	// Show transmitted data via serial port

	if (debug_message==1)
     e4a:	81 30       	cpi	r24, 0x01	; 1
     e4c:	09 f0       	breq	.+2      	; 0xe50 <tmc6200_writeInt+0x40>
     e4e:	47 c0       	rjmp	.+142    	; 0xede <tmc6200_writeInt+0xce>
	{
		// itoa-Buffer (Debug)
		char buff[5] = {'\0'};
     e50:	36 96       	adiw	r30, 0x06	; 6
     e52:	85 e0       	ldi	r24, 0x05	; 5
     e54:	df 01       	movw	r26, r30
     e56:	1d 92       	st	X+, r1
     e58:	8a 95       	dec	r24
     e5a:	e9 f7       	brne	.-6      	; 0xe56 <tmc6200_writeInt+0x46>
		
		Uart_Transmit_IT_PC("Write TMC6200 data: ");
     e5c:	82 e8       	ldi	r24, 0x82	; 130
     e5e:	92 e0       	ldi	r25, 0x02	; 2
     e60:	c9 d0       	rcall	.+402    	; 0xff4 <Uart_Transmit_IT_PC>
     e62:	fe 01       	movw	r30, r28
     e64:	31 96       	adiw	r30, 0x01	; 1
     e66:	7f 01       	movw	r14, r30
		for (int count = 0 ; count < 5 ; count++)
     e68:	00 e0       	ldi	r16, 0x00	; 0
     e6a:	10 e0       	ldi	r17, 0x00	; 0
		{
			if (tbuf[count] == 0)
     e6c:	d7 01       	movw	r26, r14
     e6e:	8c 91       	ld	r24, X
     e70:	81 11       	cpse	r24, r1
     e72:	04 c0       	rjmp	.+8      	; 0xe7c <tmc6200_writeInt+0x6c>
			{
				Uart_Transmit_IT_PC("00");
     e74:	85 e5       	ldi	r24, 0x55	; 85
     e76:	92 e0       	ldi	r25, 0x02	; 2
     e78:	bd d0       	rcall	.+378    	; 0xff4 <Uart_Transmit_IT_PC>
     e7a:	1a c0       	rjmp	.+52     	; 0xeb0 <tmc6200_writeInt+0xa0>
			}
			else if (tbuf[count] < 0x10)
     e7c:	80 31       	cpi	r24, 0x10	; 16
     e7e:	78 f4       	brcc	.+30     	; 0xe9e <tmc6200_writeInt+0x8e>
			{
				Uart_Transmit_IT_PC("0");
     e80:	86 e5       	ldi	r24, 0x56	; 86
     e82:	92 e0       	ldi	r25, 0x02	; 2
     e84:	b7 d0       	rcall	.+366    	; 0xff4 <Uart_Transmit_IT_PC>
     e86:	f7 01       	movw	r30, r14
     e88:	80 81       	ld	r24, Z
     e8a:	40 e1       	ldi	r20, 0x10	; 16
     e8c:	be 01       	movw	r22, r28
     e8e:	69 5f       	subi	r22, 0xF9	; 249
     e90:	7f 4f       	sbci	r23, 0xFF	; 255
     e92:	90 e0       	ldi	r25, 0x00	; 0
				itoa(tbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
     e94:	0c d2       	rcall	.+1048   	; 0x12ae <__itoa_ncheck>
     e96:	ce 01       	movw	r24, r28
     e98:	07 96       	adiw	r24, 0x07	; 7
     e9a:	ac d0       	rcall	.+344    	; 0xff4 <Uart_Transmit_IT_PC>
     e9c:	09 c0       	rjmp	.+18     	; 0xeb0 <tmc6200_writeInt+0xa0>
     e9e:	40 e1       	ldi	r20, 0x10	; 16
     ea0:	be 01       	movw	r22, r28
     ea2:	69 5f       	subi	r22, 0xF9	; 249
     ea4:	7f 4f       	sbci	r23, 0xFF	; 255
     ea6:	90 e0       	ldi	r25, 0x00	; 0
			}
			else
			{
				itoa(tbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
     ea8:	02 d2       	rcall	.+1028   	; 0x12ae <__itoa_ncheck>
     eaa:	ce 01       	movw	r24, r28
     eac:	07 96       	adiw	r24, 0x07	; 7
			}
			if (count <4)
     eae:	a2 d0       	rcall	.+324    	; 0xff4 <Uart_Transmit_IT_PC>
     eb0:	04 30       	cpi	r16, 0x04	; 4
     eb2:	11 05       	cpc	r17, r1
			{
				Uart_Transmit_IT_PC(",");
     eb4:	1c f4       	brge	.+6      	; 0xebc <tmc6200_writeInt+0xac>
     eb6:	88 e5       	ldi	r24, 0x58	; 88
     eb8:	92 e0       	ldi	r25, 0x02	; 2
     eba:	9c d0       	rcall	.+312    	; 0xff4 <Uart_Transmit_IT_PC>
	{
		// itoa-Buffer (Debug)
		char buff[5] = {'\0'};
		
		Uart_Transmit_IT_PC("Write TMC6200 data: ");
		for (int count = 0 ; count < 5 ; count++)
     ebc:	0f 5f       	subi	r16, 0xFF	; 255
     ebe:	1f 4f       	sbci	r17, 0xFF	; 255
     ec0:	ff ef       	ldi	r31, 0xFF	; 255
     ec2:	ef 1a       	sub	r14, r31
     ec4:	ff 0a       	sbc	r15, r31
     ec6:	05 30       	cpi	r16, 0x05	; 5
     ec8:	11 05       	cpc	r17, r1
     eca:	81 f6       	brne	.-96     	; 0xe6c <tmc6200_writeInt+0x5c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ecc:	8f e3       	ldi	r24, 0x3F	; 63
     ece:	9c e9       	ldi	r25, 0x9C	; 156
     ed0:	01 97       	sbiw	r24, 0x01	; 1
     ed2:	f1 f7       	brne	.-4      	; 0xed0 <tmc6200_writeInt+0xc0>
			{
				Uart_Transmit_IT_PC(",");
			}
		}
		_delay_ms(10);
		Uart_Transmit_IT_PC("\r");
     ed4:	00 c0       	rjmp	.+0      	; 0xed6 <tmc6200_writeInt+0xc6>
     ed6:	00 00       	nop
     ed8:	81 e1       	ldi	r24, 0x11	; 17
	}

	// CS TMC6200 LOW
	enable_Slave(TMC6200);
     eda:	92 e0       	ldi	r25, 0x02	; 2
     edc:	8b d0       	rcall	.+278    	; 0xff4 <Uart_Transmit_IT_PC>
     ede:	81 e0       	ldi	r24, 0x01	; 1
	
	// Transmit address and data
	spi_transmit_IT((unsigned char *)tbuf, 5, TMC6200);
     ee0:	63 dc       	rcall	.-1850   	; 0x7a8 <enable_Slave>
     ee2:	41 e0       	ldi	r20, 0x01	; 1
     ee4:	65 e0       	ldi	r22, 0x05	; 5
     ee6:	ce 01       	movw	r24, r28
     ee8:	01 96       	adiw	r24, 0x01	; 1
     eea:	4f dc       	rcall	.-1890   	; 0x78a <spi_transmit_IT>
	
	// CS TMC6200 HIGH
	disable_Slave(TMC6200);
     eec:	81 e0       	ldi	r24, 0x01	; 1
     eee:	69 dc       	rcall	.-1838   	; 0x7c2 <disable_Slave>
     ef0:	2b 96       	adiw	r28, 0x0b	; 11
}
     ef2:	0f b6       	in	r0, 0x3f	; 63
     ef4:	f8 94       	cli
     ef6:	de bf       	out	0x3e, r29	; 62
     ef8:	0f be       	out	0x3f, r0	; 63
     efa:	cd bf       	out	0x3d, r28	; 61
     efc:	df 91       	pop	r29
     efe:	cf 91       	pop	r28
     f00:	1f 91       	pop	r17
     f02:	0f 91       	pop	r16
     f04:	ff 90       	pop	r15
     f06:	ef 90       	pop	r14
     f08:	df 90       	pop	r13
     f0a:	cf 90       	pop	r12
     f0c:	08 95       	ret

00000f0e <initTMC6200>:
     f0e:	e2 e0       	ldi	r30, 0x02	; 2

void initTMC6200(void)
{
	EN_TMC6200_PORT |= EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
     f10:	f1 e0       	ldi	r31, 0x01	; 1
     f12:	80 81       	ld	r24, Z
     f14:	88 60       	ori	r24, 0x08	; 8
     f16:	80 83       	st	Z, r24
     f18:	2f ef       	ldi	r18, 0xFF	; 255
     f1a:	81 ee       	ldi	r24, 0xE1	; 225
     f1c:	94 e0       	ldi	r25, 0x04	; 4
     f1e:	21 50       	subi	r18, 0x01	; 1
     f20:	80 40       	sbci	r24, 0x00	; 0
     f22:	90 40       	sbci	r25, 0x00	; 0
     f24:	e1 f7       	brne	.-8      	; 0xf1e <initTMC6200+0x10>
     f26:	00 c0       	rjmp	.+0      	; 0xf28 <initTMC6200+0x1a>
     f28:	00 00       	nop
	_delay_ms(100);
	EN_TMC6200_PORT &= ~EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
     f2a:	80 81       	ld	r24, Z
     f2c:	87 7f       	andi	r24, 0xF7	; 247
     f2e:	80 83       	st	Z, r24
     f30:	2f ef       	ldi	r18, 0xFF	; 255
     f32:	81 ee       	ldi	r24, 0xE1	; 225
     f34:	94 e0       	ldi	r25, 0x04	; 4
     f36:	21 50       	subi	r18, 0x01	; 1
     f38:	80 40       	sbci	r24, 0x00	; 0
     f3a:	90 40       	sbci	r25, 0x00	; 0
     f3c:	e1 f7       	brne	.-8      	; 0xf36 <initTMC6200+0x28>
     f3e:	00 c0       	rjmp	.+0      	; 0xf40 <initTMC6200+0x32>
     f40:	00 00       	nop
	_delay_ms(100);
	EN_TMC6200_PORT |= EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
     f42:	80 81       	ld	r24, Z
     f44:	88 60       	ori	r24, 0x08	; 8
     f46:	80 83       	st	Z, r24
     f48:	2f ef       	ldi	r18, 0xFF	; 255
     f4a:	83 ed       	ldi	r24, 0xD3	; 211
     f4c:	90 e3       	ldi	r25, 0x30	; 48
     f4e:	21 50       	subi	r18, 0x01	; 1
     f50:	80 40       	sbci	r24, 0x00	; 0
     f52:	90 40       	sbci	r25, 0x00	; 0
     f54:	e1 f7       	brne	.-8      	; 0xf4e <initTMC6200+0x40>
     f56:	00 c0       	rjmp	.+0      	; 0xf58 <initTMC6200+0x4a>
     f58:	00 00       	nop
	_delay_ms(1000);
	
	tmc6200_writeInt(0, TMC6200_GCONF, 0x00000010);		// current amplification: 10
     f5a:	20 e1       	ldi	r18, 0x10	; 16
     f5c:	30 e0       	ldi	r19, 0x00	; 0
     f5e:	40 e0       	ldi	r20, 0x00	; 0
     f60:	50 e0       	ldi	r21, 0x00	; 0
     f62:	60 e0       	ldi	r22, 0x00	; 0
     f64:	80 e0       	ldi	r24, 0x00	; 0
     f66:	54 df       	rcall	.-344    	; 0xe10 <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_GSTAT, 0x00000000);
     f68:	20 e0       	ldi	r18, 0x00	; 0
     f6a:	30 e0       	ldi	r19, 0x00	; 0
     f6c:	a9 01       	movw	r20, r18
     f6e:	61 e0       	ldi	r22, 0x01	; 1
     f70:	80 e0       	ldi	r24, 0x00	; 0
     f72:	4e df       	rcall	.-356    	; 0xe10 <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_OTP_PROG, 0x00000000);     //
     f74:	20 e0       	ldi	r18, 0x00	; 0
     f76:	30 e0       	ldi	r19, 0x00	; 0
     f78:	a9 01       	movw	r20, r18
     f7a:	66 e0       	ldi	r22, 0x06	; 6
     f7c:	80 e0       	ldi	r24, 0x00	; 0
     f7e:	48 df       	rcall	.-368    	; 0xe10 <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_FACTORY_CONF, 0x0000000C); // clock frequency: 12MHz
     f80:	2c e0       	ldi	r18, 0x0C	; 12
     f82:	30 e0       	ldi	r19, 0x00	; 0
     f84:	40 e0       	ldi	r20, 0x00	; 0
     f86:	50 e0       	ldi	r21, 0x00	; 0
     f88:	68 e0       	ldi	r22, 0x08	; 8
     f8a:	80 e0       	ldi	r24, 0x00	; 0
     f8c:	41 df       	rcall	.-382    	; 0xe10 <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_SHORT_CONF, 0x13010606);	// default
     f8e:	26 e0       	ldi	r18, 0x06	; 6
     f90:	36 e0       	ldi	r19, 0x06	; 6
     f92:	41 e0       	ldi	r20, 0x01	; 1
     f94:	53 e1       	ldi	r21, 0x13	; 19
     f96:	69 e0       	ldi	r22, 0x09	; 9
     f98:	80 e0       	ldi	r24, 0x00	; 0
     f9a:	3a df       	rcall	.-396    	; 0xe10 <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_DRV_CONF, 0x00080004);		// DRVSTRENGTH = 2 (medium), BBMCLKS: 4
     f9c:	24 e0       	ldi	r18, 0x04	; 4
     f9e:	30 e0       	ldi	r19, 0x00	; 0
     fa0:	48 e0       	ldi	r20, 0x08	; 8
     fa2:	50 e0       	ldi	r21, 0x00	; 0
     fa4:	6a e0       	ldi	r22, 0x0A	; 10
     fa6:	80 e0       	ldi	r24, 0x00	; 0
     fa8:	33 cf       	rjmp	.-410    	; 0xe10 <tmc6200_writeInt>
     faa:	08 95       	ret

00000fac <tx_completed>:
void tx_completed()
{
/*
	- Warte zwei Arbeitsschritte (Nulloperation) wenn Übertragung zu Ende
*/
	asm("nop");
     fac:	00 00       	nop
	asm("nop");
     fae:	00 00       	nop
     fb0:	08 95       	ret

00000fb2 <UART_init>:
#define F_CPU 16000000UL



void UART_init()
{
     fb2:	cf 93       	push	r28
     fb4:	df 93       	push	r29
#define BRC9600 ((F_CPU/16/BAUD9600) -1)				// Define für Baudrate-Register
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	UBRR0H = (BRC9600>>8);										// Baudrate Register1 (9600) UART0
     fb6:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (BRC9600);											// Baudrate Register2 (9600) UART0
     fba:	80 e1       	ldi	r24, 0x10	; 16
     fbc:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);								// Enable RX und TX UART 0
     fc0:	c1 ec       	ldi	r28, 0xC1	; 193
     fc2:	d0 e0       	ldi	r29, 0x00	; 0
     fc4:	88 e1       	ldi	r24, 0x18	; 24
     fc6:	88 83       	st	Y, r24
	UCSR0C = (1<<UCSZ00)|(1<<UCSZ01);							// Übertragene Bits: 8 und parity disabled UART0
     fc8:	86 e0       	ldi	r24, 0x06	; 6
     fca:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	RB_init(&rb_tx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) TX UART0
     fce:	8b e9       	ldi	r24, 0x9B	; 155
     fd0:	92 e0       	ldi	r25, 0x02	; 2
     fd2:	cc da       	rcall	.-2664   	; 0x56c <RB_init>
	RB_init(&rb_rx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) RX UART0
     fd4:	84 ea       	ldi	r24, 0xA4	; 164
     fd6:	9a e0       	ldi	r25, 0x0A	; 10
     fd8:	c9 da       	rcall	.-2670   	; 0x56c <RB_init>
	
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	Uart_EnableRxIT_0();										// Enable RX-Interrupt: Receive Complete UART 0
     fda:	88 81       	ld	r24, Y
     fdc:	80 68       	ori	r24, 0x80	; 128
     fde:	88 83       	st	Y, r24

/******************************************************************************************************************************/
	sei();														// Enable globale Interrupts
     fe0:	78 94       	sei
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	ptr_tx_completed_0=tx_completed;							// Pointer tx Completed UART0 auf Funktion (Kurz warten) setzen
     fe2:	86 ed       	ldi	r24, 0xD6	; 214
     fe4:	97 e0       	ldi	r25, 0x07	; 7
     fe6:	90 93 a8 10 	sts	0x10A8, r25	; 0x8010a8 <ptr_tx_completed_0+0x1>
     fea:	80 93 a7 10 	sts	0x10A7, r24	; 0x8010a7 <ptr_tx_completed_0>
/******************************************************************************************************************************/

}
     fee:	df 91       	pop	r29
     ff0:	cf 91       	pop	r28
     ff2:	08 95       	ret

00000ff4 <Uart_Transmit_IT_PC>:
	- Schreibe n Bytes in den Buffer für PC
	- Enable Interrupt wenn Datenregister leer ist
	
	PROBLEM: Buffer overflow wenn lange Strings gesendet werden.
*/
	uint8_t nbytes = strlen((const char *)data);
     ff4:	fc 01       	movw	r30, r24
     ff6:	01 90       	ld	r0, Z+
     ff8:	00 20       	and	r0, r0
     ffa:	e9 f7       	brne	.-6      	; 0xff6 <Uart_Transmit_IT_PC+0x2>
     ffc:	31 97       	sbiw	r30, 0x01	; 1
     ffe:	af 01       	movw	r20, r30
    1000:	48 1b       	sub	r20, r24
    1002:	59 0b       	sbc	r21, r25
	RB_write(&rb_tx_PC, data, nbytes);
    1004:	bc 01       	movw	r22, r24
    1006:	8b e9       	ldi	r24, 0x9B	; 155
    1008:	92 e0       	ldi	r25, 0x02	; 2
    100a:	f4 da       	rcall	.-2584   	; 0x5f4 <RB_write>
	Uart_EnableTransmitIT_0();
    100c:	e1 ec       	ldi	r30, 0xC1	; 193
    100e:	f0 e0       	ldi	r31, 0x00	; 0
    1010:	80 81       	ld	r24, Z
    1012:	80 62       	ori	r24, 0x20	; 32
    1014:	80 83       	st	Z, r24
    1016:	08 95       	ret

00001018 <__vector_26>:
	asm("nop");
	asm("nop");
}

ISR(USART0_UDRE_vect)
{
    1018:	1f 92       	push	r1
    101a:	0f 92       	push	r0
    101c:	0f b6       	in	r0, 0x3f	; 63
    101e:	0f 92       	push	r0
    1020:	11 24       	eor	r1, r1
    1022:	0b b6       	in	r0, 0x3b	; 59
    1024:	0f 92       	push	r0
    1026:	2f 93       	push	r18
    1028:	3f 93       	push	r19
    102a:	4f 93       	push	r20
    102c:	5f 93       	push	r21
    102e:	6f 93       	push	r22
    1030:	7f 93       	push	r23
    1032:	8f 93       	push	r24
    1034:	9f 93       	push	r25
    1036:	af 93       	push	r26
    1038:	bf 93       	push	r27
    103a:	ef 93       	push	r30
    103c:	ff 93       	push	r31
/*
	- Befinden sich Daten im Buffer, wird das nächste Byte aus dem Buffer gesendet
	- Ansonsten wird das Interrupt deaktiviert und zwei Schritte gewartet	
*/
	if (RB_length(&rb_tx_PC) > 0)
    103e:	8b e9       	ldi	r24, 0x9B	; 155
    1040:	92 e0       	ldi	r25, 0x02	; 2
    1042:	a3 da       	rcall	.-2746   	; 0x58a <RB_length>
    1044:	88 23       	and	r24, r24
    1046:	31 f0       	breq	.+12     	; 0x1054 <__vector_26+0x3c>
	{
		UDR0 = RB_readByte(&rb_tx_PC);
    1048:	8b e9       	ldi	r24, 0x9B	; 155
    104a:	92 e0       	ldi	r25, 0x02	; 2
    104c:	aa da       	rcall	.-2732   	; 0x5a2 <RB_readByte>
    104e:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
    1052:	0c c0       	rjmp	.+24     	; 0x106c <__vector_26+0x54>
	}
	else
	{
		Uart_DisableTransmitIT_0();
    1054:	e1 ec       	ldi	r30, 0xC1	; 193
    1056:	f0 e0       	ldi	r31, 0x00	; 0
    1058:	80 81       	ld	r24, Z
    105a:	8f 7d       	andi	r24, 0xDF	; 223
    105c:	80 83       	st	Z, r24
		if(ptr_tx_completed_0 != 0)
    105e:	e0 91 a7 10 	lds	r30, 0x10A7	; 0x8010a7 <ptr_tx_completed_0>
    1062:	f0 91 a8 10 	lds	r31, 0x10A8	; 0x8010a8 <ptr_tx_completed_0+0x1>
    1066:	30 97       	sbiw	r30, 0x00	; 0
    1068:	09 f0       	breq	.+2      	; 0x106c <__vector_26+0x54>
			ptr_tx_completed_0();
    106a:	19 95       	eicall
	}
}
    106c:	ff 91       	pop	r31
    106e:	ef 91       	pop	r30
    1070:	bf 91       	pop	r27
    1072:	af 91       	pop	r26
    1074:	9f 91       	pop	r25
    1076:	8f 91       	pop	r24
    1078:	7f 91       	pop	r23
    107a:	6f 91       	pop	r22
    107c:	5f 91       	pop	r21
    107e:	4f 91       	pop	r20
    1080:	3f 91       	pop	r19
    1082:	2f 91       	pop	r18
    1084:	0f 90       	pop	r0
    1086:	0b be       	out	0x3b, r0	; 59
    1088:	0f 90       	pop	r0
    108a:	0f be       	out	0x3f, r0	; 63
    108c:	0f 90       	pop	r0
    108e:	1f 90       	pop	r1
    1090:	18 95       	reti

00001092 <__vector_25>:

ISR(USART0_RX_vect)
{	
    1092:	1f 92       	push	r1
    1094:	0f 92       	push	r0
    1096:	0f b6       	in	r0, 0x3f	; 63
    1098:	0f 92       	push	r0
    109a:	11 24       	eor	r1, r1
    109c:	0b b6       	in	r0, 0x3b	; 59
    109e:	0f 92       	push	r0
    10a0:	2f 93       	push	r18
    10a2:	3f 93       	push	r19
    10a4:	4f 93       	push	r20
    10a6:	5f 93       	push	r21
    10a8:	6f 93       	push	r22
    10aa:	7f 93       	push	r23
    10ac:	8f 93       	push	r24
    10ae:	9f 93       	push	r25
    10b0:	af 93       	push	r26
    10b2:	bf 93       	push	r27
    10b4:	ef 93       	push	r30
    10b6:	ff 93       	push	r31
/*
	- Wird ein Empfangs-Interrupt seitens PC ausgelöst, wird das empfangene Byte in den PC-Buffer geschrieben
*/
	char ch = UDR0;
    10b8:	60 91 c6 00 	lds	r22, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	RB_writeByte(&rb_rx_PC,ch);
    10bc:	84 ea       	ldi	r24, 0xA4	; 164
    10be:	9a e0       	ldi	r25, 0x0A	; 10
    10c0:	80 da       	rcall	.-2816   	; 0x5c2 <RB_writeByte>
    10c2:	ff 91       	pop	r31
    10c4:	ef 91       	pop	r30
    10c6:	bf 91       	pop	r27
    10c8:	af 91       	pop	r26
    10ca:	9f 91       	pop	r25
    10cc:	8f 91       	pop	r24
    10ce:	7f 91       	pop	r23
    10d0:	6f 91       	pop	r22
    10d2:	5f 91       	pop	r21
    10d4:	4f 91       	pop	r20
    10d6:	3f 91       	pop	r19
    10d8:	2f 91       	pop	r18
    10da:	0f 90       	pop	r0
    10dc:	0b be       	out	0x3b, r0	; 59
    10de:	0f 90       	pop	r0
    10e0:	0f be       	out	0x3f, r0	; 63
    10e2:	0f 90       	pop	r0
    10e4:	1f 90       	pop	r1
    10e6:	18 95       	reti

000010e8 <main>:
void read_Position_TMC4671(void);


int main(void)
{
    IO_init();                                              // Ein-/Ausgangspins initialisieren
    10e8:	1e d8       	rcall	.-4036   	; 0x126 <IO_init>
    SPI_init();                                             // SPI-Schnittstelle initialisieren
    10ea:	45 db       	rcall	.-2422   	; 0x776 <SPI_init>
    UART_init();                                            // UART-Schnittstelle initialisieren
    10ec:	62 df       	rcall	.-316    	; 0xfb2 <UART_init>
    initTMC6200();                                          // Gate-Treiber initialisieren
    10ee:	0f df       	rcall	.-482    	; 0xf0e <initTMC6200>
    initTMC4671_Encoder();                                  // FOC-Treiber initialisieren
    10f0:	6f dd       	rcall	.-1314   	; 0xbd0 <initTMC4671_Encoder>
    10f2:	38 da       	rcall	.-2960   	; 0x564 <check_Communication_Input_UART>
    {
        // Wird ein CR eingegeben durch dücken der Enter-Taste, inkrementiert die Position
        // Wird '0' eingegeben, so Springt der Motor auf Position 0 wie zu Beginn.
		// WIrd '1' eingegeben, so läuft ein Testskript durch 12 Positionen und dann wieder an die Startposition.

        check_Communication_Input_UART();
    10f4:	fe cf       	rjmp	.-4      	; 0x10f2 <main+0xa>

000010f6 <__moddi3>:
    10f6:	68 94       	set
    10f8:	01 c0       	rjmp	.+2      	; 0x10fc <__divdi3_moddi3>

000010fa <__divdi3>:
    10fa:	e8 94       	clt

000010fc <__divdi3_moddi3>:
    10fc:	f9 2f       	mov	r31, r25
    10fe:	f1 2b       	or	r31, r17
    1100:	0a f0       	brmi	.+2      	; 0x1104 <__divdi3_moddi3+0x8>
    1102:	27 c0       	rjmp	.+78     	; 0x1152 <__udivdi3_umoddi3>
    1104:	a0 e0       	ldi	r26, 0x00	; 0
    1106:	b0 e0       	ldi	r27, 0x00	; 0
    1108:	e7 e8       	ldi	r30, 0x87	; 135
    110a:	f8 e0       	ldi	r31, 0x08	; 8
    110c:	93 c0       	rjmp	.+294    	; 0x1234 <__prologue_saves__+0xc>
    110e:	09 2e       	mov	r0, r25
    1110:	05 94       	asr	r0
    1112:	1a f4       	brpl	.+6      	; 0x111a <__divdi3_moddi3+0x1e>
    1114:	79 d0       	rcall	.+242    	; 0x1208 <__negdi2>
    1116:	11 23       	and	r17, r17
    1118:	92 f4       	brpl	.+36     	; 0x113e <__divdi3_moddi3+0x42>
    111a:	f0 e8       	ldi	r31, 0x80	; 128
    111c:	0f 26       	eor	r0, r31
    111e:	ff ef       	ldi	r31, 0xFF	; 255
    1120:	e0 94       	com	r14
    1122:	f0 94       	com	r15
    1124:	00 95       	com	r16
    1126:	10 95       	com	r17
    1128:	b0 94       	com	r11
    112a:	c0 94       	com	r12
    112c:	d0 94       	com	r13
    112e:	a1 94       	neg	r10
    1130:	bf 0a       	sbc	r11, r31
    1132:	cf 0a       	sbc	r12, r31
    1134:	df 0a       	sbc	r13, r31
    1136:	ef 0a       	sbc	r14, r31
    1138:	ff 0a       	sbc	r15, r31
    113a:	0f 0b       	sbc	r16, r31
    113c:	1f 0b       	sbc	r17, r31
    113e:	13 d0       	rcall	.+38     	; 0x1166 <__udivmod64>
    1140:	07 fc       	sbrc	r0, 7
    1142:	62 d0       	rcall	.+196    	; 0x1208 <__negdi2>
    1144:	cd b7       	in	r28, 0x3d	; 61
    1146:	de b7       	in	r29, 0x3e	; 62
    1148:	ec e0       	ldi	r30, 0x0C	; 12
    114a:	90 c0       	rjmp	.+288    	; 0x126c <__epilogue_restores__+0xc>

0000114c <__umoddi3>:
    114c:	68 94       	set
    114e:	01 c0       	rjmp	.+2      	; 0x1152 <__udivdi3_umoddi3>

00001150 <__udivdi3>:
    1150:	e8 94       	clt

00001152 <__udivdi3_umoddi3>:
    1152:	8f 92       	push	r8
    1154:	9f 92       	push	r9
    1156:	cf 93       	push	r28
    1158:	df 93       	push	r29
    115a:	05 d0       	rcall	.+10     	; 0x1166 <__udivmod64>
    115c:	df 91       	pop	r29
    115e:	cf 91       	pop	r28
    1160:	9f 90       	pop	r9
    1162:	8f 90       	pop	r8
    1164:	08 95       	ret

00001166 <__udivmod64>:
    1166:	88 24       	eor	r8, r8
    1168:	99 24       	eor	r9, r9
    116a:	f4 01       	movw	r30, r8
    116c:	e4 01       	movw	r28, r8
    116e:	b0 e4       	ldi	r27, 0x40	; 64
    1170:	9f 93       	push	r25
    1172:	aa 27       	eor	r26, r26
    1174:	9a 15       	cp	r25, r10
    1176:	8b 04       	cpc	r8, r11
    1178:	9c 04       	cpc	r9, r12
    117a:	ed 05       	cpc	r30, r13
    117c:	fe 05       	cpc	r31, r14
    117e:	cf 05       	cpc	r28, r15
    1180:	d0 07       	cpc	r29, r16
    1182:	a1 07       	cpc	r26, r17
    1184:	98 f4       	brcc	.+38     	; 0x11ac <__udivmod64+0x46>
    1186:	ad 2f       	mov	r26, r29
    1188:	dc 2f       	mov	r29, r28
    118a:	cf 2f       	mov	r28, r31
    118c:	fe 2f       	mov	r31, r30
    118e:	e9 2d       	mov	r30, r9
    1190:	98 2c       	mov	r9, r8
    1192:	89 2e       	mov	r8, r25
    1194:	98 2f       	mov	r25, r24
    1196:	87 2f       	mov	r24, r23
    1198:	76 2f       	mov	r23, r22
    119a:	65 2f       	mov	r22, r21
    119c:	54 2f       	mov	r21, r20
    119e:	43 2f       	mov	r20, r19
    11a0:	32 2f       	mov	r19, r18
    11a2:	22 27       	eor	r18, r18
    11a4:	b8 50       	subi	r27, 0x08	; 8
    11a6:	31 f7       	brne	.-52     	; 0x1174 <__udivmod64+0xe>
    11a8:	bf 91       	pop	r27
    11aa:	27 c0       	rjmp	.+78     	; 0x11fa <__udivmod64+0x94>
    11ac:	1b 2e       	mov	r1, r27
    11ae:	bf 91       	pop	r27
    11b0:	bb 27       	eor	r27, r27
    11b2:	22 0f       	add	r18, r18
    11b4:	33 1f       	adc	r19, r19
    11b6:	44 1f       	adc	r20, r20
    11b8:	55 1f       	adc	r21, r21
    11ba:	66 1f       	adc	r22, r22
    11bc:	77 1f       	adc	r23, r23
    11be:	88 1f       	adc	r24, r24
    11c0:	99 1f       	adc	r25, r25
    11c2:	88 1c       	adc	r8, r8
    11c4:	99 1c       	adc	r9, r9
    11c6:	ee 1f       	adc	r30, r30
    11c8:	ff 1f       	adc	r31, r31
    11ca:	cc 1f       	adc	r28, r28
    11cc:	dd 1f       	adc	r29, r29
    11ce:	aa 1f       	adc	r26, r26
    11d0:	bb 1f       	adc	r27, r27
    11d2:	8a 14       	cp	r8, r10
    11d4:	9b 04       	cpc	r9, r11
    11d6:	ec 05       	cpc	r30, r12
    11d8:	fd 05       	cpc	r31, r13
    11da:	ce 05       	cpc	r28, r14
    11dc:	df 05       	cpc	r29, r15
    11de:	a0 07       	cpc	r26, r16
    11e0:	b1 07       	cpc	r27, r17
    11e2:	48 f0       	brcs	.+18     	; 0x11f6 <__udivmod64+0x90>
    11e4:	8a 18       	sub	r8, r10
    11e6:	9b 08       	sbc	r9, r11
    11e8:	ec 09       	sbc	r30, r12
    11ea:	fd 09       	sbc	r31, r13
    11ec:	ce 09       	sbc	r28, r14
    11ee:	df 09       	sbc	r29, r15
    11f0:	a0 0b       	sbc	r26, r16
    11f2:	b1 0b       	sbc	r27, r17
    11f4:	21 60       	ori	r18, 0x01	; 1
    11f6:	1a 94       	dec	r1
    11f8:	e1 f6       	brne	.-72     	; 0x11b2 <__udivmod64+0x4c>
    11fa:	2e f4       	brtc	.+10     	; 0x1206 <__udivmod64+0xa0>
    11fc:	94 01       	movw	r18, r8
    11fe:	af 01       	movw	r20, r30
    1200:	be 01       	movw	r22, r28
    1202:	cd 01       	movw	r24, r26
    1204:	00 0c       	add	r0, r0
    1206:	08 95       	ret

00001208 <__negdi2>:
    1208:	60 95       	com	r22
    120a:	70 95       	com	r23
    120c:	80 95       	com	r24
    120e:	90 95       	com	r25
    1210:	30 95       	com	r19
    1212:	40 95       	com	r20
    1214:	50 95       	com	r21
    1216:	21 95       	neg	r18
    1218:	3f 4f       	sbci	r19, 0xFF	; 255
    121a:	4f 4f       	sbci	r20, 0xFF	; 255
    121c:	5f 4f       	sbci	r21, 0xFF	; 255
    121e:	6f 4f       	sbci	r22, 0xFF	; 255
    1220:	7f 4f       	sbci	r23, 0xFF	; 255
    1222:	8f 4f       	sbci	r24, 0xFF	; 255
    1224:	9f 4f       	sbci	r25, 0xFF	; 255
    1226:	08 95       	ret

00001228 <__prologue_saves__>:
    1228:	2f 92       	push	r2
    122a:	3f 92       	push	r3
    122c:	4f 92       	push	r4
    122e:	5f 92       	push	r5
    1230:	6f 92       	push	r6
    1232:	7f 92       	push	r7
    1234:	8f 92       	push	r8
    1236:	9f 92       	push	r9
    1238:	af 92       	push	r10
    123a:	bf 92       	push	r11
    123c:	cf 92       	push	r12
    123e:	df 92       	push	r13
    1240:	ef 92       	push	r14
    1242:	ff 92       	push	r15
    1244:	0f 93       	push	r16
    1246:	1f 93       	push	r17
    1248:	cf 93       	push	r28
    124a:	df 93       	push	r29
    124c:	cd b7       	in	r28, 0x3d	; 61
    124e:	de b7       	in	r29, 0x3e	; 62
    1250:	ca 1b       	sub	r28, r26
    1252:	db 0b       	sbc	r29, r27
    1254:	0f b6       	in	r0, 0x3f	; 63
    1256:	f8 94       	cli
    1258:	de bf       	out	0x3e, r29	; 62
    125a:	0f be       	out	0x3f, r0	; 63
    125c:	cd bf       	out	0x3d, r28	; 61
    125e:	19 94       	eijmp

00001260 <__epilogue_restores__>:
    1260:	2a 88       	ldd	r2, Y+18	; 0x12
    1262:	39 88       	ldd	r3, Y+17	; 0x11
    1264:	48 88       	ldd	r4, Y+16	; 0x10
    1266:	5f 84       	ldd	r5, Y+15	; 0x0f
    1268:	6e 84       	ldd	r6, Y+14	; 0x0e
    126a:	7d 84       	ldd	r7, Y+13	; 0x0d
    126c:	8c 84       	ldd	r8, Y+12	; 0x0c
    126e:	9b 84       	ldd	r9, Y+11	; 0x0b
    1270:	aa 84       	ldd	r10, Y+10	; 0x0a
    1272:	b9 84       	ldd	r11, Y+9	; 0x09
    1274:	c8 84       	ldd	r12, Y+8	; 0x08
    1276:	df 80       	ldd	r13, Y+7	; 0x07
    1278:	ee 80       	ldd	r14, Y+6	; 0x06
    127a:	fd 80       	ldd	r15, Y+5	; 0x05
    127c:	0c 81       	ldd	r16, Y+4	; 0x04
    127e:	1b 81       	ldd	r17, Y+3	; 0x03
    1280:	aa 81       	ldd	r26, Y+2	; 0x02
    1282:	b9 81       	ldd	r27, Y+1	; 0x01
    1284:	ce 0f       	add	r28, r30
    1286:	d1 1d       	adc	r29, r1
    1288:	0f b6       	in	r0, 0x3f	; 63
    128a:	f8 94       	cli
    128c:	de bf       	out	0x3e, r29	; 62
    128e:	0f be       	out	0x3f, r0	; 63
    1290:	cd bf       	out	0x3d, r28	; 61
    1292:	ed 01       	movw	r28, r26
    1294:	08 95       	ret

00001296 <__cmpdi2_s8>:
    1296:	00 24       	eor	r0, r0
    1298:	a7 fd       	sbrc	r26, 7
    129a:	00 94       	com	r0
    129c:	2a 17       	cp	r18, r26
    129e:	30 05       	cpc	r19, r0
    12a0:	40 05       	cpc	r20, r0
    12a2:	50 05       	cpc	r21, r0
    12a4:	60 05       	cpc	r22, r0
    12a6:	70 05       	cpc	r23, r0
    12a8:	80 05       	cpc	r24, r0
    12aa:	90 05       	cpc	r25, r0
    12ac:	08 95       	ret

000012ae <__itoa_ncheck>:
    12ae:	bb 27       	eor	r27, r27
    12b0:	4a 30       	cpi	r20, 0x0A	; 10
    12b2:	31 f4       	brne	.+12     	; 0x12c0 <__itoa_ncheck+0x12>
    12b4:	99 23       	and	r25, r25
    12b6:	22 f4       	brpl	.+8      	; 0x12c0 <__itoa_ncheck+0x12>
    12b8:	bd e2       	ldi	r27, 0x2D	; 45
    12ba:	90 95       	com	r25
    12bc:	81 95       	neg	r24
    12be:	9f 4f       	sbci	r25, 0xFF	; 255
    12c0:	01 c0       	rjmp	.+2      	; 0x12c4 <__utoa_common>

000012c2 <__utoa_ncheck>:
    12c2:	bb 27       	eor	r27, r27

000012c4 <__utoa_common>:
    12c4:	fb 01       	movw	r30, r22
    12c6:	55 27       	eor	r21, r21
    12c8:	aa 27       	eor	r26, r26
    12ca:	88 0f       	add	r24, r24
    12cc:	99 1f       	adc	r25, r25
    12ce:	aa 1f       	adc	r26, r26
    12d0:	a4 17       	cp	r26, r20
    12d2:	10 f0       	brcs	.+4      	; 0x12d8 <__utoa_common+0x14>
    12d4:	a4 1b       	sub	r26, r20
    12d6:	83 95       	inc	r24
    12d8:	50 51       	subi	r21, 0x10	; 16
    12da:	b9 f7       	brne	.-18     	; 0x12ca <__utoa_common+0x6>
    12dc:	a0 5d       	subi	r26, 0xD0	; 208
    12de:	aa 33       	cpi	r26, 0x3A	; 58
    12e0:	08 f0       	brcs	.+2      	; 0x12e4 <__utoa_common+0x20>
    12e2:	a9 5d       	subi	r26, 0xD9	; 217
    12e4:	a1 93       	st	Z+, r26
    12e6:	00 97       	sbiw	r24, 0x00	; 0
    12e8:	79 f7       	brne	.-34     	; 0x12c8 <__utoa_common+0x4>
    12ea:	b1 11       	cpse	r27, r1
    12ec:	b1 93       	st	Z+, r27
    12ee:	11 92       	st	Z+, r1
    12f0:	cb 01       	movw	r24, r22
    12f2:	00 c0       	rjmp	.+0      	; 0x12f4 <strrev>

000012f4 <strrev>:
    12f4:	dc 01       	movw	r26, r24
    12f6:	fc 01       	movw	r30, r24
    12f8:	67 2f       	mov	r22, r23
    12fa:	71 91       	ld	r23, Z+
    12fc:	77 23       	and	r23, r23
    12fe:	e1 f7       	brne	.-8      	; 0x12f8 <strrev+0x4>
    1300:	32 97       	sbiw	r30, 0x02	; 2
    1302:	04 c0       	rjmp	.+8      	; 0x130c <strrev+0x18>
    1304:	7c 91       	ld	r23, X
    1306:	6d 93       	st	X+, r22
    1308:	70 83       	st	Z, r23
    130a:	62 91       	ld	r22, -Z
    130c:	ae 17       	cp	r26, r30
    130e:	bf 07       	cpc	r27, r31
    1310:	c8 f3       	brcs	.-14     	; 0x1304 <strrev+0x10>
    1312:	08 95       	ret

00001314 <_exit>:
    1314:	f8 94       	cli

00001316 <__stop_program>:
    1316:	ff cf       	rjmp	.-2      	; 0x1316 <__stop_program>
