# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 3
attribute \cells_not_processed 1
attribute \src "dut.sv:3.1-15.10"
module \gate
  wire width 10 $auto$module.cpp:650:import_continuous_assign$1
  wire \blk[0].sub.x
  attribute \src "dut.sv:3.13-3.16"
  wire width 10 output 1 \out
  attribute \src "dut.sv:4.16-4.17"
  wire width 4 \x
  connect \x 4'0010
  connect \blk[0].sub.x 1'1
  connect \out $auto$module.cpp:650:import_continuous_assign$1
  connect $auto$module.cpp:650:import_continuous_assign$1 10'0000-00101
end
