Classic Timing Analyzer report for part2
Tue Dec 03 21:19:36 2019
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                             ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From      ; To       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.616 ns                                       ; dime_in   ; ps.s0    ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.625 ns                                       ; ps.s40    ; dime_out ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.218 ns                                      ; nickel_in ; ps.s5    ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s0     ; ps.s25   ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;           ;          ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------+----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                   ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s0  ; ps.s25 ; clk        ; clk      ; None                        ; None                      ; 1.369 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s20 ; ps.s30 ; clk        ; clk      ; None                        ; None                      ; 1.110 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s10 ; ps.s15 ; clk        ; clk      ; None                        ; None                      ; 1.097 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s0  ; ps.s10 ; clk        ; clk      ; None                        ; None                      ; 1.095 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s10 ; ps.s20 ; clk        ; clk      ; None                        ; None                      ; 1.094 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s20 ; ps.s25 ; clk        ; clk      ; None                        ; None                      ; 1.088 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s30 ; ps.s25 ; clk        ; clk      ; None                        ; None                      ; 1.026 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s45 ; ps.s35 ; clk        ; clk      ; None                        ; None                      ; 0.988 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s5  ; ps.s30 ; clk        ; clk      ; None                        ; None                      ; 0.967 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s5  ; ps.s10 ; clk        ; clk      ; None                        ; None                      ; 0.953 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s5  ; ps.s15 ; clk        ; clk      ; None                        ; None                      ; 0.952 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s15 ; ps.s25 ; clk        ; clk      ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s15 ; ps.s20 ; clk        ; clk      ; None                        ; None                      ; 0.951 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s15 ; ps.s40 ; clk        ; clk      ; None                        ; None                      ; 0.853 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s35 ; ps.s25 ; clk        ; clk      ; None                        ; None                      ; 0.843 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s0  ; ps.s5  ; clk        ; clk      ; None                        ; None                      ; 0.836 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s25 ; ps.s0  ; clk        ; clk      ; None                        ; None                      ; 0.724 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s20 ; ps.s45 ; clk        ; clk      ; None                        ; None                      ; 0.701 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s10 ; ps.s35 ; clk        ; clk      ; None                        ; None                      ; 0.678 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s40 ; ps.s30 ; clk        ; clk      ; None                        ; None                      ; 0.659 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s0  ; ps.s0  ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s20 ; ps.s20 ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s15 ; ps.s15 ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s10 ; ps.s10 ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; ps.s5  ; ps.s5  ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------+
; tsu                                                                ;
+-------+--------------+------------+------------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To     ; To Clock ;
+-------+--------------+------------+------------+--------+----------+
; N/A   ; None         ; 4.616 ns   ; dime_in    ; ps.s0  ; clk      ;
; N/A   ; None         ; 4.591 ns   ; dime_in    ; ps.s20 ; clk      ;
; N/A   ; None         ; 4.591 ns   ; dime_in    ; ps.s15 ; clk      ;
; N/A   ; None         ; 4.591 ns   ; dime_in    ; ps.s5  ; clk      ;
; N/A   ; None         ; 4.589 ns   ; dime_in    ; ps.s10 ; clk      ;
; N/A   ; None         ; 4.507 ns   ; dime_in    ; ps.s25 ; clk      ;
; N/A   ; None         ; 4.331 ns   ; dime_in    ; ps.s35 ; clk      ;
; N/A   ; None         ; 4.297 ns   ; dime_in    ; ps.s30 ; clk      ;
; N/A   ; None         ; 3.844 ns   ; dime_in    ; ps.s45 ; clk      ;
; N/A   ; None         ; 3.836 ns   ; dime_in    ; ps.s40 ; clk      ;
; N/A   ; None         ; 1.649 ns   ; quarter_in ; ps.s0  ; clk      ;
; N/A   ; None         ; 1.624 ns   ; quarter_in ; ps.s20 ; clk      ;
; N/A   ; None         ; 1.624 ns   ; quarter_in ; ps.s15 ; clk      ;
; N/A   ; None         ; 1.624 ns   ; quarter_in ; ps.s5  ; clk      ;
; N/A   ; None         ; 1.622 ns   ; quarter_in ; ps.s10 ; clk      ;
; N/A   ; None         ; 1.582 ns   ; quarter_in ; ps.s25 ; clk      ;
; N/A   ; None         ; 1.319 ns   ; quarter_in ; ps.s30 ; clk      ;
; N/A   ; None         ; 1.239 ns   ; nickel_in  ; ps.s35 ; clk      ;
; N/A   ; None         ; 1.186 ns   ; nickel_in  ; ps.s0  ; clk      ;
; N/A   ; None         ; 1.161 ns   ; nickel_in  ; ps.s20 ; clk      ;
; N/A   ; None         ; 1.161 ns   ; nickel_in  ; ps.s15 ; clk      ;
; N/A   ; None         ; 1.161 ns   ; nickel_in  ; ps.s5  ; clk      ;
; N/A   ; None         ; 1.159 ns   ; nickel_in  ; ps.s10 ; clk      ;
; N/A   ; None         ; 1.138 ns   ; nickel_in  ; ps.s25 ; clk      ;
; N/A   ; None         ; 0.915 ns   ; quarter_in ; ps.s40 ; clk      ;
; N/A   ; None         ; 0.914 ns   ; quarter_in ; ps.s45 ; clk      ;
; N/A   ; None         ; 0.751 ns   ; nickel_in  ; ps.s30 ; clk      ;
; N/A   ; None         ; 0.695 ns   ; quarter_in ; ps.s35 ; clk      ;
; N/A   ; None         ; 0.452 ns   ; nickel_in  ; ps.s40 ; clk      ;
; N/A   ; None         ; 0.449 ns   ; nickel_in  ; ps.s45 ; clk      ;
+-------+--------------+------------+------------+--------+----------+


+----------------------------------------------------------------------+
; tco                                                                  ;
+-------+--------------+------------+--------+------------+------------+
; Slack ; Required tco ; Actual tco ; From   ; To         ; From Clock ;
+-------+--------------+------------+--------+------------+------------+
; N/A   ; None         ; 7.625 ns   ; ps.s40 ; dime_out   ; clk        ;
; N/A   ; None         ; 7.427 ns   ; ps.s45 ; dime_out   ; clk        ;
; N/A   ; None         ; 7.405 ns   ; ps.s35 ; dime_out   ; clk        ;
; N/A   ; None         ; 6.697 ns   ; ps.s25 ; candy_out  ; clk        ;
; N/A   ; None         ; 6.671 ns   ; ps.s30 ; nickel_out ; clk        ;
+-------+--------------+------------+--------+------------+------------+


+--------------------------------------------------------------------------+
; th                                                                       ;
+---------------+-------------+-----------+------------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To     ; To Clock ;
+---------------+-------------+-----------+------------+--------+----------+
; N/A           ; None        ; -0.218 ns ; nickel_in  ; ps.s5  ; clk      ;
; N/A           ; None        ; -0.219 ns ; nickel_in  ; ps.s45 ; clk      ;
; N/A           ; None        ; -0.222 ns ; nickel_in  ; ps.s40 ; clk      ;
; N/A           ; None        ; -0.465 ns ; quarter_in ; ps.s35 ; clk      ;
; N/A           ; None        ; -0.521 ns ; nickel_in  ; ps.s30 ; clk      ;
; N/A           ; None        ; -0.684 ns ; quarter_in ; ps.s45 ; clk      ;
; N/A           ; None        ; -0.685 ns ; quarter_in ; ps.s40 ; clk      ;
; N/A           ; None        ; -0.882 ns ; nickel_in  ; ps.s20 ; clk      ;
; N/A           ; None        ; -0.890 ns ; nickel_in  ; ps.s25 ; clk      ;
; N/A           ; None        ; -0.890 ns ; nickel_in  ; ps.s10 ; clk      ;
; N/A           ; None        ; -0.912 ns ; nickel_in  ; ps.s15 ; clk      ;
; N/A           ; None        ; -0.956 ns ; nickel_in  ; ps.s0  ; clk      ;
; N/A           ; None        ; -1.009 ns ; nickel_in  ; ps.s35 ; clk      ;
; N/A           ; None        ; -1.089 ns ; quarter_in ; ps.s30 ; clk      ;
; N/A           ; None        ; -1.352 ns ; quarter_in ; ps.s25 ; clk      ;
; N/A           ; None        ; -1.392 ns ; quarter_in ; ps.s10 ; clk      ;
; N/A           ; None        ; -1.394 ns ; quarter_in ; ps.s20 ; clk      ;
; N/A           ; None        ; -1.394 ns ; quarter_in ; ps.s15 ; clk      ;
; N/A           ; None        ; -1.394 ns ; quarter_in ; ps.s5  ; clk      ;
; N/A           ; None        ; -1.419 ns ; quarter_in ; ps.s0  ; clk      ;
; N/A           ; None        ; -3.606 ns ; dime_in    ; ps.s40 ; clk      ;
; N/A           ; None        ; -3.614 ns ; dime_in    ; ps.s45 ; clk      ;
; N/A           ; None        ; -4.039 ns ; dime_in    ; ps.s10 ; clk      ;
; N/A           ; None        ; -4.046 ns ; dime_in    ; ps.s15 ; clk      ;
; N/A           ; None        ; -4.047 ns ; dime_in    ; ps.s20 ; clk      ;
; N/A           ; None        ; -4.052 ns ; dime_in    ; ps.s25 ; clk      ;
; N/A           ; None        ; -4.067 ns ; dime_in    ; ps.s30 ; clk      ;
; N/A           ; None        ; -4.101 ns ; dime_in    ; ps.s35 ; clk      ;
; N/A           ; None        ; -4.361 ns ; dime_in    ; ps.s5  ; clk      ;
; N/A           ; None        ; -4.386 ns ; dime_in    ; ps.s0  ; clk      ;
+---------------+-------------+-----------+------------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Tue Dec 03 21:19:35 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part2 -c part2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "ps.s0" and destination register "ps.s25"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.369 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y6_N9; Fanout = 4; REG Node = 'ps.s0'
            Info: 2: + IC(0.342 ns) + CELL(0.275 ns) = 0.617 ns; Loc. = LCCOMB_X31_Y6_N26; Fanout = 1; COMB Node = 'Selector5~58'
            Info: 3: + IC(0.248 ns) + CELL(0.420 ns) = 1.285 ns; Loc. = LCCOMB_X31_Y6_N16; Fanout = 1; COMB Node = 'Selector5~60'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.369 ns; Loc. = LCFF_X31_Y6_N17; Fanout = 2; REG Node = 'ps.s25'
            Info: Total cell delay = 0.779 ns ( 56.90 % )
            Info: Total interconnect delay = 0.590 ns ( 43.10 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.692 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X31_Y6_N17; Fanout = 2; REG Node = 'ps.s25'
                Info: Total cell delay = 1.536 ns ( 57.06 % )
                Info: Total interconnect delay = 1.156 ns ( 42.94 % )
            Info: - Longest clock path from clock "clk" to source register is 2.692 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X31_Y6_N9; Fanout = 4; REG Node = 'ps.s0'
                Info: Total cell delay = 1.536 ns ( 57.06 % )
                Info: Total interconnect delay = 1.156 ns ( 42.94 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "ps.s0" (data pin = "dime_in", clock pin = "clk") is 4.616 ns
    Info: + Longest pin to register delay is 7.344 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_AD12; Fanout = 10; PIN Node = 'dime_in'
        Info: 2: + IC(5.255 ns) + CELL(0.420 ns) = 6.525 ns; Loc. = LCCOMB_X31_Y6_N24; Fanout = 5; COMB Node = 'ps~142'
        Info: 3: + IC(0.297 ns) + CELL(0.438 ns) = 7.260 ns; Loc. = LCCOMB_X31_Y6_N8; Fanout = 1; COMB Node = 'Selector0~32'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.344 ns; Loc. = LCFF_X31_Y6_N9; Fanout = 4; REG Node = 'ps.s0'
        Info: Total cell delay = 1.792 ns ( 24.40 % )
        Info: Total interconnect delay = 5.552 ns ( 75.60 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X31_Y6_N9; Fanout = 4; REG Node = 'ps.s0'
        Info: Total cell delay = 1.536 ns ( 57.06 % )
        Info: Total interconnect delay = 1.156 ns ( 42.94 % )
Info: tco from clock "clk" to destination pin "dime_out" through register "ps.s40" is 7.625 ns
    Info: + Longest clock path from clock "clk" to source register is 2.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X31_Y6_N21; Fanout = 2; REG Node = 'ps.s40'
        Info: Total cell delay = 1.536 ns ( 57.06 % )
        Info: Total interconnect delay = 1.156 ns ( 42.94 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.683 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y6_N21; Fanout = 2; REG Node = 'ps.s40'
        Info: 2: + IC(0.518 ns) + CELL(0.438 ns) = 0.956 ns; Loc. = LCCOMB_X32_Y6_N26; Fanout = 1; COMB Node = 'WideOr8~34'
        Info: 3: + IC(0.929 ns) + CELL(2.798 ns) = 4.683 ns; Loc. = PIN_AF13; Fanout = 0; PIN Node = 'dime_out'
        Info: Total cell delay = 3.236 ns ( 69.10 % )
        Info: Total interconnect delay = 1.447 ns ( 30.90 % )
Info: th for register "ps.s5" (data pin = "nickel_in", clock pin = "clk") is -0.218 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.692 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 10; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X31_Y6_N11; Fanout = 4; REG Node = 'ps.s5'
        Info: Total cell delay = 1.536 ns ( 57.06 % )
        Info: Total interconnect delay = 1.156 ns ( 42.94 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.176 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 11; PIN Node = 'nickel_in'
        Info: 2: + IC(1.963 ns) + CELL(0.150 ns) = 3.092 ns; Loc. = LCCOMB_X31_Y6_N10; Fanout = 1; COMB Node = 'Selector1~9'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.176 ns; Loc. = LCFF_X31_Y6_N11; Fanout = 4; REG Node = 'ps.s5'
        Info: Total cell delay = 1.213 ns ( 38.19 % )
        Info: Total interconnect delay = 1.963 ns ( 61.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 185 megabytes
    Info: Processing ended: Tue Dec 03 21:19:36 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


