
260108_Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007df0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000268  08007f90  08007f90  00008f90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080081f8  080081f8  0000a06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080081f8  080081f8  000091f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008200  08008200  0000a06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008200  08008200  00009200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008204  08008204  00009204  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08008208  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004424  2000006c  08008274  0000a06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004490  08008274  0000a490  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d596  00000000  00000000  0000a09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ba9  00000000  00000000  00027632  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001940  00000000  00000000  0002c1e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000138b  00000000  00000000  0002db20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c33f  00000000  00000000  0002eeab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022100  00000000  00000000  0004b1ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009e251  00000000  00000000  0006d2ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010b53b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f9c  00000000  00000000  0010b580  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  0011251c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000006c 	.word	0x2000006c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007f78 	.word	0x08007f78

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000070 	.word	0x20000070
 80001dc:	08007f78 	.word	0x08007f78

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
		StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	20000098 	.word	0x20000098
 80005dc:	20000138 	.word	0x20000138

080005e0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005e0:	b5b0      	push	{r4, r5, r7, lr}
 80005e2:	b09c      	sub	sp, #112	@ 0x70
 80005e4:	af00      	add	r7, sp, #0
	/* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
	/* add queues, ... */
	Model_TrackingInit();
 80005e6:	f001 fa8b 	bl	8001b00 <Model_TrackingInit>
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005ea:	4b27      	ldr	r3, [pc, #156]	@ (8000688 <MX_FREERTOS_Init+0xa8>)
 80005ec:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 80005f0:	461d      	mov	r5, r3
 80005f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005fa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005fe:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f004 f926 	bl	8004856 <osThreadCreate>
 800060a:	4603      	mov	r3, r0
 800060c:	4a1f      	ldr	r2, [pc, #124]	@ (800068c <MX_FREERTOS_Init+0xac>)
 800060e:	6013      	str	r3, [r2, #0]

  /* definition and creation of ListenerTask */
  osThreadDef(ListenerTask, Listener, osPriorityNormal, 0, 128);
 8000610:	4b1f      	ldr	r3, [pc, #124]	@ (8000690 <MX_FREERTOS_Init+0xb0>)
 8000612:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000616:	461d      	mov	r5, r3
 8000618:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800061a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800061c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000620:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ListenerTaskHandle = osThreadCreate(osThread(ListenerTask), NULL);
 8000624:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000628:	2100      	movs	r1, #0
 800062a:	4618      	mov	r0, r3
 800062c:	f004 f913 	bl	8004856 <osThreadCreate>
 8000630:	4603      	mov	r3, r0
 8000632:	4a18      	ldr	r2, [pc, #96]	@ (8000694 <MX_FREERTOS_Init+0xb4>)
 8000634:	6013      	str	r3, [r2, #0]

  /* definition and creation of ControllerTask */
  osThreadDef(ControllerTask, Controller, osPriorityNormal, 0, 128);
 8000636:	4b18      	ldr	r3, [pc, #96]	@ (8000698 <MX_FREERTOS_Init+0xb8>)
 8000638:	f107 041c 	add.w	r4, r7, #28
 800063c:	461d      	mov	r5, r3
 800063e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000640:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000642:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000646:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ControllerTaskHandle = osThreadCreate(osThread(ControllerTask), NULL);
 800064a:	f107 031c 	add.w	r3, r7, #28
 800064e:	2100      	movs	r1, #0
 8000650:	4618      	mov	r0, r3
 8000652:	f004 f900 	bl	8004856 <osThreadCreate>
 8000656:	4603      	mov	r3, r0
 8000658:	4a10      	ldr	r2, [pc, #64]	@ (800069c <MX_FREERTOS_Init+0xbc>)
 800065a:	6013      	str	r3, [r2, #0]

  /* definition and creation of PresenterTask */
  osThreadDef(PresenterTask, Presenter, osPriorityNormal, 0, 128);
 800065c:	4b10      	ldr	r3, [pc, #64]	@ (80006a0 <MX_FREERTOS_Init+0xc0>)
 800065e:	463c      	mov	r4, r7
 8000660:	461d      	mov	r5, r3
 8000662:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000664:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000666:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800066a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  PresenterTaskHandle = osThreadCreate(osThread(PresenterTask), NULL);
 800066e:	463b      	mov	r3, r7
 8000670:	2100      	movs	r1, #0
 8000672:	4618      	mov	r0, r3
 8000674:	f004 f8ef 	bl	8004856 <osThreadCreate>
 8000678:	4603      	mov	r3, r0
 800067a:	4a0a      	ldr	r2, [pc, #40]	@ (80006a4 <MX_FREERTOS_Init+0xc4>)
 800067c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 800067e:	bf00      	nop
 8000680:	3770      	adds	r7, #112	@ 0x70
 8000682:	46bd      	mov	sp, r7
 8000684:	bdb0      	pop	{r4, r5, r7, pc}
 8000686:	bf00      	nop
 8000688:	08007f9c 	.word	0x08007f9c
 800068c:	20000088 	.word	0x20000088
 8000690:	08007fc8 	.word	0x08007fc8
 8000694:	2000008c 	.word	0x2000008c
 8000698:	08007ff4 	.word	0x08007ff4
 800069c:	20000090 	.word	0x20000090
 80006a0:	08008020 	.word	0x08008020
 80006a4:	20000094 	.word	0x20000094

080006a8 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 80006b0:	2001      	movs	r0, #1
 80006b2:	f004 f91c 	bl	80048ee <osDelay>
 80006b6:	e7fb      	b.n	80006b0 <StartDefaultTask+0x8>

080006b8 <Listener>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_Listener */
void Listener(void const * argument)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  Listener_Tracking_Init();
 80006c0:	f001 f9d4 	bl	8001a6c <Listener_Tracking_Init>
  Listener_Tracking_StartReceive();
 80006c4:	f001 f9ec 	bl	8001aa0 <Listener_Tracking_StartReceive>

  for(;;) {
    osDelay(1);
 80006c8:	2001      	movs	r0, #1
 80006ca:	f004 f910 	bl	80048ee <osDelay>
 80006ce:	e7fb      	b.n	80006c8 <Listener+0x10>

080006d0 <Controller>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_Controller */
void Controller(void const * argument)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  Controller_Tracking_Init();
 80006d8:	f000 ffde 	bl	8001698 <Controller_Tracking_Init>

  for(;;) {
    Controller_Tracking_Excute();
 80006dc:	f000 fffa 	bl	80016d4 <Controller_Tracking_Excute>
    osDelay(10);
 80006e0:	200a      	movs	r0, #10
 80006e2:	f004 f904 	bl	80048ee <osDelay>
    Controller_Tracking_Excute();
 80006e6:	bf00      	nop
 80006e8:	e7f8      	b.n	80006dc <Controller+0xc>

080006ea <Presenter>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_Presenter */
void Presenter(void const * argument)
{
 80006ea:	b580      	push	{r7, lr}
 80006ec:	b082      	sub	sp, #8
 80006ee:	af00      	add	r7, sp, #0
 80006f0:	6078      	str	r0, [r7, #4]
  Presenter_Tracking_Init();
 80006f2:	f001 fa45 	bl	8001b80 <Presenter_Tracking_Init>

  for(;;) {
    Presenter_Tracking_Excute();
 80006f6:	f001 fa6f 	bl	8001bd8 <Presenter_Tracking_Excute>
    osDelay(10);
 80006fa:	200a      	movs	r0, #10
 80006fc:	f004 f8f7 	bl	80048ee <osDelay>
    Presenter_Tracking_Excute();
 8000700:	bf00      	nop
 8000702:	e7f8      	b.n	80006f6 <Presenter+0xc>

08000704 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b08a      	sub	sp, #40	@ 0x28
 8000708:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070a:	f107 0314 	add.w	r3, r7, #20
 800070e:	2200      	movs	r2, #0
 8000710:	601a      	str	r2, [r3, #0]
 8000712:	605a      	str	r2, [r3, #4]
 8000714:	609a      	str	r2, [r3, #8]
 8000716:	60da      	str	r2, [r3, #12]
 8000718:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800071a:	2300      	movs	r3, #0
 800071c:	613b      	str	r3, [r7, #16]
 800071e:	4b3b      	ldr	r3, [pc, #236]	@ (800080c <MX_GPIO_Init+0x108>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000722:	4a3a      	ldr	r2, [pc, #232]	@ (800080c <MX_GPIO_Init+0x108>)
 8000724:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000728:	6313      	str	r3, [r2, #48]	@ 0x30
 800072a:	4b38      	ldr	r3, [pc, #224]	@ (800080c <MX_GPIO_Init+0x108>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000732:	613b      	str	r3, [r7, #16]
 8000734:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000736:	2300      	movs	r3, #0
 8000738:	60fb      	str	r3, [r7, #12]
 800073a:	4b34      	ldr	r3, [pc, #208]	@ (800080c <MX_GPIO_Init+0x108>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	4a33      	ldr	r2, [pc, #204]	@ (800080c <MX_GPIO_Init+0x108>)
 8000740:	f043 0301 	orr.w	r3, r3, #1
 8000744:	6313      	str	r3, [r2, #48]	@ 0x30
 8000746:	4b31      	ldr	r3, [pc, #196]	@ (800080c <MX_GPIO_Init+0x108>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074a:	f003 0301 	and.w	r3, r3, #1
 800074e:	60fb      	str	r3, [r7, #12]
 8000750:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000752:	2300      	movs	r3, #0
 8000754:	60bb      	str	r3, [r7, #8]
 8000756:	4b2d      	ldr	r3, [pc, #180]	@ (800080c <MX_GPIO_Init+0x108>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800075a:	4a2c      	ldr	r2, [pc, #176]	@ (800080c <MX_GPIO_Init+0x108>)
 800075c:	f043 0304 	orr.w	r3, r3, #4
 8000760:	6313      	str	r3, [r2, #48]	@ 0x30
 8000762:	4b2a      	ldr	r3, [pc, #168]	@ (800080c <MX_GPIO_Init+0x108>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000766:	f003 0304 	and.w	r3, r3, #4
 800076a:	60bb      	str	r3, [r7, #8]
 800076c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800076e:	2300      	movs	r3, #0
 8000770:	607b      	str	r3, [r7, #4]
 8000772:	4b26      	ldr	r3, [pc, #152]	@ (800080c <MX_GPIO_Init+0x108>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000776:	4a25      	ldr	r2, [pc, #148]	@ (800080c <MX_GPIO_Init+0x108>)
 8000778:	f043 0302 	orr.w	r3, r3, #2
 800077c:	6313      	str	r3, [r2, #48]	@ 0x30
 800077e:	4b23      	ldr	r3, [pc, #140]	@ (800080c <MX_GPIO_Init+0x108>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000782:	f003 0302 	and.w	r3, r3, #2
 8000786:	607b      	str	r3, [r7, #4]
 8000788:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 800078a:	2200      	movs	r2, #0
 800078c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000790:	481f      	ldr	r0, [pc, #124]	@ (8000810 <MX_GPIO_Init+0x10c>)
 8000792:	f001 fdc1 	bl	8002318 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC5 PC6 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_11|GPIO_PIN_12;
 8000796:	f44f 53c3 	mov.w	r3, #6240	@ 0x1860
 800079a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800079c:	2300      	movs	r3, #0
 800079e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a0:	2300      	movs	r3, #0
 80007a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007a4:	f107 0314 	add.w	r3, r7, #20
 80007a8:	4619      	mov	r1, r3
 80007aa:	4819      	ldr	r0, [pc, #100]	@ (8000810 <MX_GPIO_Init+0x10c>)
 80007ac:	f001 fc30 	bl	8002010 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80007b0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007b6:	2300      	movs	r3, #0
 80007b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ba:	2300      	movs	r3, #0
 80007bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007be:	f107 0314 	add.w	r3, r7, #20
 80007c2:	4619      	mov	r1, r3
 80007c4:	4813      	ldr	r0, [pc, #76]	@ (8000814 <MX_GPIO_Init+0x110>)
 80007c6:	f001 fc23 	bl	8002010 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80007ca:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80007ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007d0:	2300      	movs	r3, #0
 80007d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d4:	2300      	movs	r3, #0
 80007d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d8:	f107 0314 	add.w	r3, r7, #20
 80007dc:	4619      	mov	r1, r3
 80007de:	480e      	ldr	r0, [pc, #56]	@ (8000818 <MX_GPIO_Init+0x114>)
 80007e0:	f001 fc16 	bl	8002010 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80007e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ea:	2301      	movs	r3, #1
 80007ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ee:	2300      	movs	r3, #0
 80007f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007f2:	2300      	movs	r3, #0
 80007f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007f6:	f107 0314 	add.w	r3, r7, #20
 80007fa:	4619      	mov	r1, r3
 80007fc:	4804      	ldr	r0, [pc, #16]	@ (8000810 <MX_GPIO_Init+0x10c>)
 80007fe:	f001 fc07 	bl	8002010 <HAL_GPIO_Init>

}
 8000802:	bf00      	nop
 8000804:	3728      	adds	r7, #40	@ 0x28
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	40023800 	.word	0x40023800
 8000810:	40020800 	.word	0x40020800
 8000814:	40020400 	.word	0x40020400
 8000818:	40020000 	.word	0x40020000

0800081c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000820:	4b12      	ldr	r3, [pc, #72]	@ (800086c <MX_I2C1_Init+0x50>)
 8000822:	4a13      	ldr	r2, [pc, #76]	@ (8000870 <MX_I2C1_Init+0x54>)
 8000824:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000826:	4b11      	ldr	r3, [pc, #68]	@ (800086c <MX_I2C1_Init+0x50>)
 8000828:	4a12      	ldr	r2, [pc, #72]	@ (8000874 <MX_I2C1_Init+0x58>)
 800082a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800082c:	4b0f      	ldr	r3, [pc, #60]	@ (800086c <MX_I2C1_Init+0x50>)
 800082e:	2200      	movs	r2, #0
 8000830:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000832:	4b0e      	ldr	r3, [pc, #56]	@ (800086c <MX_I2C1_Init+0x50>)
 8000834:	2200      	movs	r2, #0
 8000836:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000838:	4b0c      	ldr	r3, [pc, #48]	@ (800086c <MX_I2C1_Init+0x50>)
 800083a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800083e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000840:	4b0a      	ldr	r3, [pc, #40]	@ (800086c <MX_I2C1_Init+0x50>)
 8000842:	2200      	movs	r2, #0
 8000844:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000846:	4b09      	ldr	r3, [pc, #36]	@ (800086c <MX_I2C1_Init+0x50>)
 8000848:	2200      	movs	r2, #0
 800084a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800084c:	4b07      	ldr	r3, [pc, #28]	@ (800086c <MX_I2C1_Init+0x50>)
 800084e:	2200      	movs	r2, #0
 8000850:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000852:	4b06      	ldr	r3, [pc, #24]	@ (800086c <MX_I2C1_Init+0x50>)
 8000854:	2200      	movs	r2, #0
 8000856:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000858:	4804      	ldr	r0, [pc, #16]	@ (800086c <MX_I2C1_Init+0x50>)
 800085a:	f001 fd77 	bl	800234c <HAL_I2C_Init>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000864:	f000 f924 	bl	8000ab0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000868:	bf00      	nop
 800086a:	bd80      	pop	{r7, pc}
 800086c:	20000338 	.word	0x20000338
 8000870:	40005400 	.word	0x40005400
 8000874:	000186a0 	.word	0x000186a0

08000878 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08a      	sub	sp, #40	@ 0x28
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000880:	f107 0314 	add.w	r3, r7, #20
 8000884:	2200      	movs	r2, #0
 8000886:	601a      	str	r2, [r3, #0]
 8000888:	605a      	str	r2, [r3, #4]
 800088a:	609a      	str	r2, [r3, #8]
 800088c:	60da      	str	r2, [r3, #12]
 800088e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a19      	ldr	r2, [pc, #100]	@ (80008fc <HAL_I2C_MspInit+0x84>)
 8000896:	4293      	cmp	r3, r2
 8000898:	d12c      	bne.n	80008f4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800089a:	2300      	movs	r3, #0
 800089c:	613b      	str	r3, [r7, #16]
 800089e:	4b18      	ldr	r3, [pc, #96]	@ (8000900 <HAL_I2C_MspInit+0x88>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a2:	4a17      	ldr	r2, [pc, #92]	@ (8000900 <HAL_I2C_MspInit+0x88>)
 80008a4:	f043 0302 	orr.w	r3, r3, #2
 80008a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008aa:	4b15      	ldr	r3, [pc, #84]	@ (8000900 <HAL_I2C_MspInit+0x88>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ae:	f003 0302 	and.w	r3, r3, #2
 80008b2:	613b      	str	r3, [r7, #16]
 80008b4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80008b6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80008ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008bc:	2312      	movs	r3, #18
 80008be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c0:	2300      	movs	r3, #0
 80008c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008c4:	2303      	movs	r3, #3
 80008c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80008c8:	2304      	movs	r3, #4
 80008ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008cc:	f107 0314 	add.w	r3, r7, #20
 80008d0:	4619      	mov	r1, r3
 80008d2:	480c      	ldr	r0, [pc, #48]	@ (8000904 <HAL_I2C_MspInit+0x8c>)
 80008d4:	f001 fb9c 	bl	8002010 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80008d8:	2300      	movs	r3, #0
 80008da:	60fb      	str	r3, [r7, #12]
 80008dc:	4b08      	ldr	r3, [pc, #32]	@ (8000900 <HAL_I2C_MspInit+0x88>)
 80008de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008e0:	4a07      	ldr	r2, [pc, #28]	@ (8000900 <HAL_I2C_MspInit+0x88>)
 80008e2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80008e6:	6413      	str	r3, [r2, #64]	@ 0x40
 80008e8:	4b05      	ldr	r3, [pc, #20]	@ (8000900 <HAL_I2C_MspInit+0x88>)
 80008ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80008f0:	60fb      	str	r3, [r7, #12]
 80008f2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80008f4:	bf00      	nop
 80008f6:	3728      	adds	r7, #40	@ 0x28
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	40005400 	.word	0x40005400
 8000900:	40023800 	.word	0x40023800
 8000904:	40020400 	.word	0x40020400

08000908 <_write>:
/* USER CODE BEGIN 0 */
/**
  * @brief printf redirection to UART2
  */
int _write(int file, char *ptr, int len)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b084      	sub	sp, #16
 800090c:	af00      	add	r7, sp, #0
 800090e:	60f8      	str	r0, [r7, #12]
 8000910:	60b9      	str	r1, [r7, #8]
 8000912:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, 10);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	b29a      	uxth	r2, r3
 8000918:	230a      	movs	r3, #10
 800091a:	68b9      	ldr	r1, [r7, #8]
 800091c:	4803      	ldr	r0, [pc, #12]	@ (800092c <_write+0x24>)
 800091e:	f003 fbad 	bl	800407c <HAL_UART_Transmit>
    return len;
 8000922:	687b      	ldr	r3, [r7, #4]
}
 8000924:	4618      	mov	r0, r3
 8000926:	3710      	adds	r7, #16
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	2000051c 	.word	0x2000051c

08000930 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000934:	f001 fa48 	bl	8001dc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000938:	f000 f830 	bl	800099c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800093c:	f7ff fee2 	bl	8000704 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000940:	f7ff ff6c 	bl	800081c <MX_I2C1_Init>
  MX_TIM1_Init();
 8000944:	f000 fb38 	bl	8000fb8 <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8000948:	f000 fd60 	bl	800140c <MX_USART2_UART_Init>
  MX_TIM2_Init();
 800094c:	f000 fb84 	bl	8001058 <MX_TIM2_Init>
  MX_SPI1_Init();
 8000950:	f000 f8b4 	bl	8000abc <MX_SPI1_Init>
  MX_TIM3_Init();
 8000954:	f000 fc00 	bl	8001158 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // UART test message
  printf("\r\n");
 8000958:	480c      	ldr	r0, [pc, #48]	@ (800098c <main+0x5c>)
 800095a:	f006 fc3f 	bl	80071dc <puts>
  printf("========================================\r\n");
 800095e:	480c      	ldr	r0, [pc, #48]	@ (8000990 <main+0x60>)
 8000960:	f006 fc3c 	bl	80071dc <puts>
  printf("  STM32 System Initialized\r\n");
 8000964:	480b      	ldr	r0, [pc, #44]	@ (8000994 <main+0x64>)
 8000966:	f006 fc39 	bl	80071dc <puts>
  printf("  UART2 Working - Baud: 115200\r\n");
 800096a:	480b      	ldr	r0, [pc, #44]	@ (8000998 <main+0x68>)
 800096c:	f006 fc36 	bl	80071dc <puts>
  printf("========================================\r\n");
 8000970:	4807      	ldr	r0, [pc, #28]	@ (8000990 <main+0x60>)
 8000972:	f006 fc33 	bl	80071dc <puts>
  printf("\r\n");
 8000976:	4805      	ldr	r0, [pc, #20]	@ (800098c <main+0x5c>)
 8000978:	f006 fc30 	bl	80071dc <puts>

  /* Model Queue/Pool initialization */
  extern void Model_TrackingInit(void);
  Model_TrackingInit();
 800097c:	f001 f8c0 	bl	8001b00 <Model_TrackingInit>

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000980:	f7ff fe2e 	bl	80005e0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000984:	f003 ff60 	bl	8004848 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000988:	bf00      	nop
 800098a:	e7fd      	b.n	8000988 <main+0x58>
 800098c:	0800803c 	.word	0x0800803c
 8000990:	08008040 	.word	0x08008040
 8000994:	0800806c 	.word	0x0800806c
 8000998:	08008088 	.word	0x08008088

0800099c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b094      	sub	sp, #80	@ 0x50
 80009a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009a2:	f107 0320 	add.w	r3, r7, #32
 80009a6:	2230      	movs	r2, #48	@ 0x30
 80009a8:	2100      	movs	r1, #0
 80009aa:	4618      	mov	r0, r3
 80009ac:	f006 fcf6 	bl	800739c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009b0:	f107 030c 	add.w	r3, r7, #12
 80009b4:	2200      	movs	r2, #0
 80009b6:	601a      	str	r2, [r3, #0]
 80009b8:	605a      	str	r2, [r3, #4]
 80009ba:	609a      	str	r2, [r3, #8]
 80009bc:	60da      	str	r2, [r3, #12]
 80009be:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80009c0:	2300      	movs	r3, #0
 80009c2:	60bb      	str	r3, [r7, #8]
 80009c4:	4b27      	ldr	r3, [pc, #156]	@ (8000a64 <SystemClock_Config+0xc8>)
 80009c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009c8:	4a26      	ldr	r2, [pc, #152]	@ (8000a64 <SystemClock_Config+0xc8>)
 80009ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80009d0:	4b24      	ldr	r3, [pc, #144]	@ (8000a64 <SystemClock_Config+0xc8>)
 80009d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009d8:	60bb      	str	r3, [r7, #8]
 80009da:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009dc:	2300      	movs	r3, #0
 80009de:	607b      	str	r3, [r7, #4]
 80009e0:	4b21      	ldr	r3, [pc, #132]	@ (8000a68 <SystemClock_Config+0xcc>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a20      	ldr	r2, [pc, #128]	@ (8000a68 <SystemClock_Config+0xcc>)
 80009e6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80009ea:	6013      	str	r3, [r2, #0]
 80009ec:	4b1e      	ldr	r3, [pc, #120]	@ (8000a68 <SystemClock_Config+0xcc>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009f4:	607b      	str	r3, [r7, #4]
 80009f6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009f8:	2301      	movs	r3, #1
 80009fa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000a00:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a02:	2302      	movs	r3, #2
 8000a04:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a06:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000a0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000a0c:	2304      	movs	r3, #4
 8000a0e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000a10:	2364      	movs	r3, #100	@ 0x64
 8000a12:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a14:	2302      	movs	r3, #2
 8000a16:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000a18:	2304      	movs	r3, #4
 8000a1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a1c:	f107 0320 	add.w	r3, r7, #32
 8000a20:	4618      	mov	r0, r3
 8000a22:	f001 fdd7 	bl	80025d4 <HAL_RCC_OscConfig>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a2c:	f000 f840 	bl	8000ab0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a30:	230f      	movs	r3, #15
 8000a32:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a34:	2302      	movs	r3, #2
 8000a36:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a38:	2300      	movs	r3, #0
 8000a3a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a40:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a42:	2300      	movs	r3, #0
 8000a44:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000a46:	f107 030c 	add.w	r3, r7, #12
 8000a4a:	2103      	movs	r1, #3
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f002 f839 	bl	8002ac4 <HAL_RCC_ClockConfig>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000a58:	f000 f82a 	bl	8000ab0 <Error_Handler>
  }
}
 8000a5c:	bf00      	nop
 8000a5e:	3750      	adds	r7, #80	@ 0x50
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	40023800 	.word	0x40023800
 8000a68:	40007000 	.word	0x40007000

08000a6c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a0a      	ldr	r2, [pc, #40]	@ (8000aa4 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	d101      	bne.n	8000a82 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000a7e:	f001 f9c5 	bl	8001e0c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if (htim->Instance == TIM3) {
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a08      	ldr	r2, [pc, #32]	@ (8000aa8 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000a88:	4293      	cmp	r3, r2
 8000a8a:	d106      	bne.n	8000a9a <HAL_TIM_PeriodElapsedCallback+0x2e>
		// TIM3 인터럽트 (20ms 주기)로 EVENT_SERVO_TICK 발행
		// → Servo 업데이트를 20ms 주기로 정확하게 제어
		osMessagePut(trackingEventMsgBox, EVENT_SERVO_TICK, 0);
 8000a8c:	4b07      	ldr	r3, [pc, #28]	@ (8000aac <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	2200      	movs	r2, #0
 8000a92:	2105      	movs	r1, #5
 8000a94:	4618      	mov	r0, r3
 8000a96:	f004 f867 	bl	8004b68 <osMessagePut>
	}
  /* USER CODE END Callback 1 */
}
 8000a9a:	bf00      	nop
 8000a9c:	3708      	adds	r7, #8
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}
 8000aa2:	bf00      	nop
 8000aa4:	40014800 	.word	0x40014800
 8000aa8:	40000400 	.word	0x40000400
 8000aac:	200005bc 	.word	0x200005bc

08000ab0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ab4:	b672      	cpsid	i
}
 8000ab6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000ab8:	bf00      	nop
 8000aba:	e7fd      	b.n	8000ab8 <Error_Handler+0x8>

08000abc <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000ac0:	4b17      	ldr	r3, [pc, #92]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000ac2:	4a18      	ldr	r2, [pc, #96]	@ (8000b24 <MX_SPI1_Init+0x68>)
 8000ac4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ac6:	4b16      	ldr	r3, [pc, #88]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000ac8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000acc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ace:	4b14      	ldr	r3, [pc, #80]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ad4:	4b12      	ldr	r3, [pc, #72]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ada:	4b11      	ldr	r3, [pc, #68]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ae6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000ae8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000aec:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000aee:	4b0c      	ldr	r3, [pc, #48]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000af4:	4b0a      	ldr	r3, [pc, #40]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000afa:	4b09      	ldr	r3, [pc, #36]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b00:	4b07      	ldr	r3, [pc, #28]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000b06:	4b06      	ldr	r3, [pc, #24]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000b08:	220a      	movs	r2, #10
 8000b0a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b0c:	4804      	ldr	r0, [pc, #16]	@ (8000b20 <MX_SPI1_Init+0x64>)
 8000b0e:	f002 fa2b 	bl	8002f68 <HAL_SPI_Init>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000b18:	f7ff ffca 	bl	8000ab0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b1c:	bf00      	nop
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	2000038c 	.word	0x2000038c
 8000b24:	40013000 	.word	0x40013000

08000b28 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b08a      	sub	sp, #40	@ 0x28
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b30:	f107 0314 	add.w	r3, r7, #20
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	605a      	str	r2, [r3, #4]
 8000b3a:	609a      	str	r2, [r3, #8]
 8000b3c:	60da      	str	r2, [r3, #12]
 8000b3e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a1d      	ldr	r2, [pc, #116]	@ (8000bbc <HAL_SPI_MspInit+0x94>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d133      	bne.n	8000bb2 <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	613b      	str	r3, [r7, #16]
 8000b4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000bc0 <HAL_SPI_MspInit+0x98>)
 8000b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b52:	4a1b      	ldr	r2, [pc, #108]	@ (8000bc0 <HAL_SPI_MspInit+0x98>)
 8000b54:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000b58:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b5a:	4b19      	ldr	r3, [pc, #100]	@ (8000bc0 <HAL_SPI_MspInit+0x98>)
 8000b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b5e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000b62:	613b      	str	r3, [r7, #16]
 8000b64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b66:	2300      	movs	r3, #0
 8000b68:	60fb      	str	r3, [r7, #12]
 8000b6a:	4b15      	ldr	r3, [pc, #84]	@ (8000bc0 <HAL_SPI_MspInit+0x98>)
 8000b6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6e:	4a14      	ldr	r2, [pc, #80]	@ (8000bc0 <HAL_SPI_MspInit+0x98>)
 8000b70:	f043 0301 	orr.w	r3, r3, #1
 8000b74:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b76:	4b12      	ldr	r3, [pc, #72]	@ (8000bc0 <HAL_SPI_MspInit+0x98>)
 8000b78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b7a:	f003 0301 	and.w	r3, r3, #1
 8000b7e:	60fb      	str	r3, [r7, #12]
 8000b80:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000b82:	23e0      	movs	r3, #224	@ 0xe0
 8000b84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b86:	2302      	movs	r3, #2
 8000b88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b8e:	2303      	movs	r3, #3
 8000b90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b92:	2305      	movs	r3, #5
 8000b94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b96:	f107 0314 	add.w	r3, r7, #20
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	4809      	ldr	r0, [pc, #36]	@ (8000bc4 <HAL_SPI_MspInit+0x9c>)
 8000b9e:	f001 fa37 	bl	8002010 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	2105      	movs	r1, #5
 8000ba6:	2023      	movs	r0, #35	@ 0x23
 8000ba8:	f001 fa08 	bl	8001fbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000bac:	2023      	movs	r0, #35	@ 0x23
 8000bae:	f001 fa21 	bl	8001ff4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000bb2:	bf00      	nop
 8000bb4:	3728      	adds	r7, #40	@ 0x28
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	40013000 	.word	0x40013000
 8000bc0:	40023800 	.word	0x40023800
 8000bc4:	40020000 	.word	0x40020000

08000bc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bce:	2300      	movs	r3, #0
 8000bd0:	607b      	str	r3, [r7, #4]
 8000bd2:	4b12      	ldr	r3, [pc, #72]	@ (8000c1c <HAL_MspInit+0x54>)
 8000bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000bd6:	4a11      	ldr	r2, [pc, #68]	@ (8000c1c <HAL_MspInit+0x54>)
 8000bd8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000bdc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000bde:	4b0f      	ldr	r3, [pc, #60]	@ (8000c1c <HAL_MspInit+0x54>)
 8000be0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000be2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000be6:	607b      	str	r3, [r7, #4]
 8000be8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bea:	2300      	movs	r3, #0
 8000bec:	603b      	str	r3, [r7, #0]
 8000bee:	4b0b      	ldr	r3, [pc, #44]	@ (8000c1c <HAL_MspInit+0x54>)
 8000bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bf2:	4a0a      	ldr	r2, [pc, #40]	@ (8000c1c <HAL_MspInit+0x54>)
 8000bf4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bf8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bfa:	4b08      	ldr	r3, [pc, #32]	@ (8000c1c <HAL_MspInit+0x54>)
 8000bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c02:	603b      	str	r3, [r7, #0]
 8000c04:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c06:	2200      	movs	r2, #0
 8000c08:	210f      	movs	r1, #15
 8000c0a:	f06f 0001 	mvn.w	r0, #1
 8000c0e:	f001 f9d5 	bl	8001fbc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c12:	bf00      	nop
 8000c14:	3708      	adds	r7, #8
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	40023800 	.word	0x40023800

08000c20 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b08c      	sub	sp, #48	@ 0x30
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000c30:	2300      	movs	r3, #0
 8000c32:	60bb      	str	r3, [r7, #8]
 8000c34:	4b2e      	ldr	r3, [pc, #184]	@ (8000cf0 <HAL_InitTick+0xd0>)
 8000c36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c38:	4a2d      	ldr	r2, [pc, #180]	@ (8000cf0 <HAL_InitTick+0xd0>)
 8000c3a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c3e:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c40:	4b2b      	ldr	r3, [pc, #172]	@ (8000cf0 <HAL_InitTick+0xd0>)
 8000c42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c44:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000c48:	60bb      	str	r3, [r7, #8]
 8000c4a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000c4c:	f107 020c 	add.w	r2, r7, #12
 8000c50:	f107 0310 	add.w	r3, r7, #16
 8000c54:	4611      	mov	r1, r2
 8000c56:	4618      	mov	r0, r3
 8000c58:	f002 f954 	bl	8002f04 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000c5c:	f002 f93e 	bl	8002edc <HAL_RCC_GetPCLK2Freq>
 8000c60:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000c62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c64:	4a23      	ldr	r2, [pc, #140]	@ (8000cf4 <HAL_InitTick+0xd4>)
 8000c66:	fba2 2303 	umull	r2, r3, r2, r3
 8000c6a:	0c9b      	lsrs	r3, r3, #18
 8000c6c:	3b01      	subs	r3, #1
 8000c6e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000c70:	4b21      	ldr	r3, [pc, #132]	@ (8000cf8 <HAL_InitTick+0xd8>)
 8000c72:	4a22      	ldr	r2, [pc, #136]	@ (8000cfc <HAL_InitTick+0xdc>)
 8000c74:	601a      	str	r2, [r3, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8000c76:	4b20      	ldr	r3, [pc, #128]	@ (8000cf8 <HAL_InitTick+0xd8>)
 8000c78:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000c7c:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8000c7e:	4a1e      	ldr	r2, [pc, #120]	@ (8000cf8 <HAL_InitTick+0xd8>)
 8000c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000c82:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8000c84:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf8 <HAL_InitTick+0xd8>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c8a:	4b1b      	ldr	r3, [pc, #108]	@ (8000cf8 <HAL_InitTick+0xd8>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c90:	4b19      	ldr	r3, [pc, #100]	@ (8000cf8 <HAL_InitTick+0xd8>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8000c96:	4818      	ldr	r0, [pc, #96]	@ (8000cf8 <HAL_InitTick+0xd8>)
 8000c98:	f002 f9ef 	bl	800307a <HAL_TIM_Base_Init>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000ca2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d11b      	bne.n	8000ce2 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8000caa:	4813      	ldr	r0, [pc, #76]	@ (8000cf8 <HAL_InitTick+0xd8>)
 8000cac:	f002 fa34 	bl	8003118 <HAL_TIM_Base_Start_IT>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000cb6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d111      	bne.n	8000ce2 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000cbe:	201a      	movs	r0, #26
 8000cc0:	f001 f998 	bl	8001ff4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	2b0f      	cmp	r3, #15
 8000cc8:	d808      	bhi.n	8000cdc <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8000cca:	2200      	movs	r2, #0
 8000ccc:	6879      	ldr	r1, [r7, #4]
 8000cce:	201a      	movs	r0, #26
 8000cd0:	f001 f974 	bl	8001fbc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cd4:	4a0a      	ldr	r2, [pc, #40]	@ (8000d00 <HAL_InitTick+0xe0>)
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	6013      	str	r3, [r2, #0]
 8000cda:	e002      	b.n	8000ce2 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000ce2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	3730      	adds	r7, #48	@ 0x30
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	40023800 	.word	0x40023800
 8000cf4:	431bde83 	.word	0x431bde83
 8000cf8:	200003e4 	.word	0x200003e4
 8000cfc:	40014800 	.word	0x40014800
 8000d00:	20000004 	.word	0x20000004

08000d04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d08:	bf00      	nop
 8000d0a:	e7fd      	b.n	8000d08 <NMI_Handler+0x4>

08000d0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d10:	bf00      	nop
 8000d12:	e7fd      	b.n	8000d10 <HardFault_Handler+0x4>

08000d14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d18:	bf00      	nop
 8000d1a:	e7fd      	b.n	8000d18 <MemManage_Handler+0x4>

08000d1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d20:	bf00      	nop
 8000d22:	e7fd      	b.n	8000d20 <BusFault_Handler+0x4>

08000d24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d28:	bf00      	nop
 8000d2a:	e7fd      	b.n	8000d28 <UsageFault_Handler+0x4>

08000d2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
	...

08000d3c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d40:	4802      	ldr	r0, [pc, #8]	@ (8000d4c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000d42:	f002 fb55 	bl	80033f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000d46:	bf00      	nop
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	20000444 	.word	0x20000444

08000d50 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000d54:	4803      	ldr	r0, [pc, #12]	@ (8000d64 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 8000d56:	f002 fb4b 	bl	80033f0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 8000d5a:	4803      	ldr	r0, [pc, #12]	@ (8000d68 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 8000d5c:	f002 fb48 	bl	80033f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000d60:	bf00      	nop
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	20000444 	.word	0x20000444
 8000d68:	200003e4 	.word	0x200003e4

08000d6c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000d70:	4802      	ldr	r0, [pc, #8]	@ (8000d7c <TIM3_IRQHandler+0x10>)
 8000d72:	f002 fb3d 	bl	80033f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000d76:	bf00      	nop
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	200004d4 	.word	0x200004d4

08000d80 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b082      	sub	sp, #8
 8000d84:	af00      	add	r7, sp, #0
  extern osMessageQId trackingEventMsgBox;

  static uint8_t tx_index = 0;
  static uint8_t rx_index = 0;

  uint32_t sr = SPI1->SR;
 8000d86:	4b36      	ldr	r3, [pc, #216]	@ (8000e60 <SPI1_IRQHandler+0xe0>)
 8000d88:	689b      	ldr	r3, [r3, #8]
 8000d8a:	607b      	str	r3, [r7, #4]

  // RXNE: 수신 데이터 있음
  if (sr & SPI_SR_RXNE) {
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	f003 0301 	and.w	r3, r3, #1
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d010      	beq.n	8000db8 <SPI1_IRQHandler+0x38>
      uint8_t data = (uint8_t)SPI1->DR;  // DR 읽기로 RXNE 플래그 클리어
 8000d96:	4b32      	ldr	r3, [pc, #200]	@ (8000e60 <SPI1_IRQHandler+0xe0>)
 8000d98:	68db      	ldr	r3, [r3, #12]
 8000d9a:	70fb      	strb	r3, [r7, #3]
      if (rx_index < 4) {
 8000d9c:	4b31      	ldr	r3, [pc, #196]	@ (8000e64 <SPI1_IRQHandler+0xe4>)
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	2b03      	cmp	r3, #3
 8000da2:	d809      	bhi.n	8000db8 <SPI1_IRQHandler+0x38>
          rx_buff[rx_index++] = data;
 8000da4:	4b2f      	ldr	r3, [pc, #188]	@ (8000e64 <SPI1_IRQHandler+0xe4>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	1c5a      	adds	r2, r3, #1
 8000daa:	b2d1      	uxtb	r1, r2
 8000dac:	4a2d      	ldr	r2, [pc, #180]	@ (8000e64 <SPI1_IRQHandler+0xe4>)
 8000dae:	7011      	strb	r1, [r2, #0]
 8000db0:	4619      	mov	r1, r3
 8000db2:	4a2d      	ldr	r2, [pc, #180]	@ (8000e68 <SPI1_IRQHandler+0xe8>)
 8000db4:	78fb      	ldrb	r3, [r7, #3]
 8000db6:	5453      	strb	r3, [r2, r1]
      }
  }

  // TXE: 송신 버퍼 비어있음
  if (sr & SPI_SR_TXE) {
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	f003 0302 	and.w	r3, r3, #2
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d00e      	beq.n	8000de0 <SPI1_IRQHandler+0x60>
      if (tx_index < 4) {
 8000dc2:	4b2a      	ldr	r3, [pc, #168]	@ (8000e6c <SPI1_IRQHandler+0xec>)
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	2b03      	cmp	r3, #3
 8000dc8:	d80a      	bhi.n	8000de0 <SPI1_IRQHandler+0x60>
          SPI1->DR = tx_buff[tx_index++];  // DR 쓰기로 TXE 플래그 클리어
 8000dca:	4b28      	ldr	r3, [pc, #160]	@ (8000e6c <SPI1_IRQHandler+0xec>)
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	1c5a      	adds	r2, r3, #1
 8000dd0:	b2d1      	uxtb	r1, r2
 8000dd2:	4a26      	ldr	r2, [pc, #152]	@ (8000e6c <SPI1_IRQHandler+0xec>)
 8000dd4:	7011      	strb	r1, [r2, #0]
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	4b25      	ldr	r3, [pc, #148]	@ (8000e70 <SPI1_IRQHandler+0xf0>)
 8000dda:	5c9a      	ldrb	r2, [r3, r2]
 8000ddc:	4b20      	ldr	r3, [pc, #128]	@ (8000e60 <SPI1_IRQHandler+0xe0>)
 8000dde:	60da      	str	r2, [r3, #12]
      }
  }

  // 4바이트 송수신 완료
  if (tx_index >= 4 && rx_index >= 4) {
 8000de0:	4b22      	ldr	r3, [pc, #136]	@ (8000e6c <SPI1_IRQHandler+0xec>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	2b03      	cmp	r3, #3
 8000de6:	d936      	bls.n	8000e56 <SPI1_IRQHandler+0xd6>
 8000de8:	4b1e      	ldr	r3, [pc, #120]	@ (8000e64 <SPI1_IRQHandler+0xe4>)
 8000dea:	781b      	ldrb	r3, [r3, #0]
 8000dec:	2b03      	cmp	r3, #3
 8000dee:	d932      	bls.n	8000e56 <SPI1_IRQHandler+0xd6>
      g_isr_count++;  // ISR 카운터 증가
 8000df0:	4b20      	ldr	r3, [pc, #128]	@ (8000e74 <SPI1_IRQHandler+0xf4>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	3301      	adds	r3, #1
 8000df6:	4a1f      	ldr	r2, [pc, #124]	@ (8000e74 <SPI1_IRQHandler+0xf4>)
 8000df8:	6013      	str	r3, [r2, #0]

      // 1. CS High (전송 완료)
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 8000dfa:	2201      	movs	r2, #1
 8000dfc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e00:	481d      	ldr	r0, [pc, #116]	@ (8000e78 <SPI1_IRQHandler+0xf8>)
 8000e02:	f001 fa89 	bl	8002318 <HAL_GPIO_WritePin>

      // 2. 데이터 조립
      g_rx_packet_tracking.raw = (rx_buff[0] << 24) | (rx_buff[1] << 16) |
 8000e06:	4b18      	ldr	r3, [pc, #96]	@ (8000e68 <SPI1_IRQHandler+0xe8>)
 8000e08:	781b      	ldrb	r3, [r3, #0]
 8000e0a:	061a      	lsls	r2, r3, #24
 8000e0c:	4b16      	ldr	r3, [pc, #88]	@ (8000e68 <SPI1_IRQHandler+0xe8>)
 8000e0e:	785b      	ldrb	r3, [r3, #1]
 8000e10:	041b      	lsls	r3, r3, #16
 8000e12:	431a      	orrs	r2, r3
                                 (rx_buff[2] << 8) | rx_buff[3];
 8000e14:	4b14      	ldr	r3, [pc, #80]	@ (8000e68 <SPI1_IRQHandler+0xe8>)
 8000e16:	789b      	ldrb	r3, [r3, #2]
 8000e18:	021b      	lsls	r3, r3, #8
      g_rx_packet_tracking.raw = (rx_buff[0] << 24) | (rx_buff[1] << 16) |
 8000e1a:	4313      	orrs	r3, r2
                                 (rx_buff[2] << 8) | rx_buff[3];
 8000e1c:	4a12      	ldr	r2, [pc, #72]	@ (8000e68 <SPI1_IRQHandler+0xe8>)
 8000e1e:	78d2      	ldrb	r2, [r2, #3]
 8000e20:	4313      	orrs	r3, r2
 8000e22:	461a      	mov	r2, r3
      g_rx_packet_tracking.raw = (rx_buff[0] << 24) | (rx_buff[1] << 16) |
 8000e24:	4b15      	ldr	r3, [pc, #84]	@ (8000e7c <SPI1_IRQHandler+0xfc>)
 8000e26:	601a      	str	r2, [r3, #0]

      // 3. Event 발행 (FreeRTOS ISR-safe)
      osMessagePut(trackingEventMsgBox, EVENT_FPGA_DATA_RECEIVED, 0);
 8000e28:	4b15      	ldr	r3, [pc, #84]	@ (8000e80 <SPI1_IRQHandler+0x100>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	2101      	movs	r1, #1
 8000e30:	4618      	mov	r0, r3
 8000e32:	f003 fe99 	bl	8004b68 <osMessagePut>

      // 4. 다음 수신 준비 (연속 수신)
      tx_index = 0;
 8000e36:	4b0d      	ldr	r3, [pc, #52]	@ (8000e6c <SPI1_IRQHandler+0xec>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	701a      	strb	r2, [r3, #0]
      rx_index = 0;
 8000e3c:	4b09      	ldr	r3, [pc, #36]	@ (8000e64 <SPI1_IRQHandler+0xe4>)
 8000e3e:	2200      	movs	r2, #0
 8000e40:	701a      	strb	r2, [r3, #0]
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);  // CS Low
 8000e42:	2200      	movs	r2, #0
 8000e44:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000e48:	480b      	ldr	r0, [pc, #44]	@ (8000e78 <SPI1_IRQHandler+0xf8>)
 8000e4a:	f001 fa65 	bl	8002318 <HAL_GPIO_WritePin>
      SPI1->DR = tx_buff[0];  // 첫 바이트 전송 시작
 8000e4e:	4b08      	ldr	r3, [pc, #32]	@ (8000e70 <SPI1_IRQHandler+0xf0>)
 8000e50:	781a      	ldrb	r2, [r3, #0]
 8000e52:	4b03      	ldr	r3, [pc, #12]	@ (8000e60 <SPI1_IRQHandler+0xe0>)
 8000e54:	60da      	str	r2, [r3, #12]
  }

  return;  // HAL_SPI_IRQHandler 호출 안 함 (직접 처리)
 8000e56:	bf00      	nop
  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	40013000 	.word	0x40013000
 8000e64:	2000043c 	.word	0x2000043c
 8000e68:	20000434 	.word	0x20000434
 8000e6c:	2000043d 	.word	0x2000043d
 8000e70:	20000438 	.word	0x20000438
 8000e74:	2000042c 	.word	0x2000042c
 8000e78:	40020800 	.word	0x40020800
 8000e7c:	20000430 	.word	0x20000430
 8000e80:	200005bc 	.word	0x200005bc

08000e84 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b086      	sub	sp, #24
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	60f8      	str	r0, [r7, #12]
 8000e8c:	60b9      	str	r1, [r7, #8]
 8000e8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e90:	2300      	movs	r3, #0
 8000e92:	617b      	str	r3, [r7, #20]
 8000e94:	e00a      	b.n	8000eac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e96:	f3af 8000 	nop.w
 8000e9a:	4601      	mov	r1, r0
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	1c5a      	adds	r2, r3, #1
 8000ea0:	60ba      	str	r2, [r7, #8]
 8000ea2:	b2ca      	uxtb	r2, r1
 8000ea4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ea6:	697b      	ldr	r3, [r7, #20]
 8000ea8:	3301      	adds	r3, #1
 8000eaa:	617b      	str	r3, [r7, #20]
 8000eac:	697a      	ldr	r2, [r7, #20]
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	429a      	cmp	r2, r3
 8000eb2:	dbf0      	blt.n	8000e96 <_read+0x12>
  }

  return len;
 8000eb4:	687b      	ldr	r3, [r7, #4]
}
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	3718      	adds	r7, #24
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bd80      	pop	{r7, pc}

08000ebe <_close>:
  }
  return len;
}

int _close(int file)
{
 8000ebe:	b480      	push	{r7}
 8000ec0:	b083      	sub	sp, #12
 8000ec2:	af00      	add	r7, sp, #0
 8000ec4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ec6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	370c      	adds	r7, #12
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr

08000ed6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ed6:	b480      	push	{r7}
 8000ed8:	b083      	sub	sp, #12
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	6078      	str	r0, [r7, #4]
 8000ede:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ee6:	605a      	str	r2, [r3, #4]
  return 0;
 8000ee8:	2300      	movs	r3, #0
}
 8000eea:	4618      	mov	r0, r3
 8000eec:	370c      	adds	r7, #12
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr

08000ef6 <_isatty>:

int _isatty(int file)
{
 8000ef6:	b480      	push	{r7}
 8000ef8:	b083      	sub	sp, #12
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000efe:	2301      	movs	r3, #1
}
 8000f00:	4618      	mov	r0, r3
 8000f02:	370c      	adds	r7, #12
 8000f04:	46bd      	mov	sp, r7
 8000f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0a:	4770      	bx	lr

08000f0c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b085      	sub	sp, #20
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	60f8      	str	r0, [r7, #12]
 8000f14:	60b9      	str	r1, [r7, #8]
 8000f16:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f18:	2300      	movs	r3, #0
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	3714      	adds	r7, #20
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
	...

08000f28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b086      	sub	sp, #24
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f30:	4a14      	ldr	r2, [pc, #80]	@ (8000f84 <_sbrk+0x5c>)
 8000f32:	4b15      	ldr	r3, [pc, #84]	@ (8000f88 <_sbrk+0x60>)
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f3c:	4b13      	ldr	r3, [pc, #76]	@ (8000f8c <_sbrk+0x64>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d102      	bne.n	8000f4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f44:	4b11      	ldr	r3, [pc, #68]	@ (8000f8c <_sbrk+0x64>)
 8000f46:	4a12      	ldr	r2, [pc, #72]	@ (8000f90 <_sbrk+0x68>)
 8000f48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f4a:	4b10      	ldr	r3, [pc, #64]	@ (8000f8c <_sbrk+0x64>)
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4413      	add	r3, r2
 8000f52:	693a      	ldr	r2, [r7, #16]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d207      	bcs.n	8000f68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f58:	f006 facc 	bl	80074f4 <__errno>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	220c      	movs	r2, #12
 8000f60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f62:	f04f 33ff 	mov.w	r3, #4294967295
 8000f66:	e009      	b.n	8000f7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f68:	4b08      	ldr	r3, [pc, #32]	@ (8000f8c <_sbrk+0x64>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f6e:	4b07      	ldr	r3, [pc, #28]	@ (8000f8c <_sbrk+0x64>)
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4413      	add	r3, r2
 8000f76:	4a05      	ldr	r2, [pc, #20]	@ (8000f8c <_sbrk+0x64>)
 8000f78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f7a:	68fb      	ldr	r3, [r7, #12]
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3718      	adds	r7, #24
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	20020000 	.word	0x20020000
 8000f88:	00000400 	.word	0x00000400
 8000f8c:	20000440 	.word	0x20000440
 8000f90:	20004490 	.word	0x20004490

08000f94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000f98:	4b06      	ldr	r3, [pc, #24]	@ (8000fb4 <SystemInit+0x20>)
 8000f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f9e:	4a05      	ldr	r2, [pc, #20]	@ (8000fb4 <SystemInit+0x20>)
 8000fa0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000fa4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000fa8:	bf00      	nop
 8000faa:	46bd      	mov	sp, r7
 8000fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop
 8000fb4:	e000ed00 	.word	0xe000ed00

08000fb8 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fbe:	f107 0308 	add.w	r3, r7, #8
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	601a      	str	r2, [r3, #0]
 8000fc6:	605a      	str	r2, [r3, #4]
 8000fc8:	609a      	str	r2, [r3, #8]
 8000fca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fcc:	463b      	mov	r3, r7
 8000fce:	2200      	movs	r2, #0
 8000fd0:	601a      	str	r2, [r3, #0]
 8000fd2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000fd4:	4b1e      	ldr	r3, [pc, #120]	@ (8001050 <MX_TIM1_Init+0x98>)
 8000fd6:	4a1f      	ldr	r2, [pc, #124]	@ (8001054 <MX_TIM1_Init+0x9c>)
 8000fd8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 100-1;
 8000fda:	4b1d      	ldr	r3, [pc, #116]	@ (8001050 <MX_TIM1_Init+0x98>)
 8000fdc:	2263      	movs	r2, #99	@ 0x63
 8000fde:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fe0:	4b1b      	ldr	r3, [pc, #108]	@ (8001050 <MX_TIM1_Init+0x98>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8000fe6:	4b1a      	ldr	r3, [pc, #104]	@ (8001050 <MX_TIM1_Init+0x98>)
 8000fe8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000fec:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fee:	4b18      	ldr	r3, [pc, #96]	@ (8001050 <MX_TIM1_Init+0x98>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ff4:	4b16      	ldr	r3, [pc, #88]	@ (8001050 <MX_TIM1_Init+0x98>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ffa:	4b15      	ldr	r3, [pc, #84]	@ (8001050 <MX_TIM1_Init+0x98>)
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001000:	4813      	ldr	r0, [pc, #76]	@ (8001050 <MX_TIM1_Init+0x98>)
 8001002:	f002 f83a 	bl	800307a <HAL_TIM_Base_Init>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800100c:	f7ff fd50 	bl	8000ab0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001010:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001014:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001016:	f107 0308 	add.w	r3, r7, #8
 800101a:	4619      	mov	r1, r3
 800101c:	480c      	ldr	r0, [pc, #48]	@ (8001050 <MX_TIM1_Init+0x98>)
 800101e:	f002 fb99 	bl	8003754 <HAL_TIM_ConfigClockSource>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001028:	f7ff fd42 	bl	8000ab0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800102c:	2300      	movs	r3, #0
 800102e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001030:	2300      	movs	r3, #0
 8001032:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001034:	463b      	mov	r3, r7
 8001036:	4619      	mov	r1, r3
 8001038:	4805      	ldr	r0, [pc, #20]	@ (8001050 <MX_TIM1_Init+0x98>)
 800103a:	f002 ff4d 	bl	8003ed8 <HAL_TIMEx_MasterConfigSynchronization>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001044:	f7ff fd34 	bl	8000ab0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001048:	bf00      	nop
 800104a:	3718      	adds	r7, #24
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	20000444 	.word	0x20000444
 8001054:	40010000 	.word	0x40010000

08001058 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b08e      	sub	sp, #56	@ 0x38
 800105c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800105e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	605a      	str	r2, [r3, #4]
 8001068:	609a      	str	r2, [r3, #8]
 800106a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800106c:	f107 0320 	add.w	r3, r7, #32
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001076:	1d3b      	adds	r3, r7, #4
 8001078:	2200      	movs	r2, #0
 800107a:	601a      	str	r2, [r3, #0]
 800107c:	605a      	str	r2, [r3, #4]
 800107e:	609a      	str	r2, [r3, #8]
 8001080:	60da      	str	r2, [r3, #12]
 8001082:	611a      	str	r2, [r3, #16]
 8001084:	615a      	str	r2, [r3, #20]
 8001086:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001088:	4b32      	ldr	r3, [pc, #200]	@ (8001154 <MX_TIM2_Init+0xfc>)
 800108a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800108e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001090:	4b30      	ldr	r3, [pc, #192]	@ (8001154 <MX_TIM2_Init+0xfc>)
 8001092:	2200      	movs	r2, #0
 8001094:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001096:	4b2f      	ldr	r3, [pc, #188]	@ (8001154 <MX_TIM2_Init+0xfc>)
 8001098:	2200      	movs	r2, #0
 800109a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800109c:	4b2d      	ldr	r3, [pc, #180]	@ (8001154 <MX_TIM2_Init+0xfc>)
 800109e:	f04f 32ff 	mov.w	r2, #4294967295
 80010a2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010a4:	4b2b      	ldr	r3, [pc, #172]	@ (8001154 <MX_TIM2_Init+0xfc>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001154 <MX_TIM2_Init+0xfc>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010b0:	4828      	ldr	r0, [pc, #160]	@ (8001154 <MX_TIM2_Init+0xfc>)
 80010b2:	f001 ffe2 	bl	800307a <HAL_TIM_Base_Init>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80010bc:	f7ff fcf8 	bl	8000ab0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010ca:	4619      	mov	r1, r3
 80010cc:	4821      	ldr	r0, [pc, #132]	@ (8001154 <MX_TIM2_Init+0xfc>)
 80010ce:	f002 fb41 	bl	8003754 <HAL_TIM_ConfigClockSource>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d001      	beq.n	80010dc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80010d8:	f7ff fcea 	bl	8000ab0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80010dc:	481d      	ldr	r0, [pc, #116]	@ (8001154 <MX_TIM2_Init+0xfc>)
 80010de:	f002 f87d 	bl	80031dc <HAL_TIM_PWM_Init>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80010e8:	f7ff fce2 	bl	8000ab0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010ec:	2300      	movs	r3, #0
 80010ee:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010f0:	2300      	movs	r3, #0
 80010f2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80010f4:	f107 0320 	add.w	r3, r7, #32
 80010f8:	4619      	mov	r1, r3
 80010fa:	4816      	ldr	r0, [pc, #88]	@ (8001154 <MX_TIM2_Init+0xfc>)
 80010fc:	f002 feec 	bl	8003ed8 <HAL_TIMEx_MasterConfigSynchronization>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001106:	f7ff fcd3 	bl	8000ab0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800110a:	2360      	movs	r3, #96	@ 0x60
 800110c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800110e:	2300      	movs	r3, #0
 8001110:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001112:	2300      	movs	r3, #0
 8001114:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001116:	2300      	movs	r3, #0
 8001118:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800111a:	1d3b      	adds	r3, r7, #4
 800111c:	2200      	movs	r2, #0
 800111e:	4619      	mov	r1, r3
 8001120:	480c      	ldr	r0, [pc, #48]	@ (8001154 <MX_TIM2_Init+0xfc>)
 8001122:	f002 fa55 	bl	80035d0 <HAL_TIM_PWM_ConfigChannel>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800112c:	f7ff fcc0 	bl	8000ab0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001130:	1d3b      	adds	r3, r7, #4
 8001132:	2204      	movs	r2, #4
 8001134:	4619      	mov	r1, r3
 8001136:	4807      	ldr	r0, [pc, #28]	@ (8001154 <MX_TIM2_Init+0xfc>)
 8001138:	f002 fa4a 	bl	80035d0 <HAL_TIM_PWM_ConfigChannel>
 800113c:	4603      	mov	r3, r0
 800113e:	2b00      	cmp	r3, #0
 8001140:	d001      	beq.n	8001146 <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001142:	f7ff fcb5 	bl	8000ab0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001146:	4803      	ldr	r0, [pc, #12]	@ (8001154 <MX_TIM2_Init+0xfc>)
 8001148:	f000 f900 	bl	800134c <HAL_TIM_MspPostInit>

}
 800114c:	bf00      	nop
 800114e:	3738      	adds	r7, #56	@ 0x38
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	2000048c 	.word	0x2000048c

08001158 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b08e      	sub	sp, #56	@ 0x38
 800115c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800115e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
 8001166:	605a      	str	r2, [r3, #4]
 8001168:	609a      	str	r2, [r3, #8]
 800116a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800116c:	f107 0320 	add.w	r3, r7, #32
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001176:	1d3b      	adds	r3, r7, #4
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	605a      	str	r2, [r3, #4]
 800117e:	609a      	str	r2, [r3, #8]
 8001180:	60da      	str	r2, [r3, #12]
 8001182:	611a      	str	r2, [r3, #16]
 8001184:	615a      	str	r2, [r3, #20]
 8001186:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001188:	4b3d      	ldr	r3, [pc, #244]	@ (8001280 <MX_TIM3_Init+0x128>)
 800118a:	4a3e      	ldr	r2, [pc, #248]	@ (8001284 <MX_TIM3_Init+0x12c>)
 800118c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 100-1;
 800118e:	4b3c      	ldr	r3, [pc, #240]	@ (8001280 <MX_TIM3_Init+0x128>)
 8001190:	2263      	movs	r2, #99	@ 0x63
 8001192:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001194:	4b3a      	ldr	r3, [pc, #232]	@ (8001280 <MX_TIM3_Init+0x128>)
 8001196:	2200      	movs	r2, #0
 8001198:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 800119a:	4b39      	ldr	r3, [pc, #228]	@ (8001280 <MX_TIM3_Init+0x128>)
 800119c:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80011a0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011a2:	4b37      	ldr	r3, [pc, #220]	@ (8001280 <MX_TIM3_Init+0x128>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011a8:	4b35      	ldr	r3, [pc, #212]	@ (8001280 <MX_TIM3_Init+0x128>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80011ae:	4834      	ldr	r0, [pc, #208]	@ (8001280 <MX_TIM3_Init+0x128>)
 80011b0:	f001 ff63 	bl	800307a <HAL_TIM_Base_Init>
 80011b4:	4603      	mov	r3, r0
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d001      	beq.n	80011be <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80011ba:	f7ff fc79 	bl	8000ab0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80011c4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011c8:	4619      	mov	r1, r3
 80011ca:	482d      	ldr	r0, [pc, #180]	@ (8001280 <MX_TIM3_Init+0x128>)
 80011cc:	f002 fac2 	bl	8003754 <HAL_TIM_ConfigClockSource>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d001      	beq.n	80011da <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80011d6:	f7ff fc6b 	bl	8000ab0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80011da:	4829      	ldr	r0, [pc, #164]	@ (8001280 <MX_TIM3_Init+0x128>)
 80011dc:	f001 fffe 	bl	80031dc <HAL_TIM_PWM_Init>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d001      	beq.n	80011ea <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80011e6:	f7ff fc63 	bl	8000ab0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011ea:	2300      	movs	r3, #0
 80011ec:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011ee:	2300      	movs	r3, #0
 80011f0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80011f2:	f107 0320 	add.w	r3, r7, #32
 80011f6:	4619      	mov	r1, r3
 80011f8:	4821      	ldr	r0, [pc, #132]	@ (8001280 <MX_TIM3_Init+0x128>)
 80011fa:	f002 fe6d 	bl	8003ed8 <HAL_TIMEx_MasterConfigSynchronization>
 80011fe:	4603      	mov	r3, r0
 8001200:	2b00      	cmp	r3, #0
 8001202:	d001      	beq.n	8001208 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001204:	f7ff fc54 	bl	8000ab0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001208:	2360      	movs	r3, #96	@ 0x60
 800120a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800120c:	2300      	movs	r3, #0
 800120e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001210:	2300      	movs	r3, #0
 8001212:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001214:	2300      	movs	r3, #0
 8001216:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001218:	1d3b      	adds	r3, r7, #4
 800121a:	2200      	movs	r2, #0
 800121c:	4619      	mov	r1, r3
 800121e:	4818      	ldr	r0, [pc, #96]	@ (8001280 <MX_TIM3_Init+0x128>)
 8001220:	f002 f9d6 	bl	80035d0 <HAL_TIM_PWM_ConfigChannel>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800122a:	f7ff fc41 	bl	8000ab0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800122e:	1d3b      	adds	r3, r7, #4
 8001230:	2204      	movs	r2, #4
 8001232:	4619      	mov	r1, r3
 8001234:	4812      	ldr	r0, [pc, #72]	@ (8001280 <MX_TIM3_Init+0x128>)
 8001236:	f002 f9cb 	bl	80035d0 <HAL_TIM_PWM_ConfigChannel>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001240:	f7ff fc36 	bl	8000ab0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001244:	1d3b      	adds	r3, r7, #4
 8001246:	2208      	movs	r2, #8
 8001248:	4619      	mov	r1, r3
 800124a:	480d      	ldr	r0, [pc, #52]	@ (8001280 <MX_TIM3_Init+0x128>)
 800124c:	f002 f9c0 	bl	80035d0 <HAL_TIM_PWM_ConfigChannel>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MX_TIM3_Init+0x102>
  {
    Error_Handler();
 8001256:	f7ff fc2b 	bl	8000ab0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800125a:	1d3b      	adds	r3, r7, #4
 800125c:	220c      	movs	r2, #12
 800125e:	4619      	mov	r1, r3
 8001260:	4807      	ldr	r0, [pc, #28]	@ (8001280 <MX_TIM3_Init+0x128>)
 8001262:	f002 f9b5 	bl	80035d0 <HAL_TIM_PWM_ConfigChannel>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_TIM3_Init+0x118>
  {
    Error_Handler();
 800126c:	f7ff fc20 	bl	8000ab0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001270:	4803      	ldr	r0, [pc, #12]	@ (8001280 <MX_TIM3_Init+0x128>)
 8001272:	f000 f86b 	bl	800134c <HAL_TIM_MspPostInit>

}
 8001276:	bf00      	nop
 8001278:	3738      	adds	r7, #56	@ 0x38
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	200004d4 	.word	0x200004d4
 8001284:	40000400 	.word	0x40000400

08001288 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b086      	sub	sp, #24
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a2a      	ldr	r2, [pc, #168]	@ (8001340 <HAL_TIM_Base_MspInit+0xb8>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d11e      	bne.n	80012d8 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800129a:	2300      	movs	r3, #0
 800129c:	617b      	str	r3, [r7, #20]
 800129e:	4b29      	ldr	r3, [pc, #164]	@ (8001344 <HAL_TIM_Base_MspInit+0xbc>)
 80012a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012a2:	4a28      	ldr	r2, [pc, #160]	@ (8001344 <HAL_TIM_Base_MspInit+0xbc>)
 80012a4:	f043 0301 	orr.w	r3, r3, #1
 80012a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80012aa:	4b26      	ldr	r3, [pc, #152]	@ (8001344 <HAL_TIM_Base_MspInit+0xbc>)
 80012ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ae:	f003 0301 	and.w	r3, r3, #1
 80012b2:	617b      	str	r3, [r7, #20]
 80012b4:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 80012b6:	2200      	movs	r2, #0
 80012b8:	2105      	movs	r1, #5
 80012ba:	2019      	movs	r0, #25
 80012bc:	f000 fe7e 	bl	8001fbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80012c0:	2019      	movs	r0, #25
 80012c2:	f000 fe97 	bl	8001ff4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 15, 0);
 80012c6:	2200      	movs	r2, #0
 80012c8:	210f      	movs	r1, #15
 80012ca:	201a      	movs	r0, #26
 80012cc:	f000 fe76 	bl	8001fbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80012d0:	201a      	movs	r0, #26
 80012d2:	f000 fe8f 	bl	8001ff4 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80012d6:	e02e      	b.n	8001336 <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM2)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80012e0:	d10e      	bne.n	8001300 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80012e2:	2300      	movs	r3, #0
 80012e4:	613b      	str	r3, [r7, #16]
 80012e6:	4b17      	ldr	r3, [pc, #92]	@ (8001344 <HAL_TIM_Base_MspInit+0xbc>)
 80012e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ea:	4a16      	ldr	r2, [pc, #88]	@ (8001344 <HAL_TIM_Base_MspInit+0xbc>)
 80012ec:	f043 0301 	orr.w	r3, r3, #1
 80012f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80012f2:	4b14      	ldr	r3, [pc, #80]	@ (8001344 <HAL_TIM_Base_MspInit+0xbc>)
 80012f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012f6:	f003 0301 	and.w	r3, r3, #1
 80012fa:	613b      	str	r3, [r7, #16]
 80012fc:	693b      	ldr	r3, [r7, #16]
}
 80012fe:	e01a      	b.n	8001336 <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM3)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a10      	ldr	r2, [pc, #64]	@ (8001348 <HAL_TIM_Base_MspInit+0xc0>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d115      	bne.n	8001336 <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800130a:	2300      	movs	r3, #0
 800130c:	60fb      	str	r3, [r7, #12]
 800130e:	4b0d      	ldr	r3, [pc, #52]	@ (8001344 <HAL_TIM_Base_MspInit+0xbc>)
 8001310:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001312:	4a0c      	ldr	r2, [pc, #48]	@ (8001344 <HAL_TIM_Base_MspInit+0xbc>)
 8001314:	f043 0302 	orr.w	r3, r3, #2
 8001318:	6413      	str	r3, [r2, #64]	@ 0x40
 800131a:	4b0a      	ldr	r3, [pc, #40]	@ (8001344 <HAL_TIM_Base_MspInit+0xbc>)
 800131c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800131e:	f003 0302 	and.w	r3, r3, #2
 8001322:	60fb      	str	r3, [r7, #12]
 8001324:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001326:	2200      	movs	r2, #0
 8001328:	2105      	movs	r1, #5
 800132a:	201d      	movs	r0, #29
 800132c:	f000 fe46 	bl	8001fbc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001330:	201d      	movs	r0, #29
 8001332:	f000 fe5f 	bl	8001ff4 <HAL_NVIC_EnableIRQ>
}
 8001336:	bf00      	nop
 8001338:	3718      	adds	r7, #24
 800133a:	46bd      	mov	sp, r7
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	40010000 	.word	0x40010000
 8001344:	40023800 	.word	0x40023800
 8001348:	40000400 	.word	0x40000400

0800134c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08a      	sub	sp, #40	@ 0x28
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001354:	f107 0314 	add.w	r3, r7, #20
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
 800135e:	609a      	str	r2, [r3, #8]
 8001360:	60da      	str	r2, [r3, #12]
 8001362:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800136c:	d11e      	bne.n	80013ac <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	613b      	str	r3, [r7, #16]
 8001372:	4b22      	ldr	r3, [pc, #136]	@ (80013fc <HAL_TIM_MspPostInit+0xb0>)
 8001374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001376:	4a21      	ldr	r2, [pc, #132]	@ (80013fc <HAL_TIM_MspPostInit+0xb0>)
 8001378:	f043 0301 	orr.w	r3, r3, #1
 800137c:	6313      	str	r3, [r2, #48]	@ 0x30
 800137e:	4b1f      	ldr	r3, [pc, #124]	@ (80013fc <HAL_TIM_MspPostInit+0xb0>)
 8001380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001382:	f003 0301 	and.w	r3, r3, #1
 8001386:	613b      	str	r3, [r7, #16]
 8001388:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800138a:	2303      	movs	r3, #3
 800138c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800138e:	2302      	movs	r3, #2
 8001390:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001392:	2300      	movs	r3, #0
 8001394:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001396:	2300      	movs	r3, #0
 8001398:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800139a:	2301      	movs	r3, #1
 800139c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800139e:	f107 0314 	add.w	r3, r7, #20
 80013a2:	4619      	mov	r1, r3
 80013a4:	4816      	ldr	r0, [pc, #88]	@ (8001400 <HAL_TIM_MspPostInit+0xb4>)
 80013a6:	f000 fe33 	bl	8002010 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80013aa:	e022      	b.n	80013f2 <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM3)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a14      	ldr	r2, [pc, #80]	@ (8001404 <HAL_TIM_MspPostInit+0xb8>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d11d      	bne.n	80013f2 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b6:	2300      	movs	r3, #0
 80013b8:	60fb      	str	r3, [r7, #12]
 80013ba:	4b10      	ldr	r3, [pc, #64]	@ (80013fc <HAL_TIM_MspPostInit+0xb0>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013be:	4a0f      	ldr	r2, [pc, #60]	@ (80013fc <HAL_TIM_MspPostInit+0xb0>)
 80013c0:	f043 0302 	orr.w	r3, r3, #2
 80013c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80013c6:	4b0d      	ldr	r3, [pc, #52]	@ (80013fc <HAL_TIM_MspPostInit+0xb0>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ca:	f003 0302 	and.w	r3, r3, #2
 80013ce:	60fb      	str	r3, [r7, #12]
 80013d0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80013d2:	2333      	movs	r3, #51	@ 0x33
 80013d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013d6:	2302      	movs	r3, #2
 80013d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013da:	2300      	movs	r3, #0
 80013dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013de:	2300      	movs	r3, #0
 80013e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80013e2:	2302      	movs	r3, #2
 80013e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013e6:	f107 0314 	add.w	r3, r7, #20
 80013ea:	4619      	mov	r1, r3
 80013ec:	4806      	ldr	r0, [pc, #24]	@ (8001408 <HAL_TIM_MspPostInit+0xbc>)
 80013ee:	f000 fe0f 	bl	8002010 <HAL_GPIO_Init>
}
 80013f2:	bf00      	nop
 80013f4:	3728      	adds	r7, #40	@ 0x28
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	40023800 	.word	0x40023800
 8001400:	40020000 	.word	0x40020000
 8001404:	40000400 	.word	0x40000400
 8001408:	40020400 	.word	0x40020400

0800140c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001410:	4b11      	ldr	r3, [pc, #68]	@ (8001458 <MX_USART2_UART_Init+0x4c>)
 8001412:	4a12      	ldr	r2, [pc, #72]	@ (800145c <MX_USART2_UART_Init+0x50>)
 8001414:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001416:	4b10      	ldr	r3, [pc, #64]	@ (8001458 <MX_USART2_UART_Init+0x4c>)
 8001418:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800141c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800141e:	4b0e      	ldr	r3, [pc, #56]	@ (8001458 <MX_USART2_UART_Init+0x4c>)
 8001420:	2200      	movs	r2, #0
 8001422:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001424:	4b0c      	ldr	r3, [pc, #48]	@ (8001458 <MX_USART2_UART_Init+0x4c>)
 8001426:	2200      	movs	r2, #0
 8001428:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800142a:	4b0b      	ldr	r3, [pc, #44]	@ (8001458 <MX_USART2_UART_Init+0x4c>)
 800142c:	2200      	movs	r2, #0
 800142e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001430:	4b09      	ldr	r3, [pc, #36]	@ (8001458 <MX_USART2_UART_Init+0x4c>)
 8001432:	220c      	movs	r2, #12
 8001434:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001436:	4b08      	ldr	r3, [pc, #32]	@ (8001458 <MX_USART2_UART_Init+0x4c>)
 8001438:	2200      	movs	r2, #0
 800143a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800143c:	4b06      	ldr	r3, [pc, #24]	@ (8001458 <MX_USART2_UART_Init+0x4c>)
 800143e:	2200      	movs	r2, #0
 8001440:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001442:	4805      	ldr	r0, [pc, #20]	@ (8001458 <MX_USART2_UART_Init+0x4c>)
 8001444:	f002 fdca 	bl	8003fdc <HAL_UART_Init>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800144e:	f7ff fb2f 	bl	8000ab0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	2000051c 	.word	0x2000051c
 800145c:	40004400 	.word	0x40004400

08001460 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b08a      	sub	sp, #40	@ 0x28
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001468:	f107 0314 	add.w	r3, r7, #20
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	605a      	str	r2, [r3, #4]
 8001472:	609a      	str	r2, [r3, #8]
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a19      	ldr	r2, [pc, #100]	@ (80014e4 <HAL_UART_MspInit+0x84>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d12b      	bne.n	80014da <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	613b      	str	r3, [r7, #16]
 8001486:	4b18      	ldr	r3, [pc, #96]	@ (80014e8 <HAL_UART_MspInit+0x88>)
 8001488:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800148a:	4a17      	ldr	r2, [pc, #92]	@ (80014e8 <HAL_UART_MspInit+0x88>)
 800148c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001490:	6413      	str	r3, [r2, #64]	@ 0x40
 8001492:	4b15      	ldr	r3, [pc, #84]	@ (80014e8 <HAL_UART_MspInit+0x88>)
 8001494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800149a:	613b      	str	r3, [r7, #16]
 800149c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	60fb      	str	r3, [r7, #12]
 80014a2:	4b11      	ldr	r3, [pc, #68]	@ (80014e8 <HAL_UART_MspInit+0x88>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014a6:	4a10      	ldr	r2, [pc, #64]	@ (80014e8 <HAL_UART_MspInit+0x88>)
 80014a8:	f043 0301 	orr.w	r3, r3, #1
 80014ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ae:	4b0e      	ldr	r3, [pc, #56]	@ (80014e8 <HAL_UART_MspInit+0x88>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b2:	f003 0301 	and.w	r3, r3, #1
 80014b6:	60fb      	str	r3, [r7, #12]
 80014b8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80014ba:	230c      	movs	r3, #12
 80014bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014be:	2302      	movs	r3, #2
 80014c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c2:	2300      	movs	r3, #0
 80014c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014c6:	2303      	movs	r3, #3
 80014c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80014ca:	2307      	movs	r3, #7
 80014cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ce:	f107 0314 	add.w	r3, r7, #20
 80014d2:	4619      	mov	r1, r3
 80014d4:	4805      	ldr	r0, [pc, #20]	@ (80014ec <HAL_UART_MspInit+0x8c>)
 80014d6:	f000 fd9b 	bl	8002010 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80014da:	bf00      	nop
 80014dc:	3728      	adds	r7, #40	@ 0x28
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	40004400 	.word	0x40004400
 80014e8:	40023800 	.word	0x40023800
 80014ec:	40020000 	.word	0x40020000

080014f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80014f0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001528 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014f4:	f7ff fd4e 	bl	8000f94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014f8:	480c      	ldr	r0, [pc, #48]	@ (800152c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014fa:	490d      	ldr	r1, [pc, #52]	@ (8001530 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001534 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001500:	e002      	b.n	8001508 <LoopCopyDataInit>

08001502 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001502:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001504:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001506:	3304      	adds	r3, #4

08001508 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001508:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800150a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800150c:	d3f9      	bcc.n	8001502 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800150e:	4a0a      	ldr	r2, [pc, #40]	@ (8001538 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001510:	4c0a      	ldr	r4, [pc, #40]	@ (800153c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001512:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001514:	e001      	b.n	800151a <LoopFillZerobss>

08001516 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001516:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001518:	3204      	adds	r2, #4

0800151a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800151a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800151c:	d3fb      	bcc.n	8001516 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800151e:	f005 ffef 	bl	8007500 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001522:	f7ff fa05 	bl	8000930 <main>
  bx  lr    
 8001526:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001528:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800152c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001530:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001534:	08008208 	.word	0x08008208
  ldr r2, =_sbss
 8001538:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 800153c:	20004490 	.word	0x20004490

08001540 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001540:	e7fe      	b.n	8001540 <ADC_IRQHandler>
	...

08001544 <Common_StartTIMInterrupt>:
 *      Author: kccistc
 */

#include "Common.h"

void Common_StartTIMInterrupt() {
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim3);
 8001548:	4802      	ldr	r0, [pc, #8]	@ (8001554 <Common_StartTIMInterrupt+0x10>)
 800154a:	f001 fde5 	bl	8003118 <HAL_TIM_Base_Start_IT>
}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	200004d4 	.word	0x200004d4

08001558 <Controller_Tracking_Calculate_Average>:

/**
 * @brief 평균값 계산 함수
 * @note 10개 샘플 모아서 평균 계산
 */
void Controller_Tracking_Calculate_Average() {
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
	if (avg_buffer.sample_count < AVERAGING_BUFFER_SIZE) {
 800155e:	4b2d      	ldr	r3, [pc, #180]	@ (8001614 <Controller_Tracking_Calculate_Average+0xbc>)
 8001560:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8001564:	2b09      	cmp	r3, #9
 8001566:	d951      	bls.n	800160c <Controller_Tracking_Calculate_Average+0xb4>
		return;  // 아직 샘플 부족
	}
	
	// 평균값 계산
	uint32_t sum_x = 0, sum_y = 0;
 8001568:	2300      	movs	r3, #0
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	2300      	movs	r3, #0
 800156e:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < AVERAGING_BUFFER_SIZE; i++) {
 8001570:	2300      	movs	r3, #0
 8001572:	607b      	str	r3, [r7, #4]
 8001574:	e014      	b.n	80015a0 <Controller_Tracking_Calculate_Average+0x48>
		sum_x += avg_buffer.x_buffer[i];
 8001576:	4a27      	ldr	r2, [pc, #156]	@ (8001614 <Controller_Tracking_Calculate_Average+0xbc>)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800157e:	461a      	mov	r2, r3
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	4413      	add	r3, r2
 8001584:	60fb      	str	r3, [r7, #12]
		sum_y += avg_buffer.y_buffer[i];
 8001586:	4a23      	ldr	r2, [pc, #140]	@ (8001614 <Controller_Tracking_Calculate_Average+0xbc>)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	3308      	adds	r3, #8
 800158c:	005b      	lsls	r3, r3, #1
 800158e:	4413      	add	r3, r2
 8001590:	889b      	ldrh	r3, [r3, #4]
 8001592:	461a      	mov	r2, r3
 8001594:	68bb      	ldr	r3, [r7, #8]
 8001596:	4413      	add	r3, r2
 8001598:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < AVERAGING_BUFFER_SIZE; i++) {
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	3301      	adds	r3, #1
 800159e:	607b      	str	r3, [r7, #4]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2b09      	cmp	r3, #9
 80015a4:	dde7      	ble.n	8001576 <Controller_Tracking_Calculate_Average+0x1e>
	}
	
	trackingData.x_pos = sum_x / AVERAGING_BUFFER_SIZE;
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	4a1b      	ldr	r2, [pc, #108]	@ (8001618 <Controller_Tracking_Calculate_Average+0xc0>)
 80015aa:	fba2 2303 	umull	r2, r3, r2, r3
 80015ae:	08db      	lsrs	r3, r3, #3
 80015b0:	b29a      	uxth	r2, r3
 80015b2:	4b1a      	ldr	r3, [pc, #104]	@ (800161c <Controller_Tracking_Calculate_Average+0xc4>)
 80015b4:	801a      	strh	r2, [r3, #0]
	trackingData.y_pos = sum_y / AVERAGING_BUFFER_SIZE;
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	4a17      	ldr	r2, [pc, #92]	@ (8001618 <Controller_Tracking_Calculate_Average+0xc0>)
 80015ba:	fba2 2303 	umull	r2, r3, r2, r3
 80015be:	08db      	lsrs	r3, r3, #3
 80015c0:	b29a      	uxth	r2, r3
 80015c2:	4b16      	ldr	r3, [pc, #88]	@ (800161c <Controller_Tracking_Calculate_Average+0xc4>)
 80015c4:	805a      	strh	r2, [r3, #2]
	
	// 디버그 출력 (100회마다)
	static uint32_t avg_count = 0;
	avg_count++;
 80015c6:	4b16      	ldr	r3, [pc, #88]	@ (8001620 <Controller_Tracking_Calculate_Average+0xc8>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	3301      	adds	r3, #1
 80015cc:	4a14      	ldr	r2, [pc, #80]	@ (8001620 <Controller_Tracking_Calculate_Average+0xc8>)
 80015ce:	6013      	str	r3, [r2, #0]
	if (avg_count % 100 == 0) {
 80015d0:	4b13      	ldr	r3, [pc, #76]	@ (8001620 <Controller_Tracking_Calculate_Average+0xc8>)
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	4b13      	ldr	r3, [pc, #76]	@ (8001624 <Controller_Tracking_Calculate_Average+0xcc>)
 80015d6:	fba3 1302 	umull	r1, r3, r3, r2
 80015da:	095b      	lsrs	r3, r3, #5
 80015dc:	2164      	movs	r1, #100	@ 0x64
 80015de:	fb01 f303 	mul.w	r3, r1, r3
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d108      	bne.n	80015fa <Controller_Tracking_Calculate_Average+0xa2>
		printf("[AVG] X:%u Y:%u (samples collected)\r\n", 
		       trackingData.x_pos, trackingData.y_pos);
 80015e8:	4b0c      	ldr	r3, [pc, #48]	@ (800161c <Controller_Tracking_Calculate_Average+0xc4>)
 80015ea:	881b      	ldrh	r3, [r3, #0]
		printf("[AVG] X:%u Y:%u (samples collected)\r\n", 
 80015ec:	4619      	mov	r1, r3
		       trackingData.x_pos, trackingData.y_pos);
 80015ee:	4b0b      	ldr	r3, [pc, #44]	@ (800161c <Controller_Tracking_Calculate_Average+0xc4>)
 80015f0:	885b      	ldrh	r3, [r3, #2]
		printf("[AVG] X:%u Y:%u (samples collected)\r\n", 
 80015f2:	461a      	mov	r2, r3
 80015f4:	480c      	ldr	r0, [pc, #48]	@ (8001628 <Controller_Tracking_Calculate_Average+0xd0>)
 80015f6:	f005 fd89 	bl	800710c <iprintf>
	}
	
	// 버퍼 리셋
	avg_buffer.sample_count = 0;
 80015fa:	4b06      	ldr	r3, [pc, #24]	@ (8001614 <Controller_Tracking_Calculate_Average+0xbc>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	avg_buffer.buffer_index = 0;
 8001602:	4b04      	ldr	r3, [pc, #16]	@ (8001614 <Controller_Tracking_Calculate_Average+0xbc>)
 8001604:	2200      	movs	r2, #0
 8001606:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 800160a:	e000      	b.n	800160e <Controller_Tracking_Calculate_Average+0xb6>
		return;  // 아직 샘플 부족
 800160c:	bf00      	nop
}
 800160e:	3710      	adds	r7, #16
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}
 8001614:	20000584 	.word	0x20000584
 8001618:	cccccccd 	.word	0xcccccccd
 800161c:	20000564 	.word	0x20000564
 8001620:	200005b0 	.word	0x200005b0
 8001624:	51eb851f 	.word	0x51eb851f
 8001628:	080080a8 	.word	0x080080a8

0800162c <Controller_Tracking_Add_Sample>:

/**
 * @brief 버퍼에 샘플 추가
 */
void Controller_Tracking_Add_Sample(uint16_t x, uint16_t y) {
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	4603      	mov	r3, r0
 8001634:	460a      	mov	r2, r1
 8001636:	80fb      	strh	r3, [r7, #6]
 8001638:	4613      	mov	r3, r2
 800163a:	80bb      	strh	r3, [r7, #4]
	if (avg_buffer.sample_count < AVERAGING_BUFFER_SIZE) {
 800163c:	4b15      	ldr	r3, [pc, #84]	@ (8001694 <Controller_Tracking_Add_Sample+0x68>)
 800163e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8001642:	2b09      	cmp	r3, #9
 8001644:	d820      	bhi.n	8001688 <Controller_Tracking_Add_Sample+0x5c>
		avg_buffer.x_buffer[avg_buffer.buffer_index] = x;
 8001646:	4b13      	ldr	r3, [pc, #76]	@ (8001694 <Controller_Tracking_Add_Sample+0x68>)
 8001648:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800164c:	4619      	mov	r1, r3
 800164e:	4a11      	ldr	r2, [pc, #68]	@ (8001694 <Controller_Tracking_Add_Sample+0x68>)
 8001650:	88fb      	ldrh	r3, [r7, #6]
 8001652:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
		avg_buffer.y_buffer[avg_buffer.buffer_index] = y;
 8001656:	4b0f      	ldr	r3, [pc, #60]	@ (8001694 <Controller_Tracking_Add_Sample+0x68>)
 8001658:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800165c:	4a0d      	ldr	r2, [pc, #52]	@ (8001694 <Controller_Tracking_Add_Sample+0x68>)
 800165e:	3308      	adds	r3, #8
 8001660:	005b      	lsls	r3, r3, #1
 8001662:	4413      	add	r3, r2
 8001664:	88ba      	ldrh	r2, [r7, #4]
 8001666:	809a      	strh	r2, [r3, #4]
		avg_buffer.buffer_index++;
 8001668:	4b0a      	ldr	r3, [pc, #40]	@ (8001694 <Controller_Tracking_Add_Sample+0x68>)
 800166a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800166e:	3301      	adds	r3, #1
 8001670:	b2da      	uxtb	r2, r3
 8001672:	4b08      	ldr	r3, [pc, #32]	@ (8001694 <Controller_Tracking_Add_Sample+0x68>)
 8001674:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		avg_buffer.sample_count++;
 8001678:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <Controller_Tracking_Add_Sample+0x68>)
 800167a:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800167e:	3301      	adds	r3, #1
 8001680:	b2da      	uxtb	r2, r3
 8001682:	4b04      	ldr	r3, [pc, #16]	@ (8001694 <Controller_Tracking_Add_Sample+0x68>)
 8001684:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	}
}
 8001688:	bf00      	nop
 800168a:	370c      	adds	r7, #12
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr
 8001694:	20000584 	.word	0x20000584

08001698 <Controller_Tracking_Init>:

/**
 * @brief Controller 초기화
 */
void Controller_Tracking_Init() {
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
	Common_StartTIMInterrupt();
 800169e:	f7ff ff51 	bl	8001544 <Common_StartTIMInterrupt>
	Controller_Tracking_ResetData();
 80016a2:	f000 f921 	bl	80018e8 <Controller_Tracking_ResetData>
	printf("[CTRL] Init OK\r\n");
 80016a6:	4809      	ldr	r0, [pc, #36]	@ (80016cc <Controller_Tracking_Init+0x34>)
 80016a8:	f005 fd98 	bl	80071dc <puts>
	for(volatile int i = 0; i < 100000; i++);
 80016ac:	2300      	movs	r3, #0
 80016ae:	607b      	str	r3, [r7, #4]
 80016b0:	e002      	b.n	80016b8 <Controller_Tracking_Init+0x20>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	3301      	adds	r3, #1
 80016b6:	607b      	str	r3, [r7, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	4a05      	ldr	r2, [pc, #20]	@ (80016d0 <Controller_Tracking_Init+0x38>)
 80016bc:	4293      	cmp	r3, r2
 80016be:	ddf8      	ble.n	80016b2 <Controller_Tracking_Init+0x1a>
}
 80016c0:	bf00      	nop
 80016c2:	bf00      	nop
 80016c4:	3708      	adds	r7, #8
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	080080d0 	.word	0x080080d0
 80016d0:	0001869f 	.word	0x0001869f

080016d4 <Controller_Tracking_Excute>:

/**
 * @brief Controller Execute
 */
void Controller_Tracking_Excute() {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b088      	sub	sp, #32
 80016d8:	af02      	add	r7, sp, #8
	osEvent evt = osMessageGet(trackingEventMsgBox, 0);
 80016da:	4b31      	ldr	r3, [pc, #196]	@ (80017a0 <Controller_Tracking_Excute+0xcc>)
 80016dc:	6819      	ldr	r1, [r3, #0]
 80016de:	1d3b      	adds	r3, r7, #4
 80016e0:	2200      	movs	r2, #0
 80016e2:	4618      	mov	r0, r3
 80016e4:	f003 fa80 	bl	8004be8 <osMessageGet>
	uint16_t currEvent;
	
	static uint32_t loop_count = 0;
	loop_count++;
 80016e8:	4b2e      	ldr	r3, [pc, #184]	@ (80017a4 <Controller_Tracking_Excute+0xd0>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	3301      	adds	r3, #1
 80016ee:	4a2d      	ldr	r2, [pc, #180]	@ (80017a4 <Controller_Tracking_Excute+0xd0>)
 80016f0:	6013      	str	r3, [r2, #0]
	if (loop_count % 500 == 0) {
 80016f2:	4b2c      	ldr	r3, [pc, #176]	@ (80017a4 <Controller_Tracking_Excute+0xd0>)
 80016f4:	681a      	ldr	r2, [r3, #0]
 80016f6:	4b2c      	ldr	r3, [pc, #176]	@ (80017a8 <Controller_Tracking_Excute+0xd4>)
 80016f8:	fba3 1302 	umull	r1, r3, r3, r2
 80016fc:	095b      	lsrs	r3, r3, #5
 80016fe:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001702:	fb01 f303 	mul.w	r3, r1, r3
 8001706:	1ad3      	subs	r3, r2, r3
 8001708:	2b00      	cmp	r3, #0
 800170a:	d102      	bne.n	8001712 <Controller_Tracking_Excute+0x3e>
		printf("[CTRL] Loop running (no event received)\r\n");
 800170c:	4827      	ldr	r0, [pc, #156]	@ (80017ac <Controller_Tracking_Excute+0xd8>)
 800170e:	f005 fd65 	bl	80071dc <puts>
	}
	
	if (evt.status != osEventMessage) {
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2b10      	cmp	r3, #16
 8001716:	d13e      	bne.n	8001796 <Controller_Tracking_Excute+0xc2>
		return;
	}
	currEvent = evt.value.v;
 8001718:	68bb      	ldr	r3, [r7, #8]
 800171a:	82fb      	strh	r3, [r7, #22]

	// 1. SPI에서 FPGA 데이터 수신 (1ms 주기)
	if (currEvent == EVENT_FPGA_DATA_RECEIVED) {
 800171c:	8afb      	ldrh	r3, [r7, #22]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d121      	bne.n	8001766 <Controller_Tracking_Excute+0x92>
		extern RxPacket_t g_rx_packet_tracking;
		
		// 헤더 검증
		if (g_rx_packet_tracking.fields.header == 0x55) {
 8001722:	4b23      	ldr	r3, [pc, #140]	@ (80017b0 <Controller_Tracking_Excute+0xdc>)
 8001724:	781b      	ldrb	r3, [r3, #0]
 8001726:	2b55      	cmp	r3, #85	@ 0x55
 8001728:	d11d      	bne.n	8001766 <Controller_Tracking_Excute+0x92>
			uint16_t x = g_rx_packet_tracking.fields.x_pos;
 800172a:	4b21      	ldr	r3, [pc, #132]	@ (80017b0 <Controller_Tracking_Excute+0xdc>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f3c3 230b 	ubfx	r3, r3, #8, #12
 8001732:	b29b      	uxth	r3, r3
 8001734:	82bb      	strh	r3, [r7, #20]
			uint16_t y = g_rx_packet_tracking.fields.y_pos;
 8001736:	4b1e      	ldr	r3, [pc, #120]	@ (80017b0 <Controller_Tracking_Excute+0xdc>)
 8001738:	885b      	ldrh	r3, [r3, #2]
 800173a:	f3c3 130b 	ubfx	r3, r3, #4, #12
 800173e:	b29b      	uxth	r3, r3
 8001740:	827b      	strh	r3, [r7, #18]
			
			// 버퍼에 샘플 추가
			Controller_Tracking_Add_Sample(x, y);
 8001742:	8a7a      	ldrh	r2, [r7, #18]
 8001744:	8abb      	ldrh	r3, [r7, #20]
 8001746:	4611      	mov	r1, r2
 8001748:	4618      	mov	r0, r3
 800174a:	f7ff ff6f 	bl	800162c <Controller_Tracking_Add_Sample>
			
			printf("[DATA] X:%u Y:%u (Buffer:%u/%u)\r\n", 
 800174e:	8ab9      	ldrh	r1, [r7, #20]
 8001750:	8a7a      	ldrh	r2, [r7, #18]
			       x, y, avg_buffer.sample_count, AVERAGING_BUFFER_SIZE);
 8001752:	4b18      	ldr	r3, [pc, #96]	@ (80017b4 <Controller_Tracking_Excute+0xe0>)
 8001754:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
			printf("[DATA] X:%u Y:%u (Buffer:%u/%u)\r\n", 
 8001758:	4618      	mov	r0, r3
 800175a:	230a      	movs	r3, #10
 800175c:	9300      	str	r3, [sp, #0]
 800175e:	4603      	mov	r3, r0
 8001760:	4815      	ldr	r0, [pc, #84]	@ (80017b8 <Controller_Tracking_Excute+0xe4>)
 8001762:	f005 fcd3 	bl	800710c <iprintf>
		}
	}

	// 2. 20ms 주기 Servo 업데이트 (TIM3 인터럽트)
	if (currEvent == EVENT_SERVO_TICK) {
 8001766:	8afb      	ldrh	r3, [r7, #22]
 8001768:	2b05      	cmp	r3, #5
 800176a:	d10f      	bne.n	800178c <Controller_Tracking_Excute+0xb8>
		// 평균값 계산
		Controller_Tracking_Calculate_Average();
 800176c:	f7ff fef4 	bl	8001558 <Controller_Tracking_Calculate_Average>
		
		// 좌표 → 각도 계산
		Controller_Tracking_ComputeServoAngle();
 8001770:	f000 f8d8 	bl	8001924 <Controller_Tracking_ComputeServoAngle>
		printf("[ANGLE] Pan:%d\r\n", (int)trackingData.angle_pan);
 8001774:	4b11      	ldr	r3, [pc, #68]	@ (80017bc <Controller_Tracking_Excute+0xe8>)
 8001776:	edd3 7a01 	vldr	s15, [r3, #4]
 800177a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800177e:	ee17 1a90 	vmov	r1, s15
 8001782:	480f      	ldr	r0, [pc, #60]	@ (80017c0 <Controller_Tracking_Excute+0xec>)
 8001784:	f005 fcc2 	bl	800710c <iprintf>
		
		// Presenter에 데이터 전송
		Controller_Tracking_PushData();
 8001788:	f000 f94e 	bl	8001a28 <Controller_Tracking_PushData>
	}

	// 상태 업데이트
	Controller_Tracking_UpdateState(currEvent);
 800178c:	8afb      	ldrh	r3, [r7, #22]
 800178e:	4618      	mov	r0, r3
 8001790:	f000 f818 	bl	80017c4 <Controller_Tracking_UpdateState>
 8001794:	e000      	b.n	8001798 <Controller_Tracking_Excute+0xc4>
		return;
 8001796:	bf00      	nop
}
 8001798:	3718      	adds	r7, #24
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	200005bc 	.word	0x200005bc
 80017a4:	200005b4 	.word	0x200005b4
 80017a8:	10624dd3 	.word	0x10624dd3
 80017ac:	080080e0 	.word	0x080080e0
 80017b0:	20000430 	.word	0x20000430
 80017b4:	20000584 	.word	0x20000584
 80017b8:	0800810c 	.word	0x0800810c
 80017bc:	20000564 	.word	0x20000564
 80017c0:	08008130 	.word	0x08008130

080017c4 <Controller_Tracking_UpdateState>:

void Controller_Tracking_UpdateState(uint16_t currEvent) {
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	4603      	mov	r3, r0
 80017cc:	80fb      	strh	r3, [r7, #6]
	trackingState_t state = Model_GetTrackingState();
 80017ce:	f000 f9cb 	bl	8001b68 <Model_GetTrackingState>
 80017d2:	4603      	mov	r3, r0
 80017d4:	73fb      	strb	r3, [r7, #15]

	switch (state) {
 80017d6:	7bfb      	ldrb	r3, [r7, #15]
 80017d8:	2b04      	cmp	r3, #4
 80017da:	d826      	bhi.n	800182a <Controller_Tracking_UpdateState+0x66>
 80017dc:	a201      	add	r2, pc, #4	@ (adr r2, 80017e4 <Controller_Tracking_UpdateState+0x20>)
 80017de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017e2:	bf00      	nop
 80017e4:	080017f9 	.word	0x080017f9
 80017e8:	08001803 	.word	0x08001803
 80017ec:	0800180d 	.word	0x0800180d
 80017f0:	08001817 	.word	0x08001817
 80017f4:	08001821 	.word	0x08001821
	case TRACKING_IDLE:
		Controller_Tracking_Idle(currEvent);
 80017f8:	88fb      	ldrh	r3, [r7, #6]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f000 f81a 	bl	8001834 <Controller_Tracking_Idle>
		break;
 8001800:	e013      	b.n	800182a <Controller_Tracking_UpdateState+0x66>
	case TRACKING_SEARCH:
		Controller_Tracking_Search(currEvent);
 8001802:	88fb      	ldrh	r3, [r7, #6]
 8001804:	4618      	mov	r0, r3
 8001806:	f000 f824 	bl	8001852 <Controller_Tracking_Search>
		break;
 800180a:	e00e      	b.n	800182a <Controller_Tracking_UpdateState+0x66>
	case TRACKING_FOLLOW:
		Controller_Tracking_Follow(currEvent);
 800180c:	88fb      	ldrh	r3, [r7, #6]
 800180e:	4618      	mov	r0, r3
 8001810:	f000 f835 	bl	800187e <Controller_Tracking_Follow>
		break;
 8001814:	e009      	b.n	800182a <Controller_Tracking_UpdateState+0x66>
	case TRACKING_LOST:
		Controller_Tracking_Lost(currEvent);
 8001816:	88fb      	ldrh	r3, [r7, #6]
 8001818:	4618      	mov	r0, r3
 800181a:	f000 f846 	bl	80018aa <Controller_Tracking_Lost>
		break;
 800181e:	e004      	b.n	800182a <Controller_Tracking_UpdateState+0x66>
	case TRACKING_AIMED:
		Controller_Tracking_Aimed(currEvent);
 8001820:	88fb      	ldrh	r3, [r7, #6]
 8001822:	4618      	mov	r0, r3
 8001824:	f000 f850 	bl	80018c8 <Controller_Tracking_Aimed>
		break;
 8001828:	bf00      	nop
	}
}
 800182a:	bf00      	nop
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop

08001834 <Controller_Tracking_Idle>:

void Controller_Tracking_Idle(uint16_t currEvent) {
 8001834:	b580      	push	{r7, lr}
 8001836:	b082      	sub	sp, #8
 8001838:	af00      	add	r7, sp, #0
 800183a:	4603      	mov	r3, r0
 800183c:	80fb      	strh	r3, [r7, #6]
	if (currEvent == EVENT_START) {
 800183e:	88fb      	ldrh	r3, [r7, #6]
 8001840:	2b02      	cmp	r3, #2
 8001842:	d102      	bne.n	800184a <Controller_Tracking_Idle+0x16>
		Model_SetTrackingState(TRACKING_SEARCH);
 8001844:	2001      	movs	r0, #1
 8001846:	f000 f97f 	bl	8001b48 <Model_SetTrackingState>
	}
}
 800184a:	bf00      	nop
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}

08001852 <Controller_Tracking_Search>:

void Controller_Tracking_Search(uint16_t currEvent) {
 8001852:	b580      	push	{r7, lr}
 8001854:	b082      	sub	sp, #8
 8001856:	af00      	add	r7, sp, #0
 8001858:	4603      	mov	r3, r0
 800185a:	80fb      	strh	r3, [r7, #6]
	if (currEvent == EVENT_STOP) {
 800185c:	88fb      	ldrh	r3, [r7, #6]
 800185e:	2b03      	cmp	r3, #3
 8001860:	d103      	bne.n	800186a <Controller_Tracking_Search+0x18>
		Model_SetTrackingState(TRACKING_IDLE);
 8001862:	2000      	movs	r0, #0
 8001864:	f000 f970 	bl	8001b48 <Model_SetTrackingState>
	} else if (currEvent == EVENT_TARGET_ON) {
		Model_SetTrackingState(TRACKING_FOLLOW);
	}
}
 8001868:	e005      	b.n	8001876 <Controller_Tracking_Search+0x24>
	} else if (currEvent == EVENT_TARGET_ON) {
 800186a:	88fb      	ldrh	r3, [r7, #6]
 800186c:	2b06      	cmp	r3, #6
 800186e:	d102      	bne.n	8001876 <Controller_Tracking_Search+0x24>
		Model_SetTrackingState(TRACKING_FOLLOW);
 8001870:	2002      	movs	r0, #2
 8001872:	f000 f969 	bl	8001b48 <Model_SetTrackingState>
}
 8001876:	bf00      	nop
 8001878:	3708      	adds	r7, #8
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <Controller_Tracking_Follow>:

void Controller_Tracking_Follow(uint16_t currEvent) {
 800187e:	b580      	push	{r7, lr}
 8001880:	b082      	sub	sp, #8
 8001882:	af00      	add	r7, sp, #0
 8001884:	4603      	mov	r3, r0
 8001886:	80fb      	strh	r3, [r7, #6]
	if (currEvent == EVENT_TARGET_LOST) {
 8001888:	88fb      	ldrh	r3, [r7, #6]
 800188a:	2b08      	cmp	r3, #8
 800188c:	d103      	bne.n	8001896 <Controller_Tracking_Follow+0x18>
		Model_SetTrackingState(TRACKING_LOST);
 800188e:	2003      	movs	r0, #3
 8001890:	f000 f95a 	bl	8001b48 <Model_SetTrackingState>
	} else if (currEvent == EVENT_TARGET_AIMED) {
		Model_SetTrackingState(TRACKING_AIMED);
	}
}
 8001894:	e005      	b.n	80018a2 <Controller_Tracking_Follow+0x24>
	} else if (currEvent == EVENT_TARGET_AIMED) {
 8001896:	88fb      	ldrh	r3, [r7, #6]
 8001898:	2b07      	cmp	r3, #7
 800189a:	d102      	bne.n	80018a2 <Controller_Tracking_Follow+0x24>
		Model_SetTrackingState(TRACKING_AIMED);
 800189c:	2004      	movs	r0, #4
 800189e:	f000 f953 	bl	8001b48 <Model_SetTrackingState>
}
 80018a2:	bf00      	nop
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}

080018aa <Controller_Tracking_Lost>:

void Controller_Tracking_Lost(uint16_t currEvent) {
 80018aa:	b580      	push	{r7, lr}
 80018ac:	b082      	sub	sp, #8
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	4603      	mov	r3, r0
 80018b2:	80fb      	strh	r3, [r7, #6]
	if (currEvent == EVENT_TARGET_ON) {
 80018b4:	88fb      	ldrh	r3, [r7, #6]
 80018b6:	2b06      	cmp	r3, #6
 80018b8:	d102      	bne.n	80018c0 <Controller_Tracking_Lost+0x16>
		Model_SetTrackingState(TRACKING_FOLLOW);
 80018ba:	2002      	movs	r0, #2
 80018bc:	f000 f944 	bl	8001b48 <Model_SetTrackingState>
	}
}
 80018c0:	bf00      	nop
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <Controller_Tracking_Aimed>:

void Controller_Tracking_Aimed(uint16_t currEvent) {
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	80fb      	strh	r3, [r7, #6]
	if (currEvent == EVENT_CLEAR) {
 80018d2:	88fb      	ldrh	r3, [r7, #6]
 80018d4:	2b04      	cmp	r3, #4
 80018d6:	d102      	bne.n	80018de <Controller_Tracking_Aimed+0x16>
		Model_SetTrackingState(TRACKING_SEARCH);
 80018d8:	2001      	movs	r0, #1
 80018da:	f000 f935 	bl	8001b48 <Model_SetTrackingState>
	}
}
 80018de:	bf00      	nop
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}
	...

080018e8 <Controller_Tracking_ResetData>:

void Controller_Tracking_ResetData() {
 80018e8:	b480      	push	{r7}
 80018ea:	af00      	add	r7, sp, #0
	trackingData.x_pos = CENTER_X;
 80018ec:	4b0b      	ldr	r3, [pc, #44]	@ (800191c <Controller_Tracking_ResetData+0x34>)
 80018ee:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 80018f2:	801a      	strh	r2, [r3, #0]
	trackingData.y_pos = CENTER_Y;
 80018f4:	4b09      	ldr	r3, [pc, #36]	@ (800191c <Controller_Tracking_ResetData+0x34>)
 80018f6:	22f0      	movs	r2, #240	@ 0xf0
 80018f8:	805a      	strh	r2, [r3, #2]
	trackingData.angle_pan = CENTER_PAN;
 80018fa:	4b08      	ldr	r3, [pc, #32]	@ (800191c <Controller_Tracking_ResetData+0x34>)
 80018fc:	4a08      	ldr	r2, [pc, #32]	@ (8001920 <Controller_Tracking_ResetData+0x38>)
 80018fe:	605a      	str	r2, [r3, #4]
	trackingData.angle_tilt = CENTER_TILT;
 8001900:	4b06      	ldr	r3, [pc, #24]	@ (800191c <Controller_Tracking_ResetData+0x34>)
 8001902:	4a07      	ldr	r2, [pc, #28]	@ (8001920 <Controller_Tracking_ResetData+0x38>)
 8001904:	609a      	str	r2, [r3, #8]
	trackingData.is_Detected = false;
 8001906:	4b05      	ldr	r3, [pc, #20]	@ (800191c <Controller_Tracking_ResetData+0x34>)
 8001908:	2200      	movs	r2, #0
 800190a:	731a      	strb	r2, [r3, #12]
	trackingData.is_Aimed = false;
 800190c:	4b03      	ldr	r3, [pc, #12]	@ (800191c <Controller_Tracking_ResetData+0x34>)
 800190e:	2200      	movs	r2, #0
 8001910:	735a      	strb	r2, [r3, #13]
}
 8001912:	bf00      	nop
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr
 800191c:	20000564 	.word	0x20000564
 8001920:	42b40000 	.word	0x42b40000

08001924 <Controller_Tracking_ComputeServoAngle>:

void Controller_Tracking_ComputeServoAngle() {
 8001924:	b480      	push	{r7}
 8001926:	b083      	sub	sp, #12
 8001928:	af00      	add	r7, sp, #0
	int diff_x = trackingData.x_pos - CENTER_X;
 800192a:	4b3a      	ldr	r3, [pc, #232]	@ (8001a14 <Controller_Tracking_ComputeServoAngle+0xf0>)
 800192c:	881b      	ldrh	r3, [r3, #0]
 800192e:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8001932:	607b      	str	r3, [r7, #4]
	int diff_y = trackingData.y_pos - CENTER_Y;
 8001934:	4b37      	ldr	r3, [pc, #220]	@ (8001a14 <Controller_Tracking_ComputeServoAngle+0xf0>)
 8001936:	885b      	ldrh	r3, [r3, #2]
 8001938:	3bf0      	subs	r3, #240	@ 0xf0
 800193a:	603b      	str	r3, [r7, #0]

	if (abs(diff_x) < 5) diff_x = 0;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	f113 0f04 	cmn.w	r3, #4
 8001942:	db04      	blt.n	800194e <Controller_Tracking_ComputeServoAngle+0x2a>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	2b04      	cmp	r3, #4
 8001948:	dc01      	bgt.n	800194e <Controller_Tracking_ComputeServoAngle+0x2a>
 800194a:	2300      	movs	r3, #0
 800194c:	607b      	str	r3, [r7, #4]
	if (abs(diff_y) < 5) diff_y = 0;
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	f113 0f04 	cmn.w	r3, #4
 8001954:	db04      	blt.n	8001960 <Controller_Tracking_ComputeServoAngle+0x3c>
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	2b04      	cmp	r3, #4
 800195a:	dc01      	bgt.n	8001960 <Controller_Tracking_ComputeServoAngle+0x3c>
 800195c:	2300      	movs	r3, #0
 800195e:	603b      	str	r3, [r7, #0]

	trackingData.angle_pan = CENTER_PAN + (diff_x * GAIN_X);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	ee07 3a90 	vmov	s15, r3
 8001966:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800196a:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8001a18 <Controller_Tracking_ComputeServoAngle+0xf4>
 800196e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001972:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001a1c <Controller_Tracking_ComputeServoAngle+0xf8>
 8001976:	ee77 7a87 	vadd.f32	s15, s15, s14
 800197a:	4b26      	ldr	r3, [pc, #152]	@ (8001a14 <Controller_Tracking_ComputeServoAngle+0xf0>)
 800197c:	edc3 7a01 	vstr	s15, [r3, #4]
	trackingData.angle_tilt = CENTER_TILT + (diff_y * GAIN_Y);
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	ee07 3a90 	vmov	s15, r3
 8001986:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800198a:	ed9f 7a23 	vldr	s14, [pc, #140]	@ 8001a18 <Controller_Tracking_ComputeServoAngle+0xf4>
 800198e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001992:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8001a1c <Controller_Tracking_ComputeServoAngle+0xf8>
 8001996:	ee77 7a87 	vadd.f32	s15, s15, s14
 800199a:	4b1e      	ldr	r3, [pc, #120]	@ (8001a14 <Controller_Tracking_ComputeServoAngle+0xf0>)
 800199c:	edc3 7a02 	vstr	s15, [r3, #8]

	if (trackingData.angle_pan < 0) trackingData.angle_pan = 0;
 80019a0:	4b1c      	ldr	r3, [pc, #112]	@ (8001a14 <Controller_Tracking_ComputeServoAngle+0xf0>)
 80019a2:	edd3 7a01 	vldr	s15, [r3, #4]
 80019a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ae:	d503      	bpl.n	80019b8 <Controller_Tracking_ComputeServoAngle+0x94>
 80019b0:	4b18      	ldr	r3, [pc, #96]	@ (8001a14 <Controller_Tracking_ComputeServoAngle+0xf0>)
 80019b2:	f04f 0200 	mov.w	r2, #0
 80019b6:	605a      	str	r2, [r3, #4]
	if (trackingData.angle_pan > 180) trackingData.angle_pan = 180;
 80019b8:	4b16      	ldr	r3, [pc, #88]	@ (8001a14 <Controller_Tracking_ComputeServoAngle+0xf0>)
 80019ba:	edd3 7a01 	vldr	s15, [r3, #4]
 80019be:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8001a20 <Controller_Tracking_ComputeServoAngle+0xfc>
 80019c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019ca:	dd02      	ble.n	80019d2 <Controller_Tracking_ComputeServoAngle+0xae>
 80019cc:	4b11      	ldr	r3, [pc, #68]	@ (8001a14 <Controller_Tracking_ComputeServoAngle+0xf0>)
 80019ce:	4a15      	ldr	r2, [pc, #84]	@ (8001a24 <Controller_Tracking_ComputeServoAngle+0x100>)
 80019d0:	605a      	str	r2, [r3, #4]
	if (trackingData.angle_tilt < 0) trackingData.angle_tilt = 0;
 80019d2:	4b10      	ldr	r3, [pc, #64]	@ (8001a14 <Controller_Tracking_ComputeServoAngle+0xf0>)
 80019d4:	edd3 7a02 	vldr	s15, [r3, #8]
 80019d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80019dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019e0:	d503      	bpl.n	80019ea <Controller_Tracking_ComputeServoAngle+0xc6>
 80019e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001a14 <Controller_Tracking_ComputeServoAngle+0xf0>)
 80019e4:	f04f 0200 	mov.w	r2, #0
 80019e8:	609a      	str	r2, [r3, #8]
	if (trackingData.angle_tilt > 180) trackingData.angle_tilt = 180;
 80019ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001a14 <Controller_Tracking_ComputeServoAngle+0xf0>)
 80019ec:	edd3 7a02 	vldr	s15, [r3, #8]
 80019f0:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001a20 <Controller_Tracking_ComputeServoAngle+0xfc>
 80019f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019fc:	dc00      	bgt.n	8001a00 <Controller_Tracking_ComputeServoAngle+0xdc>
}
 80019fe:	e002      	b.n	8001a06 <Controller_Tracking_ComputeServoAngle+0xe2>
	if (trackingData.angle_tilt > 180) trackingData.angle_tilt = 180;
 8001a00:	4b04      	ldr	r3, [pc, #16]	@ (8001a14 <Controller_Tracking_ComputeServoAngle+0xf0>)
 8001a02:	4a08      	ldr	r2, [pc, #32]	@ (8001a24 <Controller_Tracking_ComputeServoAngle+0x100>)
 8001a04:	609a      	str	r2, [r3, #8]
}
 8001a06:	bf00      	nop
 8001a08:	370c      	adds	r7, #12
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	20000564 	.word	0x20000564
 8001a18:	3dcccccd 	.word	0x3dcccccd
 8001a1c:	42b40000 	.word	0x42b40000
 8001a20:	43340000 	.word	0x43340000
 8001a24:	43340000 	.word	0x43340000

08001a28 <Controller_Tracking_PushData>:
	trackingData.rx_packet.raw = g_rx_packet_tracking.raw;
	trackingData.rx_count++;
	trackingData.is_Detected = true;
}

void Controller_Tracking_PushData() {
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b082      	sub	sp, #8
 8001a2c:	af00      	add	r7, sp, #0
	tracking_t *pTrackingData = osPoolAlloc(poolTrackingData);
 8001a2e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a60 <Controller_Tracking_PushData+0x38>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4618      	mov	r0, r3
 8001a34:	f002 ffcc 	bl	80049d0 <osPoolAlloc>
 8001a38:	6078      	str	r0, [r7, #4]
	if (pTrackingData != NULL) {
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d00b      	beq.n	8001a58 <Controller_Tracking_PushData+0x30>
		memcpy(pTrackingData, &trackingData, sizeof(tracking_t));
 8001a40:	2220      	movs	r2, #32
 8001a42:	4908      	ldr	r1, [pc, #32]	@ (8001a64 <Controller_Tracking_PushData+0x3c>)
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	f005 fd82 	bl	800754e <memcpy>
		osMessagePut(trackingDataMsgBox, (uint32_t)pTrackingData, 0);
 8001a4a:	4b07      	ldr	r3, [pc, #28]	@ (8001a68 <Controller_Tracking_PushData+0x40>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	6879      	ldr	r1, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	4618      	mov	r0, r3
 8001a54:	f003 f888 	bl	8004b68 <osMessagePut>
	}
}
 8001a58:	bf00      	nop
 8001a5a:	3708      	adds	r7, #8
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	200005c4 	.word	0x200005c4
 8001a64:	20000564 	.word	0x20000564
 8001a68:	200005c0 	.word	0x200005c0

08001a6c <Listener_Tracking_Init>:
 */

#include "Listener_Tracking.h"
#include <stdio.h>

void Listener_Tracking_Init() {
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
	/* SPI interrupt is initialized in MX_SPI1_Init() */
	/* No button handling needed - using SPI interrupt instead */
	printf("[LIST] Init OK\r\n");
 8001a72:	4809      	ldr	r0, [pc, #36]	@ (8001a98 <Listener_Tracking_Init+0x2c>)
 8001a74:	f005 fbb2 	bl	80071dc <puts>
	for(volatile int i = 0; i < 100000; i++);
 8001a78:	2300      	movs	r3, #0
 8001a7a:	607b      	str	r3, [r7, #4]
 8001a7c:	e002      	b.n	8001a84 <Listener_Tracking_Init+0x18>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	3301      	adds	r3, #1
 8001a82:	607b      	str	r3, [r7, #4]
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	4a05      	ldr	r2, [pc, #20]	@ (8001a9c <Listener_Tracking_Init+0x30>)
 8001a88:	4293      	cmp	r3, r2
 8001a8a:	ddf8      	ble.n	8001a7e <Listener_Tracking_Init+0x12>
}
 8001a8c:	bf00      	nop
 8001a8e:	bf00      	nop
 8001a90:	3708      	adds	r7, #8
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	08008144 	.word	0x08008144
 8001a9c:	0001869f 	.word	0x0001869f

08001aa0 <Listener_Tracking_StartReceive>:
void Listener_Tracking_Excute() {
	/* SPI data reception is handled by interrupt handler */
	/* No polling needed */
}

void Listener_Tracking_StartReceive() {
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
	/* Start SPI in interrupt mode */
	/* Configure SPI1 for continuous reception */
	
	/* SPI1 configuration for interrupt-driven reception */
	SPI1->CR1 = 0;
 8001aa4:	4b15      	ldr	r3, [pc, #84]	@ (8001afc <Listener_Tracking_StartReceive+0x5c>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	601a      	str	r2, [r3, #0]
	SPI1->CR1 |= SPI_CR1_MSTR;      // Master mode
 8001aaa:	4b14      	ldr	r3, [pc, #80]	@ (8001afc <Listener_Tracking_StartReceive+0x5c>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4a13      	ldr	r2, [pc, #76]	@ (8001afc <Listener_Tracking_StartReceive+0x5c>)
 8001ab0:	f043 0304 	orr.w	r3, r3, #4
 8001ab4:	6013      	str	r3, [r2, #0]
	SPI1->CR1 |= SPI_CR1_SPE;       // SPI enable
 8001ab6:	4b11      	ldr	r3, [pc, #68]	@ (8001afc <Listener_Tracking_StartReceive+0x5c>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a10      	ldr	r2, [pc, #64]	@ (8001afc <Listener_Tracking_StartReceive+0x5c>)
 8001abc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ac0:	6013      	str	r3, [r2, #0]
	
	/* SPI1 interrupt enable */
	SPI1->CR2 = 0;
 8001ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8001afc <Listener_Tracking_StartReceive+0x5c>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	605a      	str	r2, [r3, #4]
	SPI1->CR2 |= SPI_CR2_RXNEIE;    // RX interrupt enable
 8001ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8001afc <Listener_Tracking_StartReceive+0x5c>)
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	4a0b      	ldr	r2, [pc, #44]	@ (8001afc <Listener_Tracking_StartReceive+0x5c>)
 8001ace:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ad2:	6053      	str	r3, [r2, #4]
	SPI1->CR2 |= SPI_CR2_ERRIE;     // Error interrupt enable
 8001ad4:	4b09      	ldr	r3, [pc, #36]	@ (8001afc <Listener_Tracking_StartReceive+0x5c>)
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	4a08      	ldr	r2, [pc, #32]	@ (8001afc <Listener_Tracking_StartReceive+0x5c>)
 8001ada:	f043 0320 	orr.w	r3, r3, #32
 8001ade:	6053      	str	r3, [r2, #4]
	
	/* Start first SPI reception */
	SPI1->DR;  // Clear RX buffer
 8001ae0:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <Listener_Tracking_StartReceive+0x5c>)
 8001ae2:	68db      	ldr	r3, [r3, #12]
	SPI1->CR1 |= SPI_CR1_SPE;
 8001ae4:	4b05      	ldr	r3, [pc, #20]	@ (8001afc <Listener_Tracking_StartReceive+0x5c>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a04      	ldr	r2, [pc, #16]	@ (8001afc <Listener_Tracking_StartReceive+0x5c>)
 8001aea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001aee:	6013      	str	r3, [r2, #0]
}
 8001af0:	bf00      	nop
 8001af2:	46bd      	mov	sp, r7
 8001af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	40013000 	.word	0x40013000

08001b00 <Model_TrackingInit>:


/**
 * @brief  Queue/Pool 초기화 (main.c에서 호출)
 */
void Model_TrackingInit() {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
	poolTrackingData = osPoolCreate(osPool(poolTrackingData));
 8001b04:	480a      	ldr	r0, [pc, #40]	@ (8001b30 <Model_TrackingInit+0x30>)
 8001b06:	f002 ff06 	bl	8004916 <osPoolCreate>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	4a09      	ldr	r2, [pc, #36]	@ (8001b34 <Model_TrackingInit+0x34>)
 8001b0e:	6013      	str	r3, [r2, #0]
	trackingEventMsgBox = osMessageCreate(osMessageQ(trackingEventQue), NULL);
 8001b10:	2100      	movs	r1, #0
 8001b12:	4809      	ldr	r0, [pc, #36]	@ (8001b38 <Model_TrackingInit+0x38>)
 8001b14:	f002 ffff 	bl	8004b16 <osMessageCreate>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	4a08      	ldr	r2, [pc, #32]	@ (8001b3c <Model_TrackingInit+0x3c>)
 8001b1c:	6013      	str	r3, [r2, #0]
	trackingDataMsgBox = osMessageCreate(osMessageQ(trackingDataQue), NULL);
 8001b1e:	2100      	movs	r1, #0
 8001b20:	4807      	ldr	r0, [pc, #28]	@ (8001b40 <Model_TrackingInit+0x40>)
 8001b22:	f002 fff8 	bl	8004b16 <osMessageCreate>
 8001b26:	4603      	mov	r3, r0
 8001b28:	4a06      	ldr	r2, [pc, #24]	@ (8001b44 <Model_TrackingInit+0x44>)
 8001b2a:	6013      	str	r3, [r2, #0]
}
 8001b2c:	bf00      	nop
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	080081b8 	.word	0x080081b8
 8001b34:	200005c4 	.word	0x200005c4
 8001b38:	08008198 	.word	0x08008198
 8001b3c:	200005bc 	.word	0x200005bc
 8001b40:	080081a8 	.word	0x080081a8
 8001b44:	200005c0 	.word	0x200005c0

08001b48 <Model_SetTrackingState>:

/**
 * @brief  IDEL 상태 설정 함수
 * @return void
 */
void Model_SetTrackingState(trackingState_t state) {
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	4603      	mov	r3, r0
 8001b50:	71fb      	strb	r3, [r7, #7]
	trackingState = state;										 // IDEL state set
 8001b52:	4a04      	ldr	r2, [pc, #16]	@ (8001b64 <Model_SetTrackingState+0x1c>)
 8001b54:	79fb      	ldrb	r3, [r7, #7]
 8001b56:	7013      	strb	r3, [r2, #0]
}
 8001b58:	bf00      	nop
 8001b5a:	370c      	adds	r7, #12
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b62:	4770      	bx	lr
 8001b64:	200005b8 	.word	0x200005b8

08001b68 <Model_GetTrackingState>:

/**
 * @brief  trackingState 읽기 함수
 * @return trackingState_t 현재 상태 반환
 */
trackingState_t Model_GetTrackingState() {
 8001b68:	b480      	push	{r7}
 8001b6a:	af00      	add	r7, sp, #0
	return trackingState;
 8001b6c:	4b03      	ldr	r3, [pc, #12]	@ (8001b7c <Model_GetTrackingState+0x14>)
 8001b6e:	781b      	ldrb	r3, [r3, #0]
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	200005b8 	.word	0x200005b8

08001b80 <Presenter_Tracking_Init>:
#include <stdio.h>

Servo_t hServo;
static uint32_t g_servo_count = 0;

void Presenter_Tracking_Init() {
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b082      	sub	sp, #8
 8001b84:	af00      	add	r7, sp, #0
	Servo_Init(&hServo, &htim3, TIM_CHANNEL_1);
 8001b86:	2200      	movs	r2, #0
 8001b88:	490e      	ldr	r1, [pc, #56]	@ (8001bc4 <Presenter_Tracking_Init+0x44>)
 8001b8a:	480f      	ldr	r0, [pc, #60]	@ (8001bc8 <Presenter_Tracking_Init+0x48>)
 8001b8c:	f000 f86c 	bl	8001c68 <Servo_Init>
	Servo_SetAngle(&hServo, 90.0f);
 8001b90:	ed9f 0a0e 	vldr	s0, [pc, #56]	@ 8001bcc <Presenter_Tracking_Init+0x4c>
 8001b94:	480c      	ldr	r0, [pc, #48]	@ (8001bc8 <Presenter_Tracking_Init+0x48>)
 8001b96:	f000 f88f 	bl	8001cb8 <Servo_SetAngle>
	Servo_Enable(&hServo);
 8001b9a:	480b      	ldr	r0, [pc, #44]	@ (8001bc8 <Presenter_Tracking_Init+0x48>)
 8001b9c:	f000 f904 	bl	8001da8 <Servo_Enable>
	printf("[PRES] Init OK\r\n");
 8001ba0:	480b      	ldr	r0, [pc, #44]	@ (8001bd0 <Presenter_Tracking_Init+0x50>)
 8001ba2:	f005 fb1b 	bl	80071dc <puts>
	for(volatile int i = 0; i < 100000; i++);
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	607b      	str	r3, [r7, #4]
 8001baa:	e002      	b.n	8001bb2 <Presenter_Tracking_Init+0x32>
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	3301      	adds	r3, #1
 8001bb0:	607b      	str	r3, [r7, #4]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4a07      	ldr	r2, [pc, #28]	@ (8001bd4 <Presenter_Tracking_Init+0x54>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	ddf8      	ble.n	8001bac <Presenter_Tracking_Init+0x2c>
}
 8001bba:	bf00      	nop
 8001bbc:	bf00      	nop
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	200004d4 	.word	0x200004d4
 8001bc8:	200005c8 	.word	0x200005c8
 8001bcc:	42b40000 	.word	0x42b40000
 8001bd0:	08008154 	.word	0x08008154
 8001bd4:	0001869f 	.word	0x0001869f

08001bd8 <Presenter_Tracking_Excute>:

void Presenter_Tracking_Excute() {
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b084      	sub	sp, #16
 8001bdc:	af00      	add	r7, sp, #0
	tracking_t *pTrackingData;
	osEvent evt;
	evt = osMessageGet(trackingDataMsgBox, 0);
 8001bde:	4b1c      	ldr	r3, [pc, #112]	@ (8001c50 <Presenter_Tracking_Excute+0x78>)
 8001be0:	6819      	ldr	r1, [r3, #0]
 8001be2:	463b      	mov	r3, r7
 8001be4:	2200      	movs	r2, #0
 8001be6:	4618      	mov	r0, r3
 8001be8:	f002 fffe 	bl	8004be8 <osMessageGet>

	if (evt.status == osEventMessage) {
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	2b10      	cmp	r3, #16
 8001bf0:	d12a      	bne.n	8001c48 <Presenter_Tracking_Excute+0x70>
		pTrackingData = (tracking_t *)evt.value.p;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	60fb      	str	r3, [r7, #12]
		g_servo_count++;
 8001bf6:	4b17      	ldr	r3, [pc, #92]	@ (8001c54 <Presenter_Tracking_Excute+0x7c>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	4a15      	ldr	r2, [pc, #84]	@ (8001c54 <Presenter_Tracking_Excute+0x7c>)
 8001bfe:	6013      	str	r3, [r2, #0]

		// 매 100회마다 디버깅 출력 (자주 출력)
		if (g_servo_count % 100 == 0) {
 8001c00:	4b14      	ldr	r3, [pc, #80]	@ (8001c54 <Presenter_Tracking_Excute+0x7c>)
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	4b14      	ldr	r3, [pc, #80]	@ (8001c58 <Presenter_Tracking_Excute+0x80>)
 8001c06:	fba3 1302 	umull	r1, r3, r3, r2
 8001c0a:	095b      	lsrs	r3, r3, #5
 8001c0c:	2164      	movs	r1, #100	@ 0x64
 8001c0e:	fb01 f303 	mul.w	r3, r1, r3
 8001c12:	1ad3      	subs	r3, r2, r3
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d109      	bne.n	8001c2c <Presenter_Tracking_Excute+0x54>
			printf("[SERVO] Pan:%d\r\n", (int)pTrackingData->angle_pan);
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c22:	ee17 1a90 	vmov	r1, s15
 8001c26:	480d      	ldr	r0, [pc, #52]	@ (8001c5c <Presenter_Tracking_Excute+0x84>)
 8001c28:	f005 fa70 	bl	800710c <iprintf>
		}

		// 서보모터 제어
		Servo_SetAngle(&hServo, pTrackingData->angle_pan);
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c32:	eeb0 0a67 	vmov.f32	s0, s15
 8001c36:	480a      	ldr	r0, [pc, #40]	@ (8001c60 <Presenter_Tracking_Excute+0x88>)
 8001c38:	f000 f83e 	bl	8001cb8 <Servo_SetAngle>
		osPoolFree(poolTrackingData, pTrackingData);
 8001c3c:	4b09      	ldr	r3, [pc, #36]	@ (8001c64 <Presenter_Tracking_Excute+0x8c>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	68f9      	ldr	r1, [r7, #12]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f002 ff26 	bl	8004a94 <osPoolFree>
	}
}
 8001c48:	bf00      	nop
 8001c4a:	3710      	adds	r7, #16
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	200005c0 	.word	0x200005c0
 8001c54:	200005e8 	.word	0x200005e8
 8001c58:	51eb851f 	.word	0x51eb851f
 8001c5c:	08008164 	.word	0x08008164
 8001c60:	200005c8 	.word	0x200005c8
 8001c64:	200005c4 	.word	0x200005c4

08001c68 <Servo_Init>:
 *      Author: kccistc
 */

#include "ServoMotor.h"

void Servo_Init(Servo_t *servo, TIM_HandleTypeDef *htim, uint32_t channel) {
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	60f8      	str	r0, [r7, #12]
 8001c70:	60b9      	str	r1, [r7, #8]
 8001c72:	607a      	str	r2, [r7, #4]
	servo->htim = htim;
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	68ba      	ldr	r2, [r7, #8]
 8001c78:	601a      	str	r2, [r3, #0]
	servo->channel = channel;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	605a      	str	r2, [r3, #4]

	servo->min_angle = 0.0f;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	f04f 0200 	mov.w	r2, #0
 8001c86:	611a      	str	r2, [r3, #16]
	servo->max_angle = 180.0f;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	4a09      	ldr	r2, [pc, #36]	@ (8001cb0 <Servo_Init+0x48>)
 8001c8c:	615a      	str	r2, [r3, #20]
	servo->min_pulse = 600;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8001c94:	609a      	str	r2, [r3, #8]
	servo->max_pulse = 2400;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8001c9c:	60da      	str	r2, [r3, #12]

	Servo_SetAngle(servo, 90.0f);
 8001c9e:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 8001cb4 <Servo_Init+0x4c>
 8001ca2:	68f8      	ldr	r0, [r7, #12]
 8001ca4:	f000 f808 	bl	8001cb8 <Servo_SetAngle>
}
 8001ca8:	bf00      	nop
 8001caa:	3710      	adds	r7, #16
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	43340000 	.word	0x43340000
 8001cb4:	42b40000 	.word	0x42b40000

08001cb8 <Servo_SetAngle>:

void Servo_SetAngle(Servo_t *servo, float angle) {
 8001cb8:	b480      	push	{r7}
 8001cba:	b085      	sub	sp, #20
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	ed87 0a00 	vstr	s0, [r7]
	if (angle < servo->min_angle)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	edd3 7a04 	vldr	s15, [r3, #16]
 8001cca:	ed97 7a00 	vldr	s14, [r7]
 8001cce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cd6:	d502      	bpl.n	8001cde <Servo_SetAngle+0x26>
		angle = servo->min_angle;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	691b      	ldr	r3, [r3, #16]
 8001cdc:	603b      	str	r3, [r7, #0]
	if (angle > servo->max_angle)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	edd3 7a05 	vldr	s15, [r3, #20]
 8001ce4:	ed97 7a00 	vldr	s14, [r7]
 8001ce8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cf0:	dd02      	ble.n	8001cf8 <Servo_SetAngle+0x40>
		angle = servo->max_angle;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	695b      	ldr	r3, [r3, #20]
 8001cf6:	603b      	str	r3, [r7, #0]
	servo->cur_angle = angle;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	683a      	ldr	r2, [r7, #0]
 8001cfc:	61da      	str	r2, [r3, #28]

	uint32_t pulse = (uint32_t) ((angle - servo->min_angle)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d04:	ed97 7a00 	vldr	s14, [r7]
 8001d08:	ee37 7a67 	vsub.f32	s14, s14, s15
			* (servo->max_pulse - servo->min_pulse)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	68da      	ldr	r2, [r3, #12]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	ee07 3a90 	vmov	s15, r3
 8001d1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d1e:	ee67 6a27 	vmul.f32	s13, s14, s15
			/ (servo->max_angle - servo->min_angle) + servo->min_pulse);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	ed93 7a05 	vldr	s14, [r3, #20]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	edd3 7a04 	vldr	s15, [r3, #16]
 8001d2e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	689b      	ldr	r3, [r3, #8]
 8001d3a:	ee07 3a90 	vmov	s15, r3
 8001d3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d42:	ee77 7a27 	vadd.f32	s15, s14, s15
	uint32_t pulse = (uint32_t) ((angle - servo->min_angle)
 8001d46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001d4a:	ee17 3a90 	vmov	r3, s15
 8001d4e:	60fb      	str	r3, [r7, #12]
	servo->cur_pulse = pulse;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	68fa      	ldr	r2, [r7, #12]
 8001d54:	619a      	str	r2, [r3, #24]

	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d105      	bne.n	8001d6a <Servo_SetAngle+0xb2>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	68fa      	ldr	r2, [r7, #12]
 8001d66:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001d68:	e018      	b.n	8001d9c <Servo_SetAngle+0xe4>
	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	2b04      	cmp	r3, #4
 8001d70:	d105      	bne.n	8001d7e <Servo_SetAngle+0xc6>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001d7c:	e00e      	b.n	8001d9c <Servo_SetAngle+0xe4>
	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	2b08      	cmp	r3, #8
 8001d84:	d105      	bne.n	8001d92 <Servo_SetAngle+0xda>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	681a      	ldr	r2, [r3, #0]
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001d90:	e004      	b.n	8001d9c <Servo_SetAngle+0xe4>
	__HAL_TIM_SET_COMPARE(servo->htim, servo->channel, pulse);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001d9c:	bf00      	nop
 8001d9e:	3714      	adds	r7, #20
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr

08001da8 <Servo_Enable>:

void Servo_Enable(Servo_t *servo) {
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b082      	sub	sp, #8
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Start(servo->htim, servo->channel);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681a      	ldr	r2, [r3, #0]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	4619      	mov	r1, r3
 8001dba:	4610      	mov	r0, r2
 8001dbc:	f001 fa68 	bl	8003290 <HAL_TIM_PWM_Start>
}
 8001dc0:	bf00      	nop
 8001dc2:	3708      	adds	r7, #8
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001dcc:	4b0e      	ldr	r3, [pc, #56]	@ (8001e08 <HAL_Init+0x40>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a0d      	ldr	r2, [pc, #52]	@ (8001e08 <HAL_Init+0x40>)
 8001dd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001dd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001dd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001e08 <HAL_Init+0x40>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a0a      	ldr	r2, [pc, #40]	@ (8001e08 <HAL_Init+0x40>)
 8001dde:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001de2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001de4:	4b08      	ldr	r3, [pc, #32]	@ (8001e08 <HAL_Init+0x40>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a07      	ldr	r2, [pc, #28]	@ (8001e08 <HAL_Init+0x40>)
 8001dea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001df0:	2003      	movs	r0, #3
 8001df2:	f000 f8d8 	bl	8001fa6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001df6:	200f      	movs	r0, #15
 8001df8:	f7fe ff12 	bl	8000c20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dfc:	f7fe fee4 	bl	8000bc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	40023c00 	.word	0x40023c00

08001e0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e10:	4b06      	ldr	r3, [pc, #24]	@ (8001e2c <HAL_IncTick+0x20>)
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	461a      	mov	r2, r3
 8001e16:	4b06      	ldr	r3, [pc, #24]	@ (8001e30 <HAL_IncTick+0x24>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4413      	add	r3, r2
 8001e1c:	4a04      	ldr	r2, [pc, #16]	@ (8001e30 <HAL_IncTick+0x24>)
 8001e1e:	6013      	str	r3, [r2, #0]
}
 8001e20:	bf00      	nop
 8001e22:	46bd      	mov	sp, r7
 8001e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e28:	4770      	bx	lr
 8001e2a:	bf00      	nop
 8001e2c:	20000008 	.word	0x20000008
 8001e30:	200005ec 	.word	0x200005ec

08001e34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e34:	b480      	push	{r7}
 8001e36:	af00      	add	r7, sp, #0
  return uwTick;
 8001e38:	4b03      	ldr	r3, [pc, #12]	@ (8001e48 <HAL_GetTick+0x14>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr
 8001e46:	bf00      	nop
 8001e48:	200005ec 	.word	0x200005ec

08001e4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b085      	sub	sp, #20
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f003 0307 	and.w	r3, r3, #7
 8001e5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e90 <__NVIC_SetPriorityGrouping+0x44>)
 8001e5e:	68db      	ldr	r3, [r3, #12]
 8001e60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e62:	68ba      	ldr	r2, [r7, #8]
 8001e64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e68:	4013      	ands	r3, r2
 8001e6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e7e:	4a04      	ldr	r2, [pc, #16]	@ (8001e90 <__NVIC_SetPriorityGrouping+0x44>)
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	60d3      	str	r3, [r2, #12]
}
 8001e84:	bf00      	nop
 8001e86:	3714      	adds	r7, #20
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr
 8001e90:	e000ed00 	.word	0xe000ed00

08001e94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e98:	4b04      	ldr	r3, [pc, #16]	@ (8001eac <__NVIC_GetPriorityGrouping+0x18>)
 8001e9a:	68db      	ldr	r3, [r3, #12]
 8001e9c:	0a1b      	lsrs	r3, r3, #8
 8001e9e:	f003 0307 	and.w	r3, r3, #7
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr
 8001eac:	e000ed00 	.word	0xe000ed00

08001eb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001eba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	db0b      	blt.n	8001eda <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ec2:	79fb      	ldrb	r3, [r7, #7]
 8001ec4:	f003 021f 	and.w	r2, r3, #31
 8001ec8:	4907      	ldr	r1, [pc, #28]	@ (8001ee8 <__NVIC_EnableIRQ+0x38>)
 8001eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ece:	095b      	lsrs	r3, r3, #5
 8001ed0:	2001      	movs	r0, #1
 8001ed2:	fa00 f202 	lsl.w	r2, r0, r2
 8001ed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001eda:	bf00      	nop
 8001edc:	370c      	adds	r7, #12
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee4:	4770      	bx	lr
 8001ee6:	bf00      	nop
 8001ee8:	e000e100 	.word	0xe000e100

08001eec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	6039      	str	r1, [r7, #0]
 8001ef6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ef8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	db0a      	blt.n	8001f16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	b2da      	uxtb	r2, r3
 8001f04:	490c      	ldr	r1, [pc, #48]	@ (8001f38 <__NVIC_SetPriority+0x4c>)
 8001f06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0a:	0112      	lsls	r2, r2, #4
 8001f0c:	b2d2      	uxtb	r2, r2
 8001f0e:	440b      	add	r3, r1
 8001f10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f14:	e00a      	b.n	8001f2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	b2da      	uxtb	r2, r3
 8001f1a:	4908      	ldr	r1, [pc, #32]	@ (8001f3c <__NVIC_SetPriority+0x50>)
 8001f1c:	79fb      	ldrb	r3, [r7, #7]
 8001f1e:	f003 030f 	and.w	r3, r3, #15
 8001f22:	3b04      	subs	r3, #4
 8001f24:	0112      	lsls	r2, r2, #4
 8001f26:	b2d2      	uxtb	r2, r2
 8001f28:	440b      	add	r3, r1
 8001f2a:	761a      	strb	r2, [r3, #24]
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr
 8001f38:	e000e100 	.word	0xe000e100
 8001f3c:	e000ed00 	.word	0xe000ed00

08001f40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f40:	b480      	push	{r7}
 8001f42:	b089      	sub	sp, #36	@ 0x24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	60f8      	str	r0, [r7, #12]
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	f003 0307 	and.w	r3, r3, #7
 8001f52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001f54:	69fb      	ldr	r3, [r7, #28]
 8001f56:	f1c3 0307 	rsb	r3, r3, #7
 8001f5a:	2b04      	cmp	r3, #4
 8001f5c:	bf28      	it	cs
 8001f5e:	2304      	movcs	r3, #4
 8001f60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	3304      	adds	r3, #4
 8001f66:	2b06      	cmp	r3, #6
 8001f68:	d902      	bls.n	8001f70 <NVIC_EncodePriority+0x30>
 8001f6a:	69fb      	ldr	r3, [r7, #28]
 8001f6c:	3b03      	subs	r3, #3
 8001f6e:	e000      	b.n	8001f72 <NVIC_EncodePriority+0x32>
 8001f70:	2300      	movs	r3, #0
 8001f72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f74:	f04f 32ff 	mov.w	r2, #4294967295
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7e:	43da      	mvns	r2, r3
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	401a      	ands	r2, r3
 8001f84:	697b      	ldr	r3, [r7, #20]
 8001f86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f88:	f04f 31ff 	mov.w	r1, #4294967295
 8001f8c:	697b      	ldr	r3, [r7, #20]
 8001f8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f92:	43d9      	mvns	r1, r3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f98:	4313      	orrs	r3, r2
         );
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3724      	adds	r7, #36	@ 0x24
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr

08001fa6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001fa6:	b580      	push	{r7, lr}
 8001fa8:	b082      	sub	sp, #8
 8001faa:	af00      	add	r7, sp, #0
 8001fac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f7ff ff4c 	bl	8001e4c <__NVIC_SetPriorityGrouping>
}
 8001fb4:	bf00      	nop
 8001fb6:	3708      	adds	r7, #8
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	607a      	str	r2, [r7, #4]
 8001fc8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fce:	f7ff ff61 	bl	8001e94 <__NVIC_GetPriorityGrouping>
 8001fd2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	68b9      	ldr	r1, [r7, #8]
 8001fd8:	6978      	ldr	r0, [r7, #20]
 8001fda:	f7ff ffb1 	bl	8001f40 <NVIC_EncodePriority>
 8001fde:	4602      	mov	r2, r0
 8001fe0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fe4:	4611      	mov	r1, r2
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7ff ff80 	bl	8001eec <__NVIC_SetPriority>
}
 8001fec:	bf00      	nop
 8001fee:	3718      	adds	r7, #24
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ffe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002002:	4618      	mov	r0, r3
 8002004:	f7ff ff54 	bl	8001eb0 <__NVIC_EnableIRQ>
}
 8002008:	bf00      	nop
 800200a:	3708      	adds	r7, #8
 800200c:	46bd      	mov	sp, r7
 800200e:	bd80      	pop	{r7, pc}

08002010 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002010:	b480      	push	{r7}
 8002012:	b089      	sub	sp, #36	@ 0x24
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800201a:	2300      	movs	r3, #0
 800201c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800201e:	2300      	movs	r3, #0
 8002020:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002022:	2300      	movs	r3, #0
 8002024:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002026:	2300      	movs	r3, #0
 8002028:	61fb      	str	r3, [r7, #28]
 800202a:	e159      	b.n	80022e0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800202c:	2201      	movs	r2, #1
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	fa02 f303 	lsl.w	r3, r2, r3
 8002034:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	697a      	ldr	r2, [r7, #20]
 800203c:	4013      	ands	r3, r2
 800203e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002040:	693a      	ldr	r2, [r7, #16]
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	429a      	cmp	r2, r3
 8002046:	f040 8148 	bne.w	80022da <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800204a:	683b      	ldr	r3, [r7, #0]
 800204c:	685b      	ldr	r3, [r3, #4]
 800204e:	f003 0303 	and.w	r3, r3, #3
 8002052:	2b01      	cmp	r3, #1
 8002054:	d005      	beq.n	8002062 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002056:	683b      	ldr	r3, [r7, #0]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800205e:	2b02      	cmp	r3, #2
 8002060:	d130      	bne.n	80020c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002068:	69fb      	ldr	r3, [r7, #28]
 800206a:	005b      	lsls	r3, r3, #1
 800206c:	2203      	movs	r2, #3
 800206e:	fa02 f303 	lsl.w	r3, r2, r3
 8002072:	43db      	mvns	r3, r3
 8002074:	69ba      	ldr	r2, [r7, #24]
 8002076:	4013      	ands	r3, r2
 8002078:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	68da      	ldr	r2, [r3, #12]
 800207e:	69fb      	ldr	r3, [r7, #28]
 8002080:	005b      	lsls	r3, r3, #1
 8002082:	fa02 f303 	lsl.w	r3, r2, r3
 8002086:	69ba      	ldr	r2, [r7, #24]
 8002088:	4313      	orrs	r3, r2
 800208a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	69ba      	ldr	r2, [r7, #24]
 8002090:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	685b      	ldr	r3, [r3, #4]
 8002096:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002098:	2201      	movs	r2, #1
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	fa02 f303 	lsl.w	r3, r2, r3
 80020a0:	43db      	mvns	r3, r3
 80020a2:	69ba      	ldr	r2, [r7, #24]
 80020a4:	4013      	ands	r3, r2
 80020a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	091b      	lsrs	r3, r3, #4
 80020ae:	f003 0201 	and.w	r2, r3, #1
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	fa02 f303 	lsl.w	r3, r2, r3
 80020b8:	69ba      	ldr	r2, [r7, #24]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	69ba      	ldr	r2, [r7, #24]
 80020c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	f003 0303 	and.w	r3, r3, #3
 80020cc:	2b03      	cmp	r3, #3
 80020ce:	d017      	beq.n	8002100 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	005b      	lsls	r3, r3, #1
 80020da:	2203      	movs	r2, #3
 80020dc:	fa02 f303 	lsl.w	r3, r2, r3
 80020e0:	43db      	mvns	r3, r3
 80020e2:	69ba      	ldr	r2, [r7, #24]
 80020e4:	4013      	ands	r3, r2
 80020e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020e8:	683b      	ldr	r3, [r7, #0]
 80020ea:	689a      	ldr	r2, [r3, #8]
 80020ec:	69fb      	ldr	r3, [r7, #28]
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	fa02 f303 	lsl.w	r3, r2, r3
 80020f4:	69ba      	ldr	r2, [r7, #24]
 80020f6:	4313      	orrs	r3, r2
 80020f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	69ba      	ldr	r2, [r7, #24]
 80020fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f003 0303 	and.w	r3, r3, #3
 8002108:	2b02      	cmp	r3, #2
 800210a:	d123      	bne.n	8002154 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	08da      	lsrs	r2, r3, #3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	3208      	adds	r2, #8
 8002114:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002118:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800211a:	69fb      	ldr	r3, [r7, #28]
 800211c:	f003 0307 	and.w	r3, r3, #7
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	220f      	movs	r2, #15
 8002124:	fa02 f303 	lsl.w	r3, r2, r3
 8002128:	43db      	mvns	r3, r3
 800212a:	69ba      	ldr	r2, [r7, #24]
 800212c:	4013      	ands	r3, r2
 800212e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	691a      	ldr	r2, [r3, #16]
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	f003 0307 	and.w	r3, r3, #7
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	fa02 f303 	lsl.w	r3, r2, r3
 8002140:	69ba      	ldr	r2, [r7, #24]
 8002142:	4313      	orrs	r3, r2
 8002144:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	08da      	lsrs	r2, r3, #3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	3208      	adds	r2, #8
 800214e:	69b9      	ldr	r1, [r7, #24]
 8002150:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800215a:	69fb      	ldr	r3, [r7, #28]
 800215c:	005b      	lsls	r3, r3, #1
 800215e:	2203      	movs	r2, #3
 8002160:	fa02 f303 	lsl.w	r3, r2, r3
 8002164:	43db      	mvns	r3, r3
 8002166:	69ba      	ldr	r2, [r7, #24]
 8002168:	4013      	ands	r3, r2
 800216a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f003 0203 	and.w	r2, r3, #3
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	005b      	lsls	r3, r3, #1
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	69ba      	ldr	r2, [r7, #24]
 800217e:	4313      	orrs	r3, r2
 8002180:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	69ba      	ldr	r2, [r7, #24]
 8002186:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002190:	2b00      	cmp	r3, #0
 8002192:	f000 80a2 	beq.w	80022da <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002196:	2300      	movs	r3, #0
 8002198:	60fb      	str	r3, [r7, #12]
 800219a:	4b57      	ldr	r3, [pc, #348]	@ (80022f8 <HAL_GPIO_Init+0x2e8>)
 800219c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219e:	4a56      	ldr	r2, [pc, #344]	@ (80022f8 <HAL_GPIO_Init+0x2e8>)
 80021a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80021a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80021a6:	4b54      	ldr	r3, [pc, #336]	@ (80022f8 <HAL_GPIO_Init+0x2e8>)
 80021a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80021ae:	60fb      	str	r3, [r7, #12]
 80021b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021b2:	4a52      	ldr	r2, [pc, #328]	@ (80022fc <HAL_GPIO_Init+0x2ec>)
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	089b      	lsrs	r3, r3, #2
 80021b8:	3302      	adds	r3, #2
 80021ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	f003 0303 	and.w	r3, r3, #3
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	220f      	movs	r2, #15
 80021ca:	fa02 f303 	lsl.w	r3, r2, r3
 80021ce:	43db      	mvns	r3, r3
 80021d0:	69ba      	ldr	r2, [r7, #24]
 80021d2:	4013      	ands	r3, r2
 80021d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a49      	ldr	r2, [pc, #292]	@ (8002300 <HAL_GPIO_Init+0x2f0>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d019      	beq.n	8002212 <HAL_GPIO_Init+0x202>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a48      	ldr	r2, [pc, #288]	@ (8002304 <HAL_GPIO_Init+0x2f4>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d013      	beq.n	800220e <HAL_GPIO_Init+0x1fe>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a47      	ldr	r2, [pc, #284]	@ (8002308 <HAL_GPIO_Init+0x2f8>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d00d      	beq.n	800220a <HAL_GPIO_Init+0x1fa>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a46      	ldr	r2, [pc, #280]	@ (800230c <HAL_GPIO_Init+0x2fc>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d007      	beq.n	8002206 <HAL_GPIO_Init+0x1f6>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a45      	ldr	r2, [pc, #276]	@ (8002310 <HAL_GPIO_Init+0x300>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d101      	bne.n	8002202 <HAL_GPIO_Init+0x1f2>
 80021fe:	2304      	movs	r3, #4
 8002200:	e008      	b.n	8002214 <HAL_GPIO_Init+0x204>
 8002202:	2307      	movs	r3, #7
 8002204:	e006      	b.n	8002214 <HAL_GPIO_Init+0x204>
 8002206:	2303      	movs	r3, #3
 8002208:	e004      	b.n	8002214 <HAL_GPIO_Init+0x204>
 800220a:	2302      	movs	r3, #2
 800220c:	e002      	b.n	8002214 <HAL_GPIO_Init+0x204>
 800220e:	2301      	movs	r3, #1
 8002210:	e000      	b.n	8002214 <HAL_GPIO_Init+0x204>
 8002212:	2300      	movs	r3, #0
 8002214:	69fa      	ldr	r2, [r7, #28]
 8002216:	f002 0203 	and.w	r2, r2, #3
 800221a:	0092      	lsls	r2, r2, #2
 800221c:	4093      	lsls	r3, r2
 800221e:	69ba      	ldr	r2, [r7, #24]
 8002220:	4313      	orrs	r3, r2
 8002222:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002224:	4935      	ldr	r1, [pc, #212]	@ (80022fc <HAL_GPIO_Init+0x2ec>)
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	089b      	lsrs	r3, r3, #2
 800222a:	3302      	adds	r3, #2
 800222c:	69ba      	ldr	r2, [r7, #24]
 800222e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002232:	4b38      	ldr	r3, [pc, #224]	@ (8002314 <HAL_GPIO_Init+0x304>)
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002238:	693b      	ldr	r3, [r7, #16]
 800223a:	43db      	mvns	r3, r3
 800223c:	69ba      	ldr	r2, [r7, #24]
 800223e:	4013      	ands	r3, r2
 8002240:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002242:	683b      	ldr	r3, [r7, #0]
 8002244:	685b      	ldr	r3, [r3, #4]
 8002246:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800224a:	2b00      	cmp	r3, #0
 800224c:	d003      	beq.n	8002256 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800224e:	69ba      	ldr	r2, [r7, #24]
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	4313      	orrs	r3, r2
 8002254:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002256:	4a2f      	ldr	r2, [pc, #188]	@ (8002314 <HAL_GPIO_Init+0x304>)
 8002258:	69bb      	ldr	r3, [r7, #24]
 800225a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800225c:	4b2d      	ldr	r3, [pc, #180]	@ (8002314 <HAL_GPIO_Init+0x304>)
 800225e:	68db      	ldr	r3, [r3, #12]
 8002260:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	43db      	mvns	r3, r3
 8002266:	69ba      	ldr	r2, [r7, #24]
 8002268:	4013      	ands	r3, r2
 800226a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800226c:	683b      	ldr	r3, [r7, #0]
 800226e:	685b      	ldr	r3, [r3, #4]
 8002270:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d003      	beq.n	8002280 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002278:	69ba      	ldr	r2, [r7, #24]
 800227a:	693b      	ldr	r3, [r7, #16]
 800227c:	4313      	orrs	r3, r2
 800227e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002280:	4a24      	ldr	r2, [pc, #144]	@ (8002314 <HAL_GPIO_Init+0x304>)
 8002282:	69bb      	ldr	r3, [r7, #24]
 8002284:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002286:	4b23      	ldr	r3, [pc, #140]	@ (8002314 <HAL_GPIO_Init+0x304>)
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800228c:	693b      	ldr	r3, [r7, #16]
 800228e:	43db      	mvns	r3, r3
 8002290:	69ba      	ldr	r2, [r7, #24]
 8002292:	4013      	ands	r3, r2
 8002294:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d003      	beq.n	80022aa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80022a2:	69ba      	ldr	r2, [r7, #24]
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022aa:	4a1a      	ldr	r2, [pc, #104]	@ (8002314 <HAL_GPIO_Init+0x304>)
 80022ac:	69bb      	ldr	r3, [r7, #24]
 80022ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022b0:	4b18      	ldr	r3, [pc, #96]	@ (8002314 <HAL_GPIO_Init+0x304>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022b6:	693b      	ldr	r3, [r7, #16]
 80022b8:	43db      	mvns	r3, r3
 80022ba:	69ba      	ldr	r2, [r7, #24]
 80022bc:	4013      	ands	r3, r2
 80022be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d003      	beq.n	80022d4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80022cc:	69ba      	ldr	r2, [r7, #24]
 80022ce:	693b      	ldr	r3, [r7, #16]
 80022d0:	4313      	orrs	r3, r2
 80022d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80022d4:	4a0f      	ldr	r2, [pc, #60]	@ (8002314 <HAL_GPIO_Init+0x304>)
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	3301      	adds	r3, #1
 80022de:	61fb      	str	r3, [r7, #28]
 80022e0:	69fb      	ldr	r3, [r7, #28]
 80022e2:	2b0f      	cmp	r3, #15
 80022e4:	f67f aea2 	bls.w	800202c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80022e8:	bf00      	nop
 80022ea:	bf00      	nop
 80022ec:	3724      	adds	r7, #36	@ 0x24
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	40023800 	.word	0x40023800
 80022fc:	40013800 	.word	0x40013800
 8002300:	40020000 	.word	0x40020000
 8002304:	40020400 	.word	0x40020400
 8002308:	40020800 	.word	0x40020800
 800230c:	40020c00 	.word	0x40020c00
 8002310:	40021000 	.word	0x40021000
 8002314:	40013c00 	.word	0x40013c00

08002318 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002318:	b480      	push	{r7}
 800231a:	b083      	sub	sp, #12
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	460b      	mov	r3, r1
 8002322:	807b      	strh	r3, [r7, #2]
 8002324:	4613      	mov	r3, r2
 8002326:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002328:	787b      	ldrb	r3, [r7, #1]
 800232a:	2b00      	cmp	r3, #0
 800232c:	d003      	beq.n	8002336 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800232e:	887a      	ldrh	r2, [r7, #2]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002334:	e003      	b.n	800233e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002336:	887b      	ldrh	r3, [r7, #2]
 8002338:	041a      	lsls	r2, r3, #16
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	619a      	str	r2, [r3, #24]
}
 800233e:	bf00      	nop
 8002340:	370c      	adds	r7, #12
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
	...

0800234c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b084      	sub	sp, #16
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d101      	bne.n	800235e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800235a:	2301      	movs	r3, #1
 800235c:	e12b      	b.n	80025b6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002364:	b2db      	uxtb	r3, r3
 8002366:	2b00      	cmp	r3, #0
 8002368:	d106      	bne.n	8002378 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002372:	6878      	ldr	r0, [r7, #4]
 8002374:	f7fe fa80 	bl	8000878 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2224      	movs	r2, #36	@ 0x24
 800237c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	681a      	ldr	r2, [r3, #0]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f022 0201 	bic.w	r2, r2, #1
 800238e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800239e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80023ae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80023b0:	f000 fd80 	bl	8002eb4 <HAL_RCC_GetPCLK1Freq>
 80023b4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	4a81      	ldr	r2, [pc, #516]	@ (80025c0 <HAL_I2C_Init+0x274>)
 80023bc:	4293      	cmp	r3, r2
 80023be:	d807      	bhi.n	80023d0 <HAL_I2C_Init+0x84>
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	4a80      	ldr	r2, [pc, #512]	@ (80025c4 <HAL_I2C_Init+0x278>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	bf94      	ite	ls
 80023c8:	2301      	movls	r3, #1
 80023ca:	2300      	movhi	r3, #0
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	e006      	b.n	80023de <HAL_I2C_Init+0x92>
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	4a7d      	ldr	r2, [pc, #500]	@ (80025c8 <HAL_I2C_Init+0x27c>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	bf94      	ite	ls
 80023d8:	2301      	movls	r3, #1
 80023da:	2300      	movhi	r3, #0
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d001      	beq.n	80023e6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e0e7      	b.n	80025b6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	4a78      	ldr	r2, [pc, #480]	@ (80025cc <HAL_I2C_Init+0x280>)
 80023ea:	fba2 2303 	umull	r2, r3, r2, r3
 80023ee:	0c9b      	lsrs	r3, r3, #18
 80023f0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	68ba      	ldr	r2, [r7, #8]
 8002402:	430a      	orrs	r2, r1
 8002404:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	6a1b      	ldr	r3, [r3, #32]
 800240c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	4a6a      	ldr	r2, [pc, #424]	@ (80025c0 <HAL_I2C_Init+0x274>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d802      	bhi.n	8002420 <HAL_I2C_Init+0xd4>
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	3301      	adds	r3, #1
 800241e:	e009      	b.n	8002434 <HAL_I2C_Init+0xe8>
 8002420:	68bb      	ldr	r3, [r7, #8]
 8002422:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002426:	fb02 f303 	mul.w	r3, r2, r3
 800242a:	4a69      	ldr	r2, [pc, #420]	@ (80025d0 <HAL_I2C_Init+0x284>)
 800242c:	fba2 2303 	umull	r2, r3, r2, r3
 8002430:	099b      	lsrs	r3, r3, #6
 8002432:	3301      	adds	r3, #1
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	6812      	ldr	r2, [r2, #0]
 8002438:	430b      	orrs	r3, r1
 800243a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	69db      	ldr	r3, [r3, #28]
 8002442:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002446:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	495c      	ldr	r1, [pc, #368]	@ (80025c0 <HAL_I2C_Init+0x274>)
 8002450:	428b      	cmp	r3, r1
 8002452:	d819      	bhi.n	8002488 <HAL_I2C_Init+0x13c>
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	1e59      	subs	r1, r3, #1
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002462:	1c59      	adds	r1, r3, #1
 8002464:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002468:	400b      	ands	r3, r1
 800246a:	2b00      	cmp	r3, #0
 800246c:	d00a      	beq.n	8002484 <HAL_I2C_Init+0x138>
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	1e59      	subs	r1, r3, #1
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	005b      	lsls	r3, r3, #1
 8002478:	fbb1 f3f3 	udiv	r3, r1, r3
 800247c:	3301      	adds	r3, #1
 800247e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002482:	e051      	b.n	8002528 <HAL_I2C_Init+0x1dc>
 8002484:	2304      	movs	r3, #4
 8002486:	e04f      	b.n	8002528 <HAL_I2C_Init+0x1dc>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d111      	bne.n	80024b4 <HAL_I2C_Init+0x168>
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	1e58      	subs	r0, r3, #1
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6859      	ldr	r1, [r3, #4]
 8002498:	460b      	mov	r3, r1
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	440b      	add	r3, r1
 800249e:	fbb0 f3f3 	udiv	r3, r0, r3
 80024a2:	3301      	adds	r3, #1
 80024a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	bf0c      	ite	eq
 80024ac:	2301      	moveq	r3, #1
 80024ae:	2300      	movne	r3, #0
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	e012      	b.n	80024da <HAL_I2C_Init+0x18e>
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	1e58      	subs	r0, r3, #1
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6859      	ldr	r1, [r3, #4]
 80024bc:	460b      	mov	r3, r1
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	440b      	add	r3, r1
 80024c2:	0099      	lsls	r1, r3, #2
 80024c4:	440b      	add	r3, r1
 80024c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80024ca:	3301      	adds	r3, #1
 80024cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	bf0c      	ite	eq
 80024d4:	2301      	moveq	r3, #1
 80024d6:	2300      	movne	r3, #0
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d001      	beq.n	80024e2 <HAL_I2C_Init+0x196>
 80024de:	2301      	movs	r3, #1
 80024e0:	e022      	b.n	8002528 <HAL_I2C_Init+0x1dc>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	689b      	ldr	r3, [r3, #8]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d10e      	bne.n	8002508 <HAL_I2C_Init+0x1bc>
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	1e58      	subs	r0, r3, #1
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6859      	ldr	r1, [r3, #4]
 80024f2:	460b      	mov	r3, r1
 80024f4:	005b      	lsls	r3, r3, #1
 80024f6:	440b      	add	r3, r1
 80024f8:	fbb0 f3f3 	udiv	r3, r0, r3
 80024fc:	3301      	adds	r3, #1
 80024fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002502:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002506:	e00f      	b.n	8002528 <HAL_I2C_Init+0x1dc>
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	1e58      	subs	r0, r3, #1
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6859      	ldr	r1, [r3, #4]
 8002510:	460b      	mov	r3, r1
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	440b      	add	r3, r1
 8002516:	0099      	lsls	r1, r3, #2
 8002518:	440b      	add	r3, r1
 800251a:	fbb0 f3f3 	udiv	r3, r0, r3
 800251e:	3301      	adds	r3, #1
 8002520:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002524:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002528:	6879      	ldr	r1, [r7, #4]
 800252a:	6809      	ldr	r1, [r1, #0]
 800252c:	4313      	orrs	r3, r2
 800252e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	69da      	ldr	r2, [r3, #28]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6a1b      	ldr	r3, [r3, #32]
 8002542:	431a      	orrs	r2, r3
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	430a      	orrs	r2, r1
 800254a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	689b      	ldr	r3, [r3, #8]
 8002552:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002556:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	6911      	ldr	r1, [r2, #16]
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	68d2      	ldr	r2, [r2, #12]
 8002562:	4311      	orrs	r1, r2
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	6812      	ldr	r2, [r2, #0]
 8002568:	430b      	orrs	r3, r1
 800256a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	68db      	ldr	r3, [r3, #12]
 8002572:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	695a      	ldr	r2, [r3, #20]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	699b      	ldr	r3, [r3, #24]
 800257e:	431a      	orrs	r2, r3
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	430a      	orrs	r2, r1
 8002586:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f042 0201 	orr.w	r2, r2, #1
 8002596:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2200      	movs	r2, #0
 800259c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2220      	movs	r2, #32
 80025a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2200      	movs	r2, #0
 80025aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2200      	movs	r2, #0
 80025b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80025b4:	2300      	movs	r3, #0
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3710      	adds	r7, #16
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
 80025be:	bf00      	nop
 80025c0:	000186a0 	.word	0x000186a0
 80025c4:	001e847f 	.word	0x001e847f
 80025c8:	003d08ff 	.word	0x003d08ff
 80025cc:	431bde83 	.word	0x431bde83
 80025d0:	10624dd3 	.word	0x10624dd3

080025d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025d4:	b580      	push	{r7, lr}
 80025d6:	b086      	sub	sp, #24
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d101      	bne.n	80025e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e267      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0301 	and.w	r3, r3, #1
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d075      	beq.n	80026de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80025f2:	4b88      	ldr	r3, [pc, #544]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 80025f4:	689b      	ldr	r3, [r3, #8]
 80025f6:	f003 030c 	and.w	r3, r3, #12
 80025fa:	2b04      	cmp	r3, #4
 80025fc:	d00c      	beq.n	8002618 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025fe:	4b85      	ldr	r3, [pc, #532]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002606:	2b08      	cmp	r3, #8
 8002608:	d112      	bne.n	8002630 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800260a:	4b82      	ldr	r3, [pc, #520]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002612:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002616:	d10b      	bne.n	8002630 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002618:	4b7e      	ldr	r3, [pc, #504]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002620:	2b00      	cmp	r3, #0
 8002622:	d05b      	beq.n	80026dc <HAL_RCC_OscConfig+0x108>
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d157      	bne.n	80026dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e242      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002638:	d106      	bne.n	8002648 <HAL_RCC_OscConfig+0x74>
 800263a:	4b76      	ldr	r3, [pc, #472]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a75      	ldr	r2, [pc, #468]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002640:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002644:	6013      	str	r3, [r2, #0]
 8002646:	e01d      	b.n	8002684 <HAL_RCC_OscConfig+0xb0>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002650:	d10c      	bne.n	800266c <HAL_RCC_OscConfig+0x98>
 8002652:	4b70      	ldr	r3, [pc, #448]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a6f      	ldr	r2, [pc, #444]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002658:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800265c:	6013      	str	r3, [r2, #0]
 800265e:	4b6d      	ldr	r3, [pc, #436]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a6c      	ldr	r2, [pc, #432]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002664:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002668:	6013      	str	r3, [r2, #0]
 800266a:	e00b      	b.n	8002684 <HAL_RCC_OscConfig+0xb0>
 800266c:	4b69      	ldr	r3, [pc, #420]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a68      	ldr	r2, [pc, #416]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002672:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002676:	6013      	str	r3, [r2, #0]
 8002678:	4b66      	ldr	r3, [pc, #408]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a65      	ldr	r2, [pc, #404]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 800267e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002682:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d013      	beq.n	80026b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800268c:	f7ff fbd2 	bl	8001e34 <HAL_GetTick>
 8002690:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002694:	f7ff fbce 	bl	8001e34 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	693b      	ldr	r3, [r7, #16]
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b64      	cmp	r3, #100	@ 0x64
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e207      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80026a6:	4b5b      	ldr	r3, [pc, #364]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d0f0      	beq.n	8002694 <HAL_RCC_OscConfig+0xc0>
 80026b2:	e014      	b.n	80026de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026b4:	f7ff fbbe 	bl	8001e34 <HAL_GetTick>
 80026b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026ba:	e008      	b.n	80026ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026bc:	f7ff fbba 	bl	8001e34 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b64      	cmp	r3, #100	@ 0x64
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e1f3      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80026ce:	4b51      	ldr	r3, [pc, #324]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d1f0      	bne.n	80026bc <HAL_RCC_OscConfig+0xe8>
 80026da:	e000      	b.n	80026de <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0302 	and.w	r3, r3, #2
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d063      	beq.n	80027b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80026ea:	4b4a      	ldr	r3, [pc, #296]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 80026ec:	689b      	ldr	r3, [r3, #8]
 80026ee:	f003 030c 	and.w	r3, r3, #12
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00b      	beq.n	800270e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026f6:	4b47      	ldr	r3, [pc, #284]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 80026f8:	689b      	ldr	r3, [r3, #8]
 80026fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80026fe:	2b08      	cmp	r3, #8
 8002700:	d11c      	bne.n	800273c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002702:	4b44      	ldr	r3, [pc, #272]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002704:	685b      	ldr	r3, [r3, #4]
 8002706:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800270a:	2b00      	cmp	r3, #0
 800270c:	d116      	bne.n	800273c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800270e:	4b41      	ldr	r3, [pc, #260]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f003 0302 	and.w	r3, r3, #2
 8002716:	2b00      	cmp	r3, #0
 8002718:	d005      	beq.n	8002726 <HAL_RCC_OscConfig+0x152>
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	68db      	ldr	r3, [r3, #12]
 800271e:	2b01      	cmp	r3, #1
 8002720:	d001      	beq.n	8002726 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e1c7      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002726:	4b3b      	ldr	r3, [pc, #236]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	691b      	ldr	r3, [r3, #16]
 8002732:	00db      	lsls	r3, r3, #3
 8002734:	4937      	ldr	r1, [pc, #220]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002736:	4313      	orrs	r3, r2
 8002738:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800273a:	e03a      	b.n	80027b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	2b00      	cmp	r3, #0
 8002742:	d020      	beq.n	8002786 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002744:	4b34      	ldr	r3, [pc, #208]	@ (8002818 <HAL_RCC_OscConfig+0x244>)
 8002746:	2201      	movs	r2, #1
 8002748:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800274a:	f7ff fb73 	bl	8001e34 <HAL_GetTick>
 800274e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002750:	e008      	b.n	8002764 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002752:	f7ff fb6f 	bl	8001e34 <HAL_GetTick>
 8002756:	4602      	mov	r2, r0
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	2b02      	cmp	r3, #2
 800275e:	d901      	bls.n	8002764 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002760:	2303      	movs	r3, #3
 8002762:	e1a8      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002764:	4b2b      	ldr	r3, [pc, #172]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	f003 0302 	and.w	r3, r3, #2
 800276c:	2b00      	cmp	r3, #0
 800276e:	d0f0      	beq.n	8002752 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002770:	4b28      	ldr	r3, [pc, #160]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	691b      	ldr	r3, [r3, #16]
 800277c:	00db      	lsls	r3, r3, #3
 800277e:	4925      	ldr	r1, [pc, #148]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 8002780:	4313      	orrs	r3, r2
 8002782:	600b      	str	r3, [r1, #0]
 8002784:	e015      	b.n	80027b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002786:	4b24      	ldr	r3, [pc, #144]	@ (8002818 <HAL_RCC_OscConfig+0x244>)
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800278c:	f7ff fb52 	bl	8001e34 <HAL_GetTick>
 8002790:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002792:	e008      	b.n	80027a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002794:	f7ff fb4e 	bl	8001e34 <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	2b02      	cmp	r3, #2
 80027a0:	d901      	bls.n	80027a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e187      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80027a6:	4b1b      	ldr	r3, [pc, #108]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f003 0302 	and.w	r3, r3, #2
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d1f0      	bne.n	8002794 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 0308 	and.w	r3, r3, #8
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d036      	beq.n	800282c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	695b      	ldr	r3, [r3, #20]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d016      	beq.n	80027f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027c6:	4b15      	ldr	r3, [pc, #84]	@ (800281c <HAL_RCC_OscConfig+0x248>)
 80027c8:	2201      	movs	r2, #1
 80027ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027cc:	f7ff fb32 	bl	8001e34 <HAL_GetTick>
 80027d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027d2:	e008      	b.n	80027e6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80027d4:	f7ff fb2e 	bl	8001e34 <HAL_GetTick>
 80027d8:	4602      	mov	r2, r0
 80027da:	693b      	ldr	r3, [r7, #16]
 80027dc:	1ad3      	subs	r3, r2, r3
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d901      	bls.n	80027e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80027e2:	2303      	movs	r3, #3
 80027e4:	e167      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002814 <HAL_RCC_OscConfig+0x240>)
 80027e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80027ea:	f003 0302 	and.w	r3, r3, #2
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d0f0      	beq.n	80027d4 <HAL_RCC_OscConfig+0x200>
 80027f2:	e01b      	b.n	800282c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027f4:	4b09      	ldr	r3, [pc, #36]	@ (800281c <HAL_RCC_OscConfig+0x248>)
 80027f6:	2200      	movs	r2, #0
 80027f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027fa:	f7ff fb1b 	bl	8001e34 <HAL_GetTick>
 80027fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002800:	e00e      	b.n	8002820 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002802:	f7ff fb17 	bl	8001e34 <HAL_GetTick>
 8002806:	4602      	mov	r2, r0
 8002808:	693b      	ldr	r3, [r7, #16]
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	2b02      	cmp	r3, #2
 800280e:	d907      	bls.n	8002820 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002810:	2303      	movs	r3, #3
 8002812:	e150      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
 8002814:	40023800 	.word	0x40023800
 8002818:	42470000 	.word	0x42470000
 800281c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002820:	4b88      	ldr	r3, [pc, #544]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 8002822:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002824:	f003 0302 	and.w	r3, r3, #2
 8002828:	2b00      	cmp	r3, #0
 800282a:	d1ea      	bne.n	8002802 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 0304 	and.w	r3, r3, #4
 8002834:	2b00      	cmp	r3, #0
 8002836:	f000 8097 	beq.w	8002968 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800283a:	2300      	movs	r3, #0
 800283c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800283e:	4b81      	ldr	r3, [pc, #516]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 8002840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002842:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d10f      	bne.n	800286a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800284a:	2300      	movs	r3, #0
 800284c:	60bb      	str	r3, [r7, #8]
 800284e:	4b7d      	ldr	r3, [pc, #500]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 8002850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002852:	4a7c      	ldr	r2, [pc, #496]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 8002854:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002858:	6413      	str	r3, [r2, #64]	@ 0x40
 800285a:	4b7a      	ldr	r3, [pc, #488]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 800285c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002862:	60bb      	str	r3, [r7, #8]
 8002864:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002866:	2301      	movs	r3, #1
 8002868:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800286a:	4b77      	ldr	r3, [pc, #476]	@ (8002a48 <HAL_RCC_OscConfig+0x474>)
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002872:	2b00      	cmp	r3, #0
 8002874:	d118      	bne.n	80028a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002876:	4b74      	ldr	r3, [pc, #464]	@ (8002a48 <HAL_RCC_OscConfig+0x474>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a73      	ldr	r2, [pc, #460]	@ (8002a48 <HAL_RCC_OscConfig+0x474>)
 800287c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002880:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002882:	f7ff fad7 	bl	8001e34 <HAL_GetTick>
 8002886:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002888:	e008      	b.n	800289c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800288a:	f7ff fad3 	bl	8001e34 <HAL_GetTick>
 800288e:	4602      	mov	r2, r0
 8002890:	693b      	ldr	r3, [r7, #16]
 8002892:	1ad3      	subs	r3, r2, r3
 8002894:	2b02      	cmp	r3, #2
 8002896:	d901      	bls.n	800289c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e10c      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800289c:	4b6a      	ldr	r3, [pc, #424]	@ (8002a48 <HAL_RCC_OscConfig+0x474>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d0f0      	beq.n	800288a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d106      	bne.n	80028be <HAL_RCC_OscConfig+0x2ea>
 80028b0:	4b64      	ldr	r3, [pc, #400]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80028b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028b4:	4a63      	ldr	r2, [pc, #396]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80028b6:	f043 0301 	orr.w	r3, r3, #1
 80028ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80028bc:	e01c      	b.n	80028f8 <HAL_RCC_OscConfig+0x324>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	2b05      	cmp	r3, #5
 80028c4:	d10c      	bne.n	80028e0 <HAL_RCC_OscConfig+0x30c>
 80028c6:	4b5f      	ldr	r3, [pc, #380]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80028c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028ca:	4a5e      	ldr	r2, [pc, #376]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80028cc:	f043 0304 	orr.w	r3, r3, #4
 80028d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80028d2:	4b5c      	ldr	r3, [pc, #368]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80028d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028d6:	4a5b      	ldr	r2, [pc, #364]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80028d8:	f043 0301 	orr.w	r3, r3, #1
 80028dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80028de:	e00b      	b.n	80028f8 <HAL_RCC_OscConfig+0x324>
 80028e0:	4b58      	ldr	r3, [pc, #352]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80028e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028e4:	4a57      	ldr	r2, [pc, #348]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80028e6:	f023 0301 	bic.w	r3, r3, #1
 80028ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80028ec:	4b55      	ldr	r3, [pc, #340]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80028ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80028f0:	4a54      	ldr	r2, [pc, #336]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80028f2:	f023 0304 	bic.w	r3, r3, #4
 80028f6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d015      	beq.n	800292c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002900:	f7ff fa98 	bl	8001e34 <HAL_GetTick>
 8002904:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002906:	e00a      	b.n	800291e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002908:	f7ff fa94 	bl	8001e34 <HAL_GetTick>
 800290c:	4602      	mov	r2, r0
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002916:	4293      	cmp	r3, r2
 8002918:	d901      	bls.n	800291e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800291a:	2303      	movs	r3, #3
 800291c:	e0cb      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800291e:	4b49      	ldr	r3, [pc, #292]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 8002920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b00      	cmp	r3, #0
 8002928:	d0ee      	beq.n	8002908 <HAL_RCC_OscConfig+0x334>
 800292a:	e014      	b.n	8002956 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800292c:	f7ff fa82 	bl	8001e34 <HAL_GetTick>
 8002930:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002932:	e00a      	b.n	800294a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002934:	f7ff fa7e 	bl	8001e34 <HAL_GetTick>
 8002938:	4602      	mov	r2, r0
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002942:	4293      	cmp	r3, r2
 8002944:	d901      	bls.n	800294a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002946:	2303      	movs	r3, #3
 8002948:	e0b5      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800294a:	4b3e      	ldr	r3, [pc, #248]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 800294c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800294e:	f003 0302 	and.w	r3, r3, #2
 8002952:	2b00      	cmp	r3, #0
 8002954:	d1ee      	bne.n	8002934 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002956:	7dfb      	ldrb	r3, [r7, #23]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d105      	bne.n	8002968 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800295c:	4b39      	ldr	r3, [pc, #228]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 800295e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002960:	4a38      	ldr	r2, [pc, #224]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 8002962:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002966:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	699b      	ldr	r3, [r3, #24]
 800296c:	2b00      	cmp	r3, #0
 800296e:	f000 80a1 	beq.w	8002ab4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002972:	4b34      	ldr	r3, [pc, #208]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f003 030c 	and.w	r3, r3, #12
 800297a:	2b08      	cmp	r3, #8
 800297c:	d05c      	beq.n	8002a38 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	699b      	ldr	r3, [r3, #24]
 8002982:	2b02      	cmp	r3, #2
 8002984:	d141      	bne.n	8002a0a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002986:	4b31      	ldr	r3, [pc, #196]	@ (8002a4c <HAL_RCC_OscConfig+0x478>)
 8002988:	2200      	movs	r2, #0
 800298a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800298c:	f7ff fa52 	bl	8001e34 <HAL_GetTick>
 8002990:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002992:	e008      	b.n	80029a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002994:	f7ff fa4e 	bl	8001e34 <HAL_GetTick>
 8002998:	4602      	mov	r2, r0
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	1ad3      	subs	r3, r2, r3
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d901      	bls.n	80029a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80029a2:	2303      	movs	r3, #3
 80029a4:	e087      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029a6:	4b27      	ldr	r3, [pc, #156]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d1f0      	bne.n	8002994 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	69da      	ldr	r2, [r3, #28]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6a1b      	ldr	r3, [r3, #32]
 80029ba:	431a      	orrs	r2, r3
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029c0:	019b      	lsls	r3, r3, #6
 80029c2:	431a      	orrs	r2, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029c8:	085b      	lsrs	r3, r3, #1
 80029ca:	3b01      	subs	r3, #1
 80029cc:	041b      	lsls	r3, r3, #16
 80029ce:	431a      	orrs	r2, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029d4:	061b      	lsls	r3, r3, #24
 80029d6:	491b      	ldr	r1, [pc, #108]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80029d8:	4313      	orrs	r3, r2
 80029da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029dc:	4b1b      	ldr	r3, [pc, #108]	@ (8002a4c <HAL_RCC_OscConfig+0x478>)
 80029de:	2201      	movs	r2, #1
 80029e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029e2:	f7ff fa27 	bl	8001e34 <HAL_GetTick>
 80029e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029e8:	e008      	b.n	80029fc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029ea:	f7ff fa23 	bl	8001e34 <HAL_GetTick>
 80029ee:	4602      	mov	r2, r0
 80029f0:	693b      	ldr	r3, [r7, #16]
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	2b02      	cmp	r3, #2
 80029f6:	d901      	bls.n	80029fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80029f8:	2303      	movs	r3, #3
 80029fa:	e05c      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029fc:	4b11      	ldr	r3, [pc, #68]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d0f0      	beq.n	80029ea <HAL_RCC_OscConfig+0x416>
 8002a08:	e054      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a0a:	4b10      	ldr	r3, [pc, #64]	@ (8002a4c <HAL_RCC_OscConfig+0x478>)
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a10:	f7ff fa10 	bl	8001e34 <HAL_GetTick>
 8002a14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a16:	e008      	b.n	8002a2a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a18:	f7ff fa0c 	bl	8001e34 <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	693b      	ldr	r3, [r7, #16]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d901      	bls.n	8002a2a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e045      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a2a:	4b06      	ldr	r3, [pc, #24]	@ (8002a44 <HAL_RCC_OscConfig+0x470>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d1f0      	bne.n	8002a18 <HAL_RCC_OscConfig+0x444>
 8002a36:	e03d      	b.n	8002ab4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	699b      	ldr	r3, [r3, #24]
 8002a3c:	2b01      	cmp	r3, #1
 8002a3e:	d107      	bne.n	8002a50 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e038      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
 8002a44:	40023800 	.word	0x40023800
 8002a48:	40007000 	.word	0x40007000
 8002a4c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002a50:	4b1b      	ldr	r3, [pc, #108]	@ (8002ac0 <HAL_RCC_OscConfig+0x4ec>)
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	699b      	ldr	r3, [r3, #24]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d028      	beq.n	8002ab0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d121      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d11a      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a7a:	68fa      	ldr	r2, [r7, #12]
 8002a7c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002a80:	4013      	ands	r3, r2
 8002a82:	687a      	ldr	r2, [r7, #4]
 8002a84:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002a86:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d111      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a96:	085b      	lsrs	r3, r3, #1
 8002a98:	3b01      	subs	r3, #1
 8002a9a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d107      	bne.n	8002ab0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aaa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d001      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e000      	b.n	8002ab6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002ab4:	2300      	movs	r3, #0
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3718      	adds	r7, #24
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	40023800 	.word	0x40023800

08002ac4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b084      	sub	sp, #16
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d101      	bne.n	8002ad8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	e0cc      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ad8:	4b68      	ldr	r3, [pc, #416]	@ (8002c7c <HAL_RCC_ClockConfig+0x1b8>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 0307 	and.w	r3, r3, #7
 8002ae0:	683a      	ldr	r2, [r7, #0]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	d90c      	bls.n	8002b00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ae6:	4b65      	ldr	r3, [pc, #404]	@ (8002c7c <HAL_RCC_ClockConfig+0x1b8>)
 8002ae8:	683a      	ldr	r2, [r7, #0]
 8002aea:	b2d2      	uxtb	r2, r2
 8002aec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002aee:	4b63      	ldr	r3, [pc, #396]	@ (8002c7c <HAL_RCC_ClockConfig+0x1b8>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0307 	and.w	r3, r3, #7
 8002af6:	683a      	ldr	r2, [r7, #0]
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d001      	beq.n	8002b00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e0b8      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f003 0302 	and.w	r3, r3, #2
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d020      	beq.n	8002b4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 0304 	and.w	r3, r3, #4
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d005      	beq.n	8002b24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b18:	4b59      	ldr	r3, [pc, #356]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	4a58      	ldr	r2, [pc, #352]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b1e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002b22:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0308 	and.w	r3, r3, #8
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d005      	beq.n	8002b3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b30:	4b53      	ldr	r3, [pc, #332]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	4a52      	ldr	r2, [pc, #328]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b36:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002b3a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b3c:	4b50      	ldr	r3, [pc, #320]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b3e:	689b      	ldr	r3, [r3, #8]
 8002b40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	494d      	ldr	r1, [pc, #308]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f003 0301 	and.w	r3, r3, #1
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d044      	beq.n	8002be4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	685b      	ldr	r3, [r3, #4]
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d107      	bne.n	8002b72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b62:	4b47      	ldr	r3, [pc, #284]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d119      	bne.n	8002ba2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e07f      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	2b02      	cmp	r3, #2
 8002b78:	d003      	beq.n	8002b82 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002b7e:	2b03      	cmp	r3, #3
 8002b80:	d107      	bne.n	8002b92 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b82:	4b3f      	ldr	r3, [pc, #252]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d109      	bne.n	8002ba2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e06f      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b92:	4b3b      	ldr	r3, [pc, #236]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f003 0302 	and.w	r3, r3, #2
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d101      	bne.n	8002ba2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e067      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ba2:	4b37      	ldr	r3, [pc, #220]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	f023 0203 	bic.w	r2, r3, #3
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	4934      	ldr	r1, [pc, #208]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002bb4:	f7ff f93e 	bl	8001e34 <HAL_GetTick>
 8002bb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bba:	e00a      	b.n	8002bd2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002bbc:	f7ff f93a 	bl	8001e34 <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e04f      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bd2:	4b2b      	ldr	r3, [pc, #172]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002bd4:	689b      	ldr	r3, [r3, #8]
 8002bd6:	f003 020c 	and.w	r2, r3, #12
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d1eb      	bne.n	8002bbc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002be4:	4b25      	ldr	r3, [pc, #148]	@ (8002c7c <HAL_RCC_ClockConfig+0x1b8>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0307 	and.w	r3, r3, #7
 8002bec:	683a      	ldr	r2, [r7, #0]
 8002bee:	429a      	cmp	r2, r3
 8002bf0:	d20c      	bcs.n	8002c0c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bf2:	4b22      	ldr	r3, [pc, #136]	@ (8002c7c <HAL_RCC_ClockConfig+0x1b8>)
 8002bf4:	683a      	ldr	r2, [r7, #0]
 8002bf6:	b2d2      	uxtb	r2, r2
 8002bf8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bfa:	4b20      	ldr	r3, [pc, #128]	@ (8002c7c <HAL_RCC_ClockConfig+0x1b8>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	f003 0307 	and.w	r3, r3, #7
 8002c02:	683a      	ldr	r2, [r7, #0]
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d001      	beq.n	8002c0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e032      	b.n	8002c72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0304 	and.w	r3, r3, #4
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d008      	beq.n	8002c2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c18:	4b19      	ldr	r3, [pc, #100]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	4916      	ldr	r1, [pc, #88]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c26:	4313      	orrs	r3, r2
 8002c28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0308 	and.w	r3, r3, #8
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d009      	beq.n	8002c4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c36:	4b12      	ldr	r3, [pc, #72]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	691b      	ldr	r3, [r3, #16]
 8002c42:	00db      	lsls	r3, r3, #3
 8002c44:	490e      	ldr	r1, [pc, #56]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c46:	4313      	orrs	r3, r2
 8002c48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002c4a:	f000 f821 	bl	8002c90 <HAL_RCC_GetSysClockFreq>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	4b0b      	ldr	r3, [pc, #44]	@ (8002c80 <HAL_RCC_ClockConfig+0x1bc>)
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	091b      	lsrs	r3, r3, #4
 8002c56:	f003 030f 	and.w	r3, r3, #15
 8002c5a:	490a      	ldr	r1, [pc, #40]	@ (8002c84 <HAL_RCC_ClockConfig+0x1c0>)
 8002c5c:	5ccb      	ldrb	r3, [r1, r3]
 8002c5e:	fa22 f303 	lsr.w	r3, r2, r3
 8002c62:	4a09      	ldr	r2, [pc, #36]	@ (8002c88 <HAL_RCC_ClockConfig+0x1c4>)
 8002c64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002c66:	4b09      	ldr	r3, [pc, #36]	@ (8002c8c <HAL_RCC_ClockConfig+0x1c8>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f7fd ffd8 	bl	8000c20 <HAL_InitTick>

  return HAL_OK;
 8002c70:	2300      	movs	r3, #0
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3710      	adds	r7, #16
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	40023c00 	.word	0x40023c00
 8002c80:	40023800 	.word	0x40023800
 8002c84:	08008180 	.word	0x08008180
 8002c88:	20000000 	.word	0x20000000
 8002c8c:	20000004 	.word	0x20000004

08002c90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c94:	b094      	sub	sp, #80	@ 0x50
 8002c96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002ca4:	2300      	movs	r3, #0
 8002ca6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002ca8:	4b79      	ldr	r3, [pc, #484]	@ (8002e90 <HAL_RCC_GetSysClockFreq+0x200>)
 8002caa:	689b      	ldr	r3, [r3, #8]
 8002cac:	f003 030c 	and.w	r3, r3, #12
 8002cb0:	2b08      	cmp	r3, #8
 8002cb2:	d00d      	beq.n	8002cd0 <HAL_RCC_GetSysClockFreq+0x40>
 8002cb4:	2b08      	cmp	r3, #8
 8002cb6:	f200 80e1 	bhi.w	8002e7c <HAL_RCC_GetSysClockFreq+0x1ec>
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d002      	beq.n	8002cc4 <HAL_RCC_GetSysClockFreq+0x34>
 8002cbe:	2b04      	cmp	r3, #4
 8002cc0:	d003      	beq.n	8002cca <HAL_RCC_GetSysClockFreq+0x3a>
 8002cc2:	e0db      	b.n	8002e7c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002cc4:	4b73      	ldr	r3, [pc, #460]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0x204>)
 8002cc6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002cc8:	e0db      	b.n	8002e82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002cca:	4b73      	ldr	r3, [pc, #460]	@ (8002e98 <HAL_RCC_GetSysClockFreq+0x208>)
 8002ccc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002cce:	e0d8      	b.n	8002e82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002cd0:	4b6f      	ldr	r3, [pc, #444]	@ (8002e90 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002cd8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002cda:	4b6d      	ldr	r3, [pc, #436]	@ (8002e90 <HAL_RCC_GetSysClockFreq+0x200>)
 8002cdc:	685b      	ldr	r3, [r3, #4]
 8002cde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d063      	beq.n	8002dae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ce6:	4b6a      	ldr	r3, [pc, #424]	@ (8002e90 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	099b      	lsrs	r3, r3, #6
 8002cec:	2200      	movs	r2, #0
 8002cee:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002cf0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002cf4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002cf8:	633b      	str	r3, [r7, #48]	@ 0x30
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	637b      	str	r3, [r7, #52]	@ 0x34
 8002cfe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002d02:	4622      	mov	r2, r4
 8002d04:	462b      	mov	r3, r5
 8002d06:	f04f 0000 	mov.w	r0, #0
 8002d0a:	f04f 0100 	mov.w	r1, #0
 8002d0e:	0159      	lsls	r1, r3, #5
 8002d10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d14:	0150      	lsls	r0, r2, #5
 8002d16:	4602      	mov	r2, r0
 8002d18:	460b      	mov	r3, r1
 8002d1a:	4621      	mov	r1, r4
 8002d1c:	1a51      	subs	r1, r2, r1
 8002d1e:	6139      	str	r1, [r7, #16]
 8002d20:	4629      	mov	r1, r5
 8002d22:	eb63 0301 	sbc.w	r3, r3, r1
 8002d26:	617b      	str	r3, [r7, #20]
 8002d28:	f04f 0200 	mov.w	r2, #0
 8002d2c:	f04f 0300 	mov.w	r3, #0
 8002d30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d34:	4659      	mov	r1, fp
 8002d36:	018b      	lsls	r3, r1, #6
 8002d38:	4651      	mov	r1, sl
 8002d3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d3e:	4651      	mov	r1, sl
 8002d40:	018a      	lsls	r2, r1, #6
 8002d42:	4651      	mov	r1, sl
 8002d44:	ebb2 0801 	subs.w	r8, r2, r1
 8002d48:	4659      	mov	r1, fp
 8002d4a:	eb63 0901 	sbc.w	r9, r3, r1
 8002d4e:	f04f 0200 	mov.w	r2, #0
 8002d52:	f04f 0300 	mov.w	r3, #0
 8002d56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002d5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002d5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002d62:	4690      	mov	r8, r2
 8002d64:	4699      	mov	r9, r3
 8002d66:	4623      	mov	r3, r4
 8002d68:	eb18 0303 	adds.w	r3, r8, r3
 8002d6c:	60bb      	str	r3, [r7, #8]
 8002d6e:	462b      	mov	r3, r5
 8002d70:	eb49 0303 	adc.w	r3, r9, r3
 8002d74:	60fb      	str	r3, [r7, #12]
 8002d76:	f04f 0200 	mov.w	r2, #0
 8002d7a:	f04f 0300 	mov.w	r3, #0
 8002d7e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002d82:	4629      	mov	r1, r5
 8002d84:	024b      	lsls	r3, r1, #9
 8002d86:	4621      	mov	r1, r4
 8002d88:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002d8c:	4621      	mov	r1, r4
 8002d8e:	024a      	lsls	r2, r1, #9
 8002d90:	4610      	mov	r0, r2
 8002d92:	4619      	mov	r1, r3
 8002d94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d96:	2200      	movs	r2, #0
 8002d98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002d9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d9c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002da0:	f7fd fa6e 	bl	8000280 <__aeabi_uldivmod>
 8002da4:	4602      	mov	r2, r0
 8002da6:	460b      	mov	r3, r1
 8002da8:	4613      	mov	r3, r2
 8002daa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002dac:	e058      	b.n	8002e60 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002dae:	4b38      	ldr	r3, [pc, #224]	@ (8002e90 <HAL_RCC_GetSysClockFreq+0x200>)
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	099b      	lsrs	r3, r3, #6
 8002db4:	2200      	movs	r2, #0
 8002db6:	4618      	mov	r0, r3
 8002db8:	4611      	mov	r1, r2
 8002dba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002dbe:	623b      	str	r3, [r7, #32]
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dc4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002dc8:	4642      	mov	r2, r8
 8002dca:	464b      	mov	r3, r9
 8002dcc:	f04f 0000 	mov.w	r0, #0
 8002dd0:	f04f 0100 	mov.w	r1, #0
 8002dd4:	0159      	lsls	r1, r3, #5
 8002dd6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002dda:	0150      	lsls	r0, r2, #5
 8002ddc:	4602      	mov	r2, r0
 8002dde:	460b      	mov	r3, r1
 8002de0:	4641      	mov	r1, r8
 8002de2:	ebb2 0a01 	subs.w	sl, r2, r1
 8002de6:	4649      	mov	r1, r9
 8002de8:	eb63 0b01 	sbc.w	fp, r3, r1
 8002dec:	f04f 0200 	mov.w	r2, #0
 8002df0:	f04f 0300 	mov.w	r3, #0
 8002df4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002df8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002dfc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002e00:	ebb2 040a 	subs.w	r4, r2, sl
 8002e04:	eb63 050b 	sbc.w	r5, r3, fp
 8002e08:	f04f 0200 	mov.w	r2, #0
 8002e0c:	f04f 0300 	mov.w	r3, #0
 8002e10:	00eb      	lsls	r3, r5, #3
 8002e12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002e16:	00e2      	lsls	r2, r4, #3
 8002e18:	4614      	mov	r4, r2
 8002e1a:	461d      	mov	r5, r3
 8002e1c:	4643      	mov	r3, r8
 8002e1e:	18e3      	adds	r3, r4, r3
 8002e20:	603b      	str	r3, [r7, #0]
 8002e22:	464b      	mov	r3, r9
 8002e24:	eb45 0303 	adc.w	r3, r5, r3
 8002e28:	607b      	str	r3, [r7, #4]
 8002e2a:	f04f 0200 	mov.w	r2, #0
 8002e2e:	f04f 0300 	mov.w	r3, #0
 8002e32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002e36:	4629      	mov	r1, r5
 8002e38:	028b      	lsls	r3, r1, #10
 8002e3a:	4621      	mov	r1, r4
 8002e3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002e40:	4621      	mov	r1, r4
 8002e42:	028a      	lsls	r2, r1, #10
 8002e44:	4610      	mov	r0, r2
 8002e46:	4619      	mov	r1, r3
 8002e48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	61bb      	str	r3, [r7, #24]
 8002e4e:	61fa      	str	r2, [r7, #28]
 8002e50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002e54:	f7fd fa14 	bl	8000280 <__aeabi_uldivmod>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002e60:	4b0b      	ldr	r3, [pc, #44]	@ (8002e90 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	0c1b      	lsrs	r3, r3, #16
 8002e66:	f003 0303 	and.w	r3, r3, #3
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	005b      	lsls	r3, r3, #1
 8002e6e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002e70:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002e72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e74:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e78:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e7a:	e002      	b.n	8002e82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002e7c:	4b05      	ldr	r3, [pc, #20]	@ (8002e94 <HAL_RCC_GetSysClockFreq+0x204>)
 8002e7e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002e80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002e82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3750      	adds	r7, #80	@ 0x50
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e8e:	bf00      	nop
 8002e90:	40023800 	.word	0x40023800
 8002e94:	00f42400 	.word	0x00f42400
 8002e98:	007a1200 	.word	0x007a1200

08002e9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002ea0:	4b03      	ldr	r3, [pc, #12]	@ (8002eb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	20000000 	.word	0x20000000

08002eb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002eb8:	f7ff fff0 	bl	8002e9c <HAL_RCC_GetHCLKFreq>
 8002ebc:	4602      	mov	r2, r0
 8002ebe:	4b05      	ldr	r3, [pc, #20]	@ (8002ed4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	0a9b      	lsrs	r3, r3, #10
 8002ec4:	f003 0307 	and.w	r3, r3, #7
 8002ec8:	4903      	ldr	r1, [pc, #12]	@ (8002ed8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002eca:	5ccb      	ldrb	r3, [r1, r3]
 8002ecc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	40023800 	.word	0x40023800
 8002ed8:	08008190 	.word	0x08008190

08002edc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ee0:	f7ff ffdc 	bl	8002e9c <HAL_RCC_GetHCLKFreq>
 8002ee4:	4602      	mov	r2, r0
 8002ee6:	4b05      	ldr	r3, [pc, #20]	@ (8002efc <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ee8:	689b      	ldr	r3, [r3, #8]
 8002eea:	0b5b      	lsrs	r3, r3, #13
 8002eec:	f003 0307 	and.w	r3, r3, #7
 8002ef0:	4903      	ldr	r1, [pc, #12]	@ (8002f00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002ef2:	5ccb      	ldrb	r3, [r1, r3]
 8002ef4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	40023800 	.word	0x40023800
 8002f00:	08008190 	.word	0x08008190

08002f04 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002f04:	b480      	push	{r7}
 8002f06:	b083      	sub	sp, #12
 8002f08:	af00      	add	r7, sp, #0
 8002f0a:	6078      	str	r0, [r7, #4]
 8002f0c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	220f      	movs	r2, #15
 8002f12:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002f14:	4b12      	ldr	r3, [pc, #72]	@ (8002f60 <HAL_RCC_GetClockConfig+0x5c>)
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	f003 0203 	and.w	r2, r3, #3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002f20:	4b0f      	ldr	r3, [pc, #60]	@ (8002f60 <HAL_RCC_GetClockConfig+0x5c>)
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002f2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002f60 <HAL_RCC_GetClockConfig+0x5c>)
 8002f2e:	689b      	ldr	r3, [r3, #8]
 8002f30:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002f38:	4b09      	ldr	r3, [pc, #36]	@ (8002f60 <HAL_RCC_GetClockConfig+0x5c>)
 8002f3a:	689b      	ldr	r3, [r3, #8]
 8002f3c:	08db      	lsrs	r3, r3, #3
 8002f3e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002f46:	4b07      	ldr	r3, [pc, #28]	@ (8002f64 <HAL_RCC_GetClockConfig+0x60>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0207 	and.w	r2, r3, #7
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	601a      	str	r2, [r3, #0]
}
 8002f52:	bf00      	nop
 8002f54:	370c      	adds	r7, #12
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr
 8002f5e:	bf00      	nop
 8002f60:	40023800 	.word	0x40023800
 8002f64:	40023c00 	.word	0x40023c00

08002f68 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b082      	sub	sp, #8
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002f76:	2301      	movs	r3, #1
 8002f78:	e07b      	b.n	8003072 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d108      	bne.n	8002f94 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	685b      	ldr	r3, [r3, #4]
 8002f86:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002f8a:	d009      	beq.n	8002fa0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	61da      	str	r2, [r3, #28]
 8002f92:	e005      	b.n	8002fa0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2200      	movs	r2, #0
 8002f98:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d106      	bne.n	8002fc0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f7fd fdb4 	bl	8000b28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	2202      	movs	r2, #2
 8002fc4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	681a      	ldr	r2, [r3, #0]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002fd6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002fe8:	431a      	orrs	r2, r3
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ff2:	431a      	orrs	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	691b      	ldr	r3, [r3, #16]
 8002ff8:	f003 0302 	and.w	r3, r3, #2
 8002ffc:	431a      	orrs	r2, r3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	695b      	ldr	r3, [r3, #20]
 8003002:	f003 0301 	and.w	r3, r3, #1
 8003006:	431a      	orrs	r2, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	699b      	ldr	r3, [r3, #24]
 800300c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003010:	431a      	orrs	r2, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	69db      	ldr	r3, [r3, #28]
 8003016:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800301a:	431a      	orrs	r2, r3
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6a1b      	ldr	r3, [r3, #32]
 8003020:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003024:	ea42 0103 	orr.w	r1, r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800302c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	430a      	orrs	r2, r1
 8003036:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	699b      	ldr	r3, [r3, #24]
 800303c:	0c1b      	lsrs	r3, r3, #16
 800303e:	f003 0104 	and.w	r1, r3, #4
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003046:	f003 0210 	and.w	r2, r3, #16
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	430a      	orrs	r2, r1
 8003050:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	69da      	ldr	r2, [r3, #28]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003060:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2200      	movs	r2, #0
 8003066:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003070:	2300      	movs	r3, #0
}
 8003072:	4618      	mov	r0, r3
 8003074:	3708      	adds	r7, #8
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800307a:	b580      	push	{r7, lr}
 800307c:	b082      	sub	sp, #8
 800307e:	af00      	add	r7, sp, #0
 8003080:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d101      	bne.n	800308c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	e041      	b.n	8003110 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003092:	b2db      	uxtb	r3, r3
 8003094:	2b00      	cmp	r3, #0
 8003096:	d106      	bne.n	80030a6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2200      	movs	r2, #0
 800309c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80030a0:	6878      	ldr	r0, [r7, #4]
 80030a2:	f7fe f8f1 	bl	8001288 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2202      	movs	r2, #2
 80030aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681a      	ldr	r2, [r3, #0]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	3304      	adds	r3, #4
 80030b6:	4619      	mov	r1, r3
 80030b8:	4610      	mov	r0, r2
 80030ba:	f000 fc3b 	bl	8003934 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2201      	movs	r2, #1
 80030c2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2201      	movs	r2, #1
 80030ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2201      	movs	r2, #1
 80030d2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	2201      	movs	r2, #1
 80030da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2201      	movs	r2, #1
 80030e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2201      	movs	r2, #1
 80030ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2201      	movs	r2, #1
 80030f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2201      	movs	r2, #1
 80030fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2201      	movs	r2, #1
 8003102:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2201      	movs	r2, #1
 800310a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800310e:	2300      	movs	r3, #0
}
 8003110:	4618      	mov	r0, r3
 8003112:	3708      	adds	r7, #8
 8003114:	46bd      	mov	sp, r7
 8003116:	bd80      	pop	{r7, pc}

08003118 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003118:	b480      	push	{r7}
 800311a:	b085      	sub	sp, #20
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003126:	b2db      	uxtb	r3, r3
 8003128:	2b01      	cmp	r3, #1
 800312a:	d001      	beq.n	8003130 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e044      	b.n	80031ba <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2202      	movs	r2, #2
 8003134:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	68da      	ldr	r2, [r3, #12]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f042 0201 	orr.w	r2, r2, #1
 8003146:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a1e      	ldr	r2, [pc, #120]	@ (80031c8 <HAL_TIM_Base_Start_IT+0xb0>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d018      	beq.n	8003184 <HAL_TIM_Base_Start_IT+0x6c>
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800315a:	d013      	beq.n	8003184 <HAL_TIM_Base_Start_IT+0x6c>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a1a      	ldr	r2, [pc, #104]	@ (80031cc <HAL_TIM_Base_Start_IT+0xb4>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d00e      	beq.n	8003184 <HAL_TIM_Base_Start_IT+0x6c>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4a19      	ldr	r2, [pc, #100]	@ (80031d0 <HAL_TIM_Base_Start_IT+0xb8>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d009      	beq.n	8003184 <HAL_TIM_Base_Start_IT+0x6c>
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	4a17      	ldr	r2, [pc, #92]	@ (80031d4 <HAL_TIM_Base_Start_IT+0xbc>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d004      	beq.n	8003184 <HAL_TIM_Base_Start_IT+0x6c>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a16      	ldr	r2, [pc, #88]	@ (80031d8 <HAL_TIM_Base_Start_IT+0xc0>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d111      	bne.n	80031a8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f003 0307 	and.w	r3, r3, #7
 800318e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	2b06      	cmp	r3, #6
 8003194:	d010      	beq.n	80031b8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f042 0201 	orr.w	r2, r2, #1
 80031a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80031a6:	e007      	b.n	80031b8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f042 0201 	orr.w	r2, r2, #1
 80031b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80031b8:	2300      	movs	r3, #0
}
 80031ba:	4618      	mov	r0, r3
 80031bc:	3714      	adds	r7, #20
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	40010000 	.word	0x40010000
 80031cc:	40000400 	.word	0x40000400
 80031d0:	40000800 	.word	0x40000800
 80031d4:	40000c00 	.word	0x40000c00
 80031d8:	40014000 	.word	0x40014000

080031dc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	b082      	sub	sp, #8
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d101      	bne.n	80031ee <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e041      	b.n	8003272 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d106      	bne.n	8003208 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2200      	movs	r2, #0
 80031fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f000 f839 	bl	800327a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2202      	movs	r2, #2
 800320c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681a      	ldr	r2, [r3, #0]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	3304      	adds	r3, #4
 8003218:	4619      	mov	r1, r3
 800321a:	4610      	mov	r0, r2
 800321c:	f000 fb8a 	bl	8003934 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2201      	movs	r2, #1
 800322c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2201      	movs	r2, #1
 800325c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003270:	2300      	movs	r3, #0
}
 8003272:	4618      	mov	r0, r3
 8003274:	3708      	adds	r7, #8
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}

0800327a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800327a:	b480      	push	{r7}
 800327c:	b083      	sub	sp, #12
 800327e:	af00      	add	r7, sp, #0
 8003280:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003282:	bf00      	nop
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
	...

08003290 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b084      	sub	sp, #16
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d109      	bne.n	80032b4 <HAL_TIM_PWM_Start+0x24>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	bf14      	ite	ne
 80032ac:	2301      	movne	r3, #1
 80032ae:	2300      	moveq	r3, #0
 80032b0:	b2db      	uxtb	r3, r3
 80032b2:	e022      	b.n	80032fa <HAL_TIM_PWM_Start+0x6a>
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	2b04      	cmp	r3, #4
 80032b8:	d109      	bne.n	80032ce <HAL_TIM_PWM_Start+0x3e>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	bf14      	ite	ne
 80032c6:	2301      	movne	r3, #1
 80032c8:	2300      	moveq	r3, #0
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	e015      	b.n	80032fa <HAL_TIM_PWM_Start+0x6a>
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	2b08      	cmp	r3, #8
 80032d2:	d109      	bne.n	80032e8 <HAL_TIM_PWM_Start+0x58>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032da:	b2db      	uxtb	r3, r3
 80032dc:	2b01      	cmp	r3, #1
 80032de:	bf14      	ite	ne
 80032e0:	2301      	movne	r3, #1
 80032e2:	2300      	moveq	r3, #0
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	e008      	b.n	80032fa <HAL_TIM_PWM_Start+0x6a>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	bf14      	ite	ne
 80032f4:	2301      	movne	r3, #1
 80032f6:	2300      	moveq	r3, #0
 80032f8:	b2db      	uxtb	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d001      	beq.n	8003302 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e068      	b.n	80033d4 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d104      	bne.n	8003312 <HAL_TIM_PWM_Start+0x82>
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2202      	movs	r2, #2
 800330c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003310:	e013      	b.n	800333a <HAL_TIM_PWM_Start+0xaa>
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	2b04      	cmp	r3, #4
 8003316:	d104      	bne.n	8003322 <HAL_TIM_PWM_Start+0x92>
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2202      	movs	r2, #2
 800331c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003320:	e00b      	b.n	800333a <HAL_TIM_PWM_Start+0xaa>
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	2b08      	cmp	r3, #8
 8003326:	d104      	bne.n	8003332 <HAL_TIM_PWM_Start+0xa2>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2202      	movs	r2, #2
 800332c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003330:	e003      	b.n	800333a <HAL_TIM_PWM_Start+0xaa>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2202      	movs	r2, #2
 8003336:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	2201      	movs	r2, #1
 8003340:	6839      	ldr	r1, [r7, #0]
 8003342:	4618      	mov	r0, r3
 8003344:	f000 fda2 	bl	8003e8c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a23      	ldr	r2, [pc, #140]	@ (80033dc <HAL_TIM_PWM_Start+0x14c>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d107      	bne.n	8003362 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003360:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a1d      	ldr	r2, [pc, #116]	@ (80033dc <HAL_TIM_PWM_Start+0x14c>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d018      	beq.n	800339e <HAL_TIM_PWM_Start+0x10e>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003374:	d013      	beq.n	800339e <HAL_TIM_PWM_Start+0x10e>
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a19      	ldr	r2, [pc, #100]	@ (80033e0 <HAL_TIM_PWM_Start+0x150>)
 800337c:	4293      	cmp	r3, r2
 800337e:	d00e      	beq.n	800339e <HAL_TIM_PWM_Start+0x10e>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4a17      	ldr	r2, [pc, #92]	@ (80033e4 <HAL_TIM_PWM_Start+0x154>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d009      	beq.n	800339e <HAL_TIM_PWM_Start+0x10e>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a16      	ldr	r2, [pc, #88]	@ (80033e8 <HAL_TIM_PWM_Start+0x158>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d004      	beq.n	800339e <HAL_TIM_PWM_Start+0x10e>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a14      	ldr	r2, [pc, #80]	@ (80033ec <HAL_TIM_PWM_Start+0x15c>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d111      	bne.n	80033c2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f003 0307 	and.w	r3, r3, #7
 80033a8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2b06      	cmp	r3, #6
 80033ae:	d010      	beq.n	80033d2 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f042 0201 	orr.w	r2, r2, #1
 80033be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033c0:	e007      	b.n	80033d2 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681a      	ldr	r2, [r3, #0]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f042 0201 	orr.w	r2, r2, #1
 80033d0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80033d2:	2300      	movs	r3, #0
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3710      	adds	r7, #16
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	40010000 	.word	0x40010000
 80033e0:	40000400 	.word	0x40000400
 80033e4:	40000800 	.word	0x40000800
 80033e8:	40000c00 	.word	0x40000c00
 80033ec:	40014000 	.word	0x40014000

080033f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b084      	sub	sp, #16
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	68db      	ldr	r3, [r3, #12]
 80033fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	691b      	ldr	r3, [r3, #16]
 8003406:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	f003 0302 	and.w	r3, r3, #2
 800340e:	2b00      	cmp	r3, #0
 8003410:	d020      	beq.n	8003454 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	f003 0302 	and.w	r3, r3, #2
 8003418:	2b00      	cmp	r3, #0
 800341a:	d01b      	beq.n	8003454 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f06f 0202 	mvn.w	r2, #2
 8003424:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2201      	movs	r2, #1
 800342a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	699b      	ldr	r3, [r3, #24]
 8003432:	f003 0303 	and.w	r3, r3, #3
 8003436:	2b00      	cmp	r3, #0
 8003438:	d003      	beq.n	8003442 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f000 fa5b 	bl	80038f6 <HAL_TIM_IC_CaptureCallback>
 8003440:	e005      	b.n	800344e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003442:	6878      	ldr	r0, [r7, #4]
 8003444:	f000 fa4d 	bl	80038e2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f000 fa5e 	bl	800390a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2200      	movs	r2, #0
 8003452:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003454:	68bb      	ldr	r3, [r7, #8]
 8003456:	f003 0304 	and.w	r3, r3, #4
 800345a:	2b00      	cmp	r3, #0
 800345c:	d020      	beq.n	80034a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	f003 0304 	and.w	r3, r3, #4
 8003464:	2b00      	cmp	r3, #0
 8003466:	d01b      	beq.n	80034a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f06f 0204 	mvn.w	r2, #4
 8003470:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	2202      	movs	r2, #2
 8003476:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	699b      	ldr	r3, [r3, #24]
 800347e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003482:	2b00      	cmp	r3, #0
 8003484:	d003      	beq.n	800348e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f000 fa35 	bl	80038f6 <HAL_TIM_IC_CaptureCallback>
 800348c:	e005      	b.n	800349a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	f000 fa27 	bl	80038e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	f000 fa38 	bl	800390a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2200      	movs	r2, #0
 800349e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	f003 0308 	and.w	r3, r3, #8
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d020      	beq.n	80034ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	f003 0308 	and.w	r3, r3, #8
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d01b      	beq.n	80034ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f06f 0208 	mvn.w	r2, #8
 80034bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2204      	movs	r2, #4
 80034c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	69db      	ldr	r3, [r3, #28]
 80034ca:	f003 0303 	and.w	r3, r3, #3
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d003      	beq.n	80034da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f000 fa0f 	bl	80038f6 <HAL_TIM_IC_CaptureCallback>
 80034d8:	e005      	b.n	80034e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f000 fa01 	bl	80038e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f000 fa12 	bl	800390a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	2200      	movs	r2, #0
 80034ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80034ec:	68bb      	ldr	r3, [r7, #8]
 80034ee:	f003 0310 	and.w	r3, r3, #16
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d020      	beq.n	8003538 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	f003 0310 	and.w	r3, r3, #16
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d01b      	beq.n	8003538 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f06f 0210 	mvn.w	r2, #16
 8003508:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	2208      	movs	r2, #8
 800350e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	69db      	ldr	r3, [r3, #28]
 8003516:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800351a:	2b00      	cmp	r3, #0
 800351c:	d003      	beq.n	8003526 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f000 f9e9 	bl	80038f6 <HAL_TIM_IC_CaptureCallback>
 8003524:	e005      	b.n	8003532 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003526:	6878      	ldr	r0, [r7, #4]
 8003528:	f000 f9db 	bl	80038e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800352c:	6878      	ldr	r0, [r7, #4]
 800352e:	f000 f9ec 	bl	800390a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	f003 0301 	and.w	r3, r3, #1
 800353e:	2b00      	cmp	r3, #0
 8003540:	d00c      	beq.n	800355c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	f003 0301 	and.w	r3, r3, #1
 8003548:	2b00      	cmp	r3, #0
 800354a:	d007      	beq.n	800355c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f06f 0201 	mvn.w	r2, #1
 8003554:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f7fd fa88 	bl	8000a6c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00c      	beq.n	8003580 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800356c:	2b00      	cmp	r3, #0
 800356e:	d007      	beq.n	8003580 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003578:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f000 fd24 	bl	8003fc8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003580:	68bb      	ldr	r3, [r7, #8]
 8003582:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003586:	2b00      	cmp	r3, #0
 8003588:	d00c      	beq.n	80035a4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003590:	2b00      	cmp	r3, #0
 8003592:	d007      	beq.n	80035a4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800359c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800359e:	6878      	ldr	r0, [r7, #4]
 80035a0:	f000 f9bd 	bl	800391e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	f003 0320 	and.w	r3, r3, #32
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d00c      	beq.n	80035c8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	f003 0320 	and.w	r3, r3, #32
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d007      	beq.n	80035c8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f06f 0220 	mvn.w	r2, #32
 80035c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f000 fcf6 	bl	8003fb4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80035c8:	bf00      	nop
 80035ca:	3710      	adds	r7, #16
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}

080035d0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b086      	sub	sp, #24
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	60f8      	str	r0, [r7, #12]
 80035d8:	60b9      	str	r1, [r7, #8]
 80035da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035dc:	2300      	movs	r3, #0
 80035de:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d101      	bne.n	80035ee <HAL_TIM_PWM_ConfigChannel+0x1e>
 80035ea:	2302      	movs	r3, #2
 80035ec:	e0ae      	b.n	800374c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2201      	movs	r2, #1
 80035f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2b0c      	cmp	r3, #12
 80035fa:	f200 809f 	bhi.w	800373c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80035fe:	a201      	add	r2, pc, #4	@ (adr r2, 8003604 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003600:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003604:	08003639 	.word	0x08003639
 8003608:	0800373d 	.word	0x0800373d
 800360c:	0800373d 	.word	0x0800373d
 8003610:	0800373d 	.word	0x0800373d
 8003614:	08003679 	.word	0x08003679
 8003618:	0800373d 	.word	0x0800373d
 800361c:	0800373d 	.word	0x0800373d
 8003620:	0800373d 	.word	0x0800373d
 8003624:	080036bb 	.word	0x080036bb
 8003628:	0800373d 	.word	0x0800373d
 800362c:	0800373d 	.word	0x0800373d
 8003630:	0800373d 	.word	0x0800373d
 8003634:	080036fb 	.word	0x080036fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	68b9      	ldr	r1, [r7, #8]
 800363e:	4618      	mov	r0, r3
 8003640:	f000 f9fe 	bl	8003a40 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	699a      	ldr	r2, [r3, #24]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f042 0208 	orr.w	r2, r2, #8
 8003652:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	699a      	ldr	r2, [r3, #24]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f022 0204 	bic.w	r2, r2, #4
 8003662:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	6999      	ldr	r1, [r3, #24]
 800366a:	68bb      	ldr	r3, [r7, #8]
 800366c:	691a      	ldr	r2, [r3, #16]
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	430a      	orrs	r2, r1
 8003674:	619a      	str	r2, [r3, #24]
      break;
 8003676:	e064      	b.n	8003742 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	68b9      	ldr	r1, [r7, #8]
 800367e:	4618      	mov	r0, r3
 8003680:	f000 fa44 	bl	8003b0c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	699a      	ldr	r2, [r3, #24]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003692:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	699a      	ldr	r2, [r3, #24]
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	6999      	ldr	r1, [r3, #24]
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	691b      	ldr	r3, [r3, #16]
 80036ae:	021a      	lsls	r2, r3, #8
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	430a      	orrs	r2, r1
 80036b6:	619a      	str	r2, [r3, #24]
      break;
 80036b8:	e043      	b.n	8003742 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	68b9      	ldr	r1, [r7, #8]
 80036c0:	4618      	mov	r0, r3
 80036c2:	f000 fa8f 	bl	8003be4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	69da      	ldr	r2, [r3, #28]
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f042 0208 	orr.w	r2, r2, #8
 80036d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	69da      	ldr	r2, [r3, #28]
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f022 0204 	bic.w	r2, r2, #4
 80036e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	69d9      	ldr	r1, [r3, #28]
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	691a      	ldr	r2, [r3, #16]
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	430a      	orrs	r2, r1
 80036f6:	61da      	str	r2, [r3, #28]
      break;
 80036f8:	e023      	b.n	8003742 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68b9      	ldr	r1, [r7, #8]
 8003700:	4618      	mov	r0, r3
 8003702:	f000 fad9 	bl	8003cb8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	69da      	ldr	r2, [r3, #28]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003714:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	69da      	ldr	r2, [r3, #28]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003724:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	69d9      	ldr	r1, [r3, #28]
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	691b      	ldr	r3, [r3, #16]
 8003730:	021a      	lsls	r2, r3, #8
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	430a      	orrs	r2, r1
 8003738:	61da      	str	r2, [r3, #28]
      break;
 800373a:	e002      	b.n	8003742 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800373c:	2301      	movs	r3, #1
 800373e:	75fb      	strb	r3, [r7, #23]
      break;
 8003740:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2200      	movs	r2, #0
 8003746:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800374a:	7dfb      	ldrb	r3, [r7, #23]
}
 800374c:	4618      	mov	r0, r3
 800374e:	3718      	adds	r7, #24
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}

08003754 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b084      	sub	sp, #16
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
 800375c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800375e:	2300      	movs	r3, #0
 8003760:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003768:	2b01      	cmp	r3, #1
 800376a:	d101      	bne.n	8003770 <HAL_TIM_ConfigClockSource+0x1c>
 800376c:	2302      	movs	r3, #2
 800376e:	e0b4      	b.n	80038da <HAL_TIM_ConfigClockSource+0x186>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2202      	movs	r2, #2
 800377c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	689b      	ldr	r3, [r3, #8]
 8003786:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800378e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003796:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	68ba      	ldr	r2, [r7, #8]
 800379e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037a8:	d03e      	beq.n	8003828 <HAL_TIM_ConfigClockSource+0xd4>
 80037aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037ae:	f200 8087 	bhi.w	80038c0 <HAL_TIM_ConfigClockSource+0x16c>
 80037b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037b6:	f000 8086 	beq.w	80038c6 <HAL_TIM_ConfigClockSource+0x172>
 80037ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037be:	d87f      	bhi.n	80038c0 <HAL_TIM_ConfigClockSource+0x16c>
 80037c0:	2b70      	cmp	r3, #112	@ 0x70
 80037c2:	d01a      	beq.n	80037fa <HAL_TIM_ConfigClockSource+0xa6>
 80037c4:	2b70      	cmp	r3, #112	@ 0x70
 80037c6:	d87b      	bhi.n	80038c0 <HAL_TIM_ConfigClockSource+0x16c>
 80037c8:	2b60      	cmp	r3, #96	@ 0x60
 80037ca:	d050      	beq.n	800386e <HAL_TIM_ConfigClockSource+0x11a>
 80037cc:	2b60      	cmp	r3, #96	@ 0x60
 80037ce:	d877      	bhi.n	80038c0 <HAL_TIM_ConfigClockSource+0x16c>
 80037d0:	2b50      	cmp	r3, #80	@ 0x50
 80037d2:	d03c      	beq.n	800384e <HAL_TIM_ConfigClockSource+0xfa>
 80037d4:	2b50      	cmp	r3, #80	@ 0x50
 80037d6:	d873      	bhi.n	80038c0 <HAL_TIM_ConfigClockSource+0x16c>
 80037d8:	2b40      	cmp	r3, #64	@ 0x40
 80037da:	d058      	beq.n	800388e <HAL_TIM_ConfigClockSource+0x13a>
 80037dc:	2b40      	cmp	r3, #64	@ 0x40
 80037de:	d86f      	bhi.n	80038c0 <HAL_TIM_ConfigClockSource+0x16c>
 80037e0:	2b30      	cmp	r3, #48	@ 0x30
 80037e2:	d064      	beq.n	80038ae <HAL_TIM_ConfigClockSource+0x15a>
 80037e4:	2b30      	cmp	r3, #48	@ 0x30
 80037e6:	d86b      	bhi.n	80038c0 <HAL_TIM_ConfigClockSource+0x16c>
 80037e8:	2b20      	cmp	r3, #32
 80037ea:	d060      	beq.n	80038ae <HAL_TIM_ConfigClockSource+0x15a>
 80037ec:	2b20      	cmp	r3, #32
 80037ee:	d867      	bhi.n	80038c0 <HAL_TIM_ConfigClockSource+0x16c>
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d05c      	beq.n	80038ae <HAL_TIM_ConfigClockSource+0x15a>
 80037f4:	2b10      	cmp	r3, #16
 80037f6:	d05a      	beq.n	80038ae <HAL_TIM_ConfigClockSource+0x15a>
 80037f8:	e062      	b.n	80038c0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800380a:	f000 fb1f 	bl	8003e4c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800381c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	68ba      	ldr	r2, [r7, #8]
 8003824:	609a      	str	r2, [r3, #8]
      break;
 8003826:	e04f      	b.n	80038c8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003838:	f000 fb08 	bl	8003e4c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	689a      	ldr	r2, [r3, #8]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800384a:	609a      	str	r2, [r3, #8]
      break;
 800384c:	e03c      	b.n	80038c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800385a:	461a      	mov	r2, r3
 800385c:	f000 fa7c 	bl	8003d58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2150      	movs	r1, #80	@ 0x50
 8003866:	4618      	mov	r0, r3
 8003868:	f000 fad5 	bl	8003e16 <TIM_ITRx_SetConfig>
      break;
 800386c:	e02c      	b.n	80038c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800387a:	461a      	mov	r2, r3
 800387c:	f000 fa9b 	bl	8003db6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2160      	movs	r1, #96	@ 0x60
 8003886:	4618      	mov	r0, r3
 8003888:	f000 fac5 	bl	8003e16 <TIM_ITRx_SetConfig>
      break;
 800388c:	e01c      	b.n	80038c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800389a:	461a      	mov	r2, r3
 800389c:	f000 fa5c 	bl	8003d58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	2140      	movs	r1, #64	@ 0x40
 80038a6:	4618      	mov	r0, r3
 80038a8:	f000 fab5 	bl	8003e16 <TIM_ITRx_SetConfig>
      break;
 80038ac:	e00c      	b.n	80038c8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681a      	ldr	r2, [r3, #0]
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4619      	mov	r1, r3
 80038b8:	4610      	mov	r0, r2
 80038ba:	f000 faac 	bl	8003e16 <TIM_ITRx_SetConfig>
      break;
 80038be:	e003      	b.n	80038c8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80038c0:	2301      	movs	r3, #1
 80038c2:	73fb      	strb	r3, [r7, #15]
      break;
 80038c4:	e000      	b.n	80038c8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80038c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2201      	movs	r2, #1
 80038cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80038d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3710      	adds	r7, #16
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}

080038e2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038e2:	b480      	push	{r7}
 80038e4:	b083      	sub	sp, #12
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038ea:	bf00      	nop
 80038ec:	370c      	adds	r7, #12
 80038ee:	46bd      	mov	sp, r7
 80038f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f4:	4770      	bx	lr

080038f6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038f6:	b480      	push	{r7}
 80038f8:	b083      	sub	sp, #12
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038fe:	bf00      	nop
 8003900:	370c      	adds	r7, #12
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr

0800390a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800390a:	b480      	push	{r7}
 800390c:	b083      	sub	sp, #12
 800390e:	af00      	add	r7, sp, #0
 8003910:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003912:	bf00      	nop
 8003914:	370c      	adds	r7, #12
 8003916:	46bd      	mov	sp, r7
 8003918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391c:	4770      	bx	lr

0800391e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800391e:	b480      	push	{r7}
 8003920:	b083      	sub	sp, #12
 8003922:	af00      	add	r7, sp, #0
 8003924:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003926:	bf00      	nop
 8003928:	370c      	adds	r7, #12
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr
	...

08003934 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003934:	b480      	push	{r7}
 8003936:	b085      	sub	sp, #20
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	4a37      	ldr	r2, [pc, #220]	@ (8003a24 <TIM_Base_SetConfig+0xf0>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d00f      	beq.n	800396c <TIM_Base_SetConfig+0x38>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003952:	d00b      	beq.n	800396c <TIM_Base_SetConfig+0x38>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	4a34      	ldr	r2, [pc, #208]	@ (8003a28 <TIM_Base_SetConfig+0xf4>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d007      	beq.n	800396c <TIM_Base_SetConfig+0x38>
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4a33      	ldr	r2, [pc, #204]	@ (8003a2c <TIM_Base_SetConfig+0xf8>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d003      	beq.n	800396c <TIM_Base_SetConfig+0x38>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	4a32      	ldr	r2, [pc, #200]	@ (8003a30 <TIM_Base_SetConfig+0xfc>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d108      	bne.n	800397e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003972:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	68fa      	ldr	r2, [r7, #12]
 800397a:	4313      	orrs	r3, r2
 800397c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a28      	ldr	r2, [pc, #160]	@ (8003a24 <TIM_Base_SetConfig+0xf0>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d01b      	beq.n	80039be <TIM_Base_SetConfig+0x8a>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800398c:	d017      	beq.n	80039be <TIM_Base_SetConfig+0x8a>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a25      	ldr	r2, [pc, #148]	@ (8003a28 <TIM_Base_SetConfig+0xf4>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d013      	beq.n	80039be <TIM_Base_SetConfig+0x8a>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a24      	ldr	r2, [pc, #144]	@ (8003a2c <TIM_Base_SetConfig+0xf8>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d00f      	beq.n	80039be <TIM_Base_SetConfig+0x8a>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a23      	ldr	r2, [pc, #140]	@ (8003a30 <TIM_Base_SetConfig+0xfc>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d00b      	beq.n	80039be <TIM_Base_SetConfig+0x8a>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	4a22      	ldr	r2, [pc, #136]	@ (8003a34 <TIM_Base_SetConfig+0x100>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d007      	beq.n	80039be <TIM_Base_SetConfig+0x8a>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4a21      	ldr	r2, [pc, #132]	@ (8003a38 <TIM_Base_SetConfig+0x104>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d003      	beq.n	80039be <TIM_Base_SetConfig+0x8a>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	4a20      	ldr	r2, [pc, #128]	@ (8003a3c <TIM_Base_SetConfig+0x108>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d108      	bne.n	80039d0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	68db      	ldr	r3, [r3, #12]
 80039ca:	68fa      	ldr	r2, [r7, #12]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	695b      	ldr	r3, [r3, #20]
 80039da:	4313      	orrs	r3, r2
 80039dc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	689a      	ldr	r2, [r3, #8]
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	4a0c      	ldr	r2, [pc, #48]	@ (8003a24 <TIM_Base_SetConfig+0xf0>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d103      	bne.n	80039fe <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	691a      	ldr	r2, [r3, #16]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f043 0204 	orr.w	r2, r3, #4
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	68fa      	ldr	r2, [r7, #12]
 8003a14:	601a      	str	r2, [r3, #0]
}
 8003a16:	bf00      	nop
 8003a18:	3714      	adds	r7, #20
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a20:	4770      	bx	lr
 8003a22:	bf00      	nop
 8003a24:	40010000 	.word	0x40010000
 8003a28:	40000400 	.word	0x40000400
 8003a2c:	40000800 	.word	0x40000800
 8003a30:	40000c00 	.word	0x40000c00
 8003a34:	40014000 	.word	0x40014000
 8003a38:	40014400 	.word	0x40014400
 8003a3c:	40014800 	.word	0x40014800

08003a40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b087      	sub	sp, #28
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a1b      	ldr	r3, [r3, #32]
 8003a4e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6a1b      	ldr	r3, [r3, #32]
 8003a54:	f023 0201 	bic.w	r2, r3, #1
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	699b      	ldr	r3, [r3, #24]
 8003a66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f023 0303 	bic.w	r3, r3, #3
 8003a76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a78:	683b      	ldr	r3, [r7, #0]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	68fa      	ldr	r2, [r7, #12]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	f023 0302 	bic.w	r3, r3, #2
 8003a88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	697a      	ldr	r2, [r7, #20]
 8003a90:	4313      	orrs	r3, r2
 8003a92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	4a1c      	ldr	r2, [pc, #112]	@ (8003b08 <TIM_OC1_SetConfig+0xc8>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d10c      	bne.n	8003ab6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	f023 0308 	bic.w	r3, r3, #8
 8003aa2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	697a      	ldr	r2, [r7, #20]
 8003aaa:	4313      	orrs	r3, r2
 8003aac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	f023 0304 	bic.w	r3, r3, #4
 8003ab4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	4a13      	ldr	r2, [pc, #76]	@ (8003b08 <TIM_OC1_SetConfig+0xc8>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d111      	bne.n	8003ae2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ac4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003acc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	695b      	ldr	r3, [r3, #20]
 8003ad2:	693a      	ldr	r2, [r7, #16]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	699b      	ldr	r3, [r3, #24]
 8003adc:	693a      	ldr	r2, [r7, #16]
 8003ade:	4313      	orrs	r3, r2
 8003ae0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	693a      	ldr	r2, [r7, #16]
 8003ae6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	68fa      	ldr	r2, [r7, #12]
 8003aec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	685a      	ldr	r2, [r3, #4]
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	697a      	ldr	r2, [r7, #20]
 8003afa:	621a      	str	r2, [r3, #32]
}
 8003afc:	bf00      	nop
 8003afe:	371c      	adds	r7, #28
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr
 8003b08:	40010000 	.word	0x40010000

08003b0c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b087      	sub	sp, #28
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a1b      	ldr	r3, [r3, #32]
 8003b1a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6a1b      	ldr	r3, [r3, #32]
 8003b20:	f023 0210 	bic.w	r2, r3, #16
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	699b      	ldr	r3, [r3, #24]
 8003b32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b42:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	021b      	lsls	r3, r3, #8
 8003b4a:	68fa      	ldr	r2, [r7, #12]
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	f023 0320 	bic.w	r3, r3, #32
 8003b56:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	011b      	lsls	r3, r3, #4
 8003b5e:	697a      	ldr	r2, [r7, #20]
 8003b60:	4313      	orrs	r3, r2
 8003b62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	4a1e      	ldr	r2, [pc, #120]	@ (8003be0 <TIM_OC2_SetConfig+0xd4>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d10d      	bne.n	8003b88 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	011b      	lsls	r3, r3, #4
 8003b7a:	697a      	ldr	r2, [r7, #20]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b86:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	4a15      	ldr	r2, [pc, #84]	@ (8003be0 <TIM_OC2_SetConfig+0xd4>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d113      	bne.n	8003bb8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003b9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	695b      	ldr	r3, [r3, #20]
 8003ba4:	009b      	lsls	r3, r3, #2
 8003ba6:	693a      	ldr	r2, [r7, #16]
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	699b      	ldr	r3, [r3, #24]
 8003bb0:	009b      	lsls	r3, r3, #2
 8003bb2:	693a      	ldr	r2, [r7, #16]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	693a      	ldr	r2, [r7, #16]
 8003bbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	68fa      	ldr	r2, [r7, #12]
 8003bc2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	685a      	ldr	r2, [r3, #4]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	697a      	ldr	r2, [r7, #20]
 8003bd0:	621a      	str	r2, [r3, #32]
}
 8003bd2:	bf00      	nop
 8003bd4:	371c      	adds	r7, #28
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	40010000 	.word	0x40010000

08003be4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b087      	sub	sp, #28
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a1b      	ldr	r3, [r3, #32]
 8003bf2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6a1b      	ldr	r3, [r3, #32]
 8003bf8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	69db      	ldr	r3, [r3, #28]
 8003c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	f023 0303 	bic.w	r3, r3, #3
 8003c1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	68fa      	ldr	r2, [r7, #12]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003c2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	021b      	lsls	r3, r3, #8
 8003c34:	697a      	ldr	r2, [r7, #20]
 8003c36:	4313      	orrs	r3, r2
 8003c38:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	4a1d      	ldr	r2, [pc, #116]	@ (8003cb4 <TIM_OC3_SetConfig+0xd0>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d10d      	bne.n	8003c5e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003c48:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003c4a:	683b      	ldr	r3, [r7, #0]
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	021b      	lsls	r3, r3, #8
 8003c50:	697a      	ldr	r2, [r7, #20]
 8003c52:	4313      	orrs	r3, r2
 8003c54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003c5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	4a14      	ldr	r2, [pc, #80]	@ (8003cb4 <TIM_OC3_SetConfig+0xd0>)
 8003c62:	4293      	cmp	r3, r2
 8003c64:	d113      	bne.n	8003c8e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003c6e:	693b      	ldr	r3, [r7, #16]
 8003c70:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	695b      	ldr	r3, [r3, #20]
 8003c7a:	011b      	lsls	r3, r3, #4
 8003c7c:	693a      	ldr	r2, [r7, #16]
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	699b      	ldr	r3, [r3, #24]
 8003c86:	011b      	lsls	r3, r3, #4
 8003c88:	693a      	ldr	r2, [r7, #16]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	693a      	ldr	r2, [r7, #16]
 8003c92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	68fa      	ldr	r2, [r7, #12]
 8003c98:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	685a      	ldr	r2, [r3, #4]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	697a      	ldr	r2, [r7, #20]
 8003ca6:	621a      	str	r2, [r3, #32]
}
 8003ca8:	bf00      	nop
 8003caa:	371c      	adds	r7, #28
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr
 8003cb4:	40010000 	.word	0x40010000

08003cb8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b087      	sub	sp, #28
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6a1b      	ldr	r3, [r3, #32]
 8003cc6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a1b      	ldr	r3, [r3, #32]
 8003ccc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	69db      	ldr	r3, [r3, #28]
 8003cde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ce6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	021b      	lsls	r3, r3, #8
 8003cf6:	68fa      	ldr	r2, [r7, #12]
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003d02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	031b      	lsls	r3, r3, #12
 8003d0a:	693a      	ldr	r2, [r7, #16]
 8003d0c:	4313      	orrs	r3, r2
 8003d0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4a10      	ldr	r2, [pc, #64]	@ (8003d54 <TIM_OC4_SetConfig+0x9c>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d109      	bne.n	8003d2c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003d1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	695b      	ldr	r3, [r3, #20]
 8003d24:	019b      	lsls	r3, r3, #6
 8003d26:	697a      	ldr	r2, [r7, #20]
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	697a      	ldr	r2, [r7, #20]
 8003d30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	68fa      	ldr	r2, [r7, #12]
 8003d36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	685a      	ldr	r2, [r3, #4]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	693a      	ldr	r2, [r7, #16]
 8003d44:	621a      	str	r2, [r3, #32]
}
 8003d46:	bf00      	nop
 8003d48:	371c      	adds	r7, #28
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr
 8003d52:	bf00      	nop
 8003d54:	40010000 	.word	0x40010000

08003d58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b087      	sub	sp, #28
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6a1b      	ldr	r3, [r3, #32]
 8003d68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	6a1b      	ldr	r3, [r3, #32]
 8003d6e:	f023 0201 	bic.w	r2, r3, #1
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	699b      	ldr	r3, [r3, #24]
 8003d7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	011b      	lsls	r3, r3, #4
 8003d88:	693a      	ldr	r2, [r7, #16]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	f023 030a 	bic.w	r3, r3, #10
 8003d94:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d96:	697a      	ldr	r2, [r7, #20]
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	693a      	ldr	r2, [r7, #16]
 8003da2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	697a      	ldr	r2, [r7, #20]
 8003da8:	621a      	str	r2, [r3, #32]
}
 8003daa:	bf00      	nop
 8003dac:	371c      	adds	r7, #28
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr

08003db6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003db6:	b480      	push	{r7}
 8003db8:	b087      	sub	sp, #28
 8003dba:	af00      	add	r7, sp, #0
 8003dbc:	60f8      	str	r0, [r7, #12]
 8003dbe:	60b9      	str	r1, [r7, #8]
 8003dc0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6a1b      	ldr	r3, [r3, #32]
 8003dcc:	f023 0210 	bic.w	r2, r3, #16
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	699b      	ldr	r3, [r3, #24]
 8003dd8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003de0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	031b      	lsls	r3, r3, #12
 8003de6:	693a      	ldr	r2, [r7, #16]
 8003de8:	4313      	orrs	r3, r2
 8003dea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003df2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	011b      	lsls	r3, r3, #4
 8003df8:	697a      	ldr	r2, [r7, #20]
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	693a      	ldr	r2, [r7, #16]
 8003e02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	697a      	ldr	r2, [r7, #20]
 8003e08:	621a      	str	r2, [r3, #32]
}
 8003e0a:	bf00      	nop
 8003e0c:	371c      	adds	r7, #28
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e14:	4770      	bx	lr

08003e16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e16:	b480      	push	{r7}
 8003e18:	b085      	sub	sp, #20
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	6078      	str	r0, [r7, #4]
 8003e1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e2e:	683a      	ldr	r2, [r7, #0]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	4313      	orrs	r3, r2
 8003e34:	f043 0307 	orr.w	r3, r3, #7
 8003e38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	68fa      	ldr	r2, [r7, #12]
 8003e3e:	609a      	str	r2, [r3, #8]
}
 8003e40:	bf00      	nop
 8003e42:	3714      	adds	r7, #20
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr

08003e4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b087      	sub	sp, #28
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	60f8      	str	r0, [r7, #12]
 8003e54:	60b9      	str	r1, [r7, #8]
 8003e56:	607a      	str	r2, [r7, #4]
 8003e58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	021a      	lsls	r2, r3, #8
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	431a      	orrs	r2, r3
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	4313      	orrs	r3, r2
 8003e74:	697a      	ldr	r2, [r7, #20]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	697a      	ldr	r2, [r7, #20]
 8003e7e:	609a      	str	r2, [r3, #8]
}
 8003e80:	bf00      	nop
 8003e82:	371c      	adds	r7, #28
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b087      	sub	sp, #28
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	60f8      	str	r0, [r7, #12]
 8003e94:	60b9      	str	r1, [r7, #8]
 8003e96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	f003 031f 	and.w	r3, r3, #31
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6a1a      	ldr	r2, [r3, #32]
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	43db      	mvns	r3, r3
 8003eae:	401a      	ands	r2, r3
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	6a1a      	ldr	r2, [r3, #32]
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	f003 031f 	and.w	r3, r3, #31
 8003ebe:	6879      	ldr	r1, [r7, #4]
 8003ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ec4:	431a      	orrs	r2, r3
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	621a      	str	r2, [r3, #32]
}
 8003eca:	bf00      	nop
 8003ecc:	371c      	adds	r7, #28
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr
	...

08003ed8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b085      	sub	sp, #20
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d101      	bne.n	8003ef0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003eec:	2302      	movs	r3, #2
 8003eee:	e050      	b.n	8003f92 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2202      	movs	r2, #2
 8003efc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	68fa      	ldr	r2, [r7, #12]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	68fa      	ldr	r2, [r7, #12]
 8003f28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a1c      	ldr	r2, [pc, #112]	@ (8003fa0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d018      	beq.n	8003f66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f3c:	d013      	beq.n	8003f66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a18      	ldr	r2, [pc, #96]	@ (8003fa4 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d00e      	beq.n	8003f66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	4a16      	ldr	r2, [pc, #88]	@ (8003fa8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d009      	beq.n	8003f66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a15      	ldr	r2, [pc, #84]	@ (8003fac <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d004      	beq.n	8003f66 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	4a13      	ldr	r2, [pc, #76]	@ (8003fb0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d10c      	bne.n	8003f80 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003f6c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	68ba      	ldr	r2, [r7, #8]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	68ba      	ldr	r2, [r7, #8]
 8003f7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2201      	movs	r2, #1
 8003f84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003f90:	2300      	movs	r3, #0
}
 8003f92:	4618      	mov	r0, r3
 8003f94:	3714      	adds	r7, #20
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	40010000 	.word	0x40010000
 8003fa4:	40000400 	.word	0x40000400
 8003fa8:	40000800 	.word	0x40000800
 8003fac:	40000c00 	.word	0x40000c00
 8003fb0:	40014000 	.word	0x40014000

08003fb4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003fbc:	bf00      	nop
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr

08003fc8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003fd0:	bf00      	nop
 8003fd2:	370c      	adds	r7, #12
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fda:	4770      	bx	lr

08003fdc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b082      	sub	sp, #8
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d101      	bne.n	8003fee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e042      	b.n	8004074 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d106      	bne.n	8004008 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f7fd fa2c 	bl	8001460 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2224      	movs	r2, #36	@ 0x24
 800400c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	68da      	ldr	r2, [r3, #12]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800401e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	f000 f973 	bl	800430c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	691a      	ldr	r2, [r3, #16]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004034:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	695a      	ldr	r2, [r3, #20]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004044:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	68da      	ldr	r2, [r3, #12]
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004054:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2220      	movs	r2, #32
 8004060:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2220      	movs	r2, #32
 8004068:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2200      	movs	r2, #0
 8004070:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004072:	2300      	movs	r3, #0
}
 8004074:	4618      	mov	r0, r3
 8004076:	3708      	adds	r7, #8
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}

0800407c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b08a      	sub	sp, #40	@ 0x28
 8004080:	af02      	add	r7, sp, #8
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	60b9      	str	r1, [r7, #8]
 8004086:	603b      	str	r3, [r7, #0]
 8004088:	4613      	mov	r3, r2
 800408a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800408c:	2300      	movs	r3, #0
 800408e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004096:	b2db      	uxtb	r3, r3
 8004098:	2b20      	cmp	r3, #32
 800409a:	d175      	bne.n	8004188 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d002      	beq.n	80040a8 <HAL_UART_Transmit+0x2c>
 80040a2:	88fb      	ldrh	r3, [r7, #6]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d101      	bne.n	80040ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e06e      	b.n	800418a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	2200      	movs	r2, #0
 80040b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2221      	movs	r2, #33	@ 0x21
 80040b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80040ba:	f7fd febb 	bl	8001e34 <HAL_GetTick>
 80040be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	88fa      	ldrh	r2, [r7, #6]
 80040c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	88fa      	ldrh	r2, [r7, #6]
 80040ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040d4:	d108      	bne.n	80040e8 <HAL_UART_Transmit+0x6c>
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	691b      	ldr	r3, [r3, #16]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d104      	bne.n	80040e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80040de:	2300      	movs	r3, #0
 80040e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	61bb      	str	r3, [r7, #24]
 80040e6:	e003      	b.n	80040f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80040ec:	2300      	movs	r3, #0
 80040ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80040f0:	e02e      	b.n	8004150 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	9300      	str	r3, [sp, #0]
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	2200      	movs	r2, #0
 80040fa:	2180      	movs	r1, #128	@ 0x80
 80040fc:	68f8      	ldr	r0, [r7, #12]
 80040fe:	f000 f848 	bl	8004192 <UART_WaitOnFlagUntilTimeout>
 8004102:	4603      	mov	r3, r0
 8004104:	2b00      	cmp	r3, #0
 8004106:	d005      	beq.n	8004114 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2220      	movs	r2, #32
 800410c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004110:	2303      	movs	r3, #3
 8004112:	e03a      	b.n	800418a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004114:	69fb      	ldr	r3, [r7, #28]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d10b      	bne.n	8004132 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800411a:	69bb      	ldr	r3, [r7, #24]
 800411c:	881b      	ldrh	r3, [r3, #0]
 800411e:	461a      	mov	r2, r3
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004128:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800412a:	69bb      	ldr	r3, [r7, #24]
 800412c:	3302      	adds	r3, #2
 800412e:	61bb      	str	r3, [r7, #24]
 8004130:	e007      	b.n	8004142 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	781a      	ldrb	r2, [r3, #0]
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800413c:	69fb      	ldr	r3, [r7, #28]
 800413e:	3301      	adds	r3, #1
 8004140:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004146:	b29b      	uxth	r3, r3
 8004148:	3b01      	subs	r3, #1
 800414a:	b29a      	uxth	r2, r3
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004154:	b29b      	uxth	r3, r3
 8004156:	2b00      	cmp	r3, #0
 8004158:	d1cb      	bne.n	80040f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800415a:	683b      	ldr	r3, [r7, #0]
 800415c:	9300      	str	r3, [sp, #0]
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	2200      	movs	r2, #0
 8004162:	2140      	movs	r1, #64	@ 0x40
 8004164:	68f8      	ldr	r0, [r7, #12]
 8004166:	f000 f814 	bl	8004192 <UART_WaitOnFlagUntilTimeout>
 800416a:	4603      	mov	r3, r0
 800416c:	2b00      	cmp	r3, #0
 800416e:	d005      	beq.n	800417c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	2220      	movs	r2, #32
 8004174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004178:	2303      	movs	r3, #3
 800417a:	e006      	b.n	800418a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	2220      	movs	r2, #32
 8004180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004184:	2300      	movs	r3, #0
 8004186:	e000      	b.n	800418a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004188:	2302      	movs	r3, #2
  }
}
 800418a:	4618      	mov	r0, r3
 800418c:	3720      	adds	r7, #32
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}

08004192 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004192:	b580      	push	{r7, lr}
 8004194:	b086      	sub	sp, #24
 8004196:	af00      	add	r7, sp, #0
 8004198:	60f8      	str	r0, [r7, #12]
 800419a:	60b9      	str	r1, [r7, #8]
 800419c:	603b      	str	r3, [r7, #0]
 800419e:	4613      	mov	r3, r2
 80041a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041a2:	e03b      	b.n	800421c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041a4:	6a3b      	ldr	r3, [r7, #32]
 80041a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041aa:	d037      	beq.n	800421c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041ac:	f7fd fe42 	bl	8001e34 <HAL_GetTick>
 80041b0:	4602      	mov	r2, r0
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	1ad3      	subs	r3, r2, r3
 80041b6:	6a3a      	ldr	r2, [r7, #32]
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d302      	bcc.n	80041c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80041bc:	6a3b      	ldr	r3, [r7, #32]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d101      	bne.n	80041c6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	e03a      	b.n	800423c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	68db      	ldr	r3, [r3, #12]
 80041cc:	f003 0304 	and.w	r3, r3, #4
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d023      	beq.n	800421c <UART_WaitOnFlagUntilTimeout+0x8a>
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	2b80      	cmp	r3, #128	@ 0x80
 80041d8:	d020      	beq.n	800421c <UART_WaitOnFlagUntilTimeout+0x8a>
 80041da:	68bb      	ldr	r3, [r7, #8]
 80041dc:	2b40      	cmp	r3, #64	@ 0x40
 80041de:	d01d      	beq.n	800421c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0308 	and.w	r3, r3, #8
 80041ea:	2b08      	cmp	r3, #8
 80041ec:	d116      	bne.n	800421c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80041ee:	2300      	movs	r3, #0
 80041f0:	617b      	str	r3, [r7, #20]
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	617b      	str	r3, [r7, #20]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	617b      	str	r3, [r7, #20]
 8004202:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004204:	68f8      	ldr	r0, [r7, #12]
 8004206:	f000 f81d 	bl	8004244 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2208      	movs	r2, #8
 800420e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2200      	movs	r2, #0
 8004214:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004218:	2301      	movs	r3, #1
 800421a:	e00f      	b.n	800423c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	4013      	ands	r3, r2
 8004226:	68ba      	ldr	r2, [r7, #8]
 8004228:	429a      	cmp	r2, r3
 800422a:	bf0c      	ite	eq
 800422c:	2301      	moveq	r3, #1
 800422e:	2300      	movne	r3, #0
 8004230:	b2db      	uxtb	r3, r3
 8004232:	461a      	mov	r2, r3
 8004234:	79fb      	ldrb	r3, [r7, #7]
 8004236:	429a      	cmp	r2, r3
 8004238:	d0b4      	beq.n	80041a4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800423a:	2300      	movs	r3, #0
}
 800423c:	4618      	mov	r0, r3
 800423e:	3718      	adds	r7, #24
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004244:	b480      	push	{r7}
 8004246:	b095      	sub	sp, #84	@ 0x54
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	330c      	adds	r3, #12
 8004252:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004256:	e853 3f00 	ldrex	r3, [r3]
 800425a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800425c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800425e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004262:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	330c      	adds	r3, #12
 800426a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800426c:	643a      	str	r2, [r7, #64]	@ 0x40
 800426e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004270:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004272:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004274:	e841 2300 	strex	r3, r2, [r1]
 8004278:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800427a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800427c:	2b00      	cmp	r3, #0
 800427e:	d1e5      	bne.n	800424c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	3314      	adds	r3, #20
 8004286:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004288:	6a3b      	ldr	r3, [r7, #32]
 800428a:	e853 3f00 	ldrex	r3, [r3]
 800428e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004290:	69fb      	ldr	r3, [r7, #28]
 8004292:	f023 0301 	bic.w	r3, r3, #1
 8004296:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	3314      	adds	r3, #20
 800429e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042a8:	e841 2300 	strex	r3, r2, [r1]
 80042ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80042ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d1e5      	bne.n	8004280 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d119      	bne.n	80042f0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	330c      	adds	r3, #12
 80042c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	e853 3f00 	ldrex	r3, [r3]
 80042ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	f023 0310 	bic.w	r3, r3, #16
 80042d2:	647b      	str	r3, [r7, #68]	@ 0x44
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	330c      	adds	r3, #12
 80042da:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042dc:	61ba      	str	r2, [r7, #24]
 80042de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e0:	6979      	ldr	r1, [r7, #20]
 80042e2:	69ba      	ldr	r2, [r7, #24]
 80042e4:	e841 2300 	strex	r3, r2, [r1]
 80042e8:	613b      	str	r3, [r7, #16]
   return(result);
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d1e5      	bne.n	80042bc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2220      	movs	r2, #32
 80042f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2200      	movs	r2, #0
 80042fc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80042fe:	bf00      	nop
 8004300:	3754      	adds	r7, #84	@ 0x54
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
	...

0800430c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800430c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004310:	b0c0      	sub	sp, #256	@ 0x100
 8004312:	af00      	add	r7, sp, #0
 8004314:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004318:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	691b      	ldr	r3, [r3, #16]
 8004320:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004328:	68d9      	ldr	r1, [r3, #12]
 800432a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800432e:	681a      	ldr	r2, [r3, #0]
 8004330:	ea40 0301 	orr.w	r3, r0, r1
 8004334:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004336:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800433a:	689a      	ldr	r2, [r3, #8]
 800433c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004340:	691b      	ldr	r3, [r3, #16]
 8004342:	431a      	orrs	r2, r3
 8004344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004348:	695b      	ldr	r3, [r3, #20]
 800434a:	431a      	orrs	r2, r3
 800434c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004350:	69db      	ldr	r3, [r3, #28]
 8004352:	4313      	orrs	r3, r2
 8004354:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004358:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	68db      	ldr	r3, [r3, #12]
 8004360:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004364:	f021 010c 	bic.w	r1, r1, #12
 8004368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004372:	430b      	orrs	r3, r1
 8004374:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004376:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	695b      	ldr	r3, [r3, #20]
 800437e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004382:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004386:	6999      	ldr	r1, [r3, #24]
 8004388:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	ea40 0301 	orr.w	r3, r0, r1
 8004392:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	4b8f      	ldr	r3, [pc, #572]	@ (80045d8 <UART_SetConfig+0x2cc>)
 800439c:	429a      	cmp	r2, r3
 800439e:	d005      	beq.n	80043ac <UART_SetConfig+0xa0>
 80043a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	4b8d      	ldr	r3, [pc, #564]	@ (80045dc <UART_SetConfig+0x2d0>)
 80043a8:	429a      	cmp	r2, r3
 80043aa:	d104      	bne.n	80043b6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80043ac:	f7fe fd96 	bl	8002edc <HAL_RCC_GetPCLK2Freq>
 80043b0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80043b4:	e003      	b.n	80043be <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80043b6:	f7fe fd7d 	bl	8002eb4 <HAL_RCC_GetPCLK1Freq>
 80043ba:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80043be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80043c2:	69db      	ldr	r3, [r3, #28]
 80043c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043c8:	f040 810c 	bne.w	80045e4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80043cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80043d0:	2200      	movs	r2, #0
 80043d2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80043d6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80043da:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80043de:	4622      	mov	r2, r4
 80043e0:	462b      	mov	r3, r5
 80043e2:	1891      	adds	r1, r2, r2
 80043e4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80043e6:	415b      	adcs	r3, r3
 80043e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80043ea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80043ee:	4621      	mov	r1, r4
 80043f0:	eb12 0801 	adds.w	r8, r2, r1
 80043f4:	4629      	mov	r1, r5
 80043f6:	eb43 0901 	adc.w	r9, r3, r1
 80043fa:	f04f 0200 	mov.w	r2, #0
 80043fe:	f04f 0300 	mov.w	r3, #0
 8004402:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004406:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800440a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800440e:	4690      	mov	r8, r2
 8004410:	4699      	mov	r9, r3
 8004412:	4623      	mov	r3, r4
 8004414:	eb18 0303 	adds.w	r3, r8, r3
 8004418:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800441c:	462b      	mov	r3, r5
 800441e:	eb49 0303 	adc.w	r3, r9, r3
 8004422:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004426:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004432:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004436:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800443a:	460b      	mov	r3, r1
 800443c:	18db      	adds	r3, r3, r3
 800443e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004440:	4613      	mov	r3, r2
 8004442:	eb42 0303 	adc.w	r3, r2, r3
 8004446:	657b      	str	r3, [r7, #84]	@ 0x54
 8004448:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800444c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004450:	f7fb ff16 	bl	8000280 <__aeabi_uldivmod>
 8004454:	4602      	mov	r2, r0
 8004456:	460b      	mov	r3, r1
 8004458:	4b61      	ldr	r3, [pc, #388]	@ (80045e0 <UART_SetConfig+0x2d4>)
 800445a:	fba3 2302 	umull	r2, r3, r3, r2
 800445e:	095b      	lsrs	r3, r3, #5
 8004460:	011c      	lsls	r4, r3, #4
 8004462:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004466:	2200      	movs	r2, #0
 8004468:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800446c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004470:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004474:	4642      	mov	r2, r8
 8004476:	464b      	mov	r3, r9
 8004478:	1891      	adds	r1, r2, r2
 800447a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800447c:	415b      	adcs	r3, r3
 800447e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004480:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004484:	4641      	mov	r1, r8
 8004486:	eb12 0a01 	adds.w	sl, r2, r1
 800448a:	4649      	mov	r1, r9
 800448c:	eb43 0b01 	adc.w	fp, r3, r1
 8004490:	f04f 0200 	mov.w	r2, #0
 8004494:	f04f 0300 	mov.w	r3, #0
 8004498:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800449c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80044a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80044a4:	4692      	mov	sl, r2
 80044a6:	469b      	mov	fp, r3
 80044a8:	4643      	mov	r3, r8
 80044aa:	eb1a 0303 	adds.w	r3, sl, r3
 80044ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80044b2:	464b      	mov	r3, r9
 80044b4:	eb4b 0303 	adc.w	r3, fp, r3
 80044b8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80044bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	2200      	movs	r2, #0
 80044c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80044c8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80044cc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80044d0:	460b      	mov	r3, r1
 80044d2:	18db      	adds	r3, r3, r3
 80044d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80044d6:	4613      	mov	r3, r2
 80044d8:	eb42 0303 	adc.w	r3, r2, r3
 80044dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80044de:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80044e2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80044e6:	f7fb fecb 	bl	8000280 <__aeabi_uldivmod>
 80044ea:	4602      	mov	r2, r0
 80044ec:	460b      	mov	r3, r1
 80044ee:	4611      	mov	r1, r2
 80044f0:	4b3b      	ldr	r3, [pc, #236]	@ (80045e0 <UART_SetConfig+0x2d4>)
 80044f2:	fba3 2301 	umull	r2, r3, r3, r1
 80044f6:	095b      	lsrs	r3, r3, #5
 80044f8:	2264      	movs	r2, #100	@ 0x64
 80044fa:	fb02 f303 	mul.w	r3, r2, r3
 80044fe:	1acb      	subs	r3, r1, r3
 8004500:	00db      	lsls	r3, r3, #3
 8004502:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004506:	4b36      	ldr	r3, [pc, #216]	@ (80045e0 <UART_SetConfig+0x2d4>)
 8004508:	fba3 2302 	umull	r2, r3, r3, r2
 800450c:	095b      	lsrs	r3, r3, #5
 800450e:	005b      	lsls	r3, r3, #1
 8004510:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004514:	441c      	add	r4, r3
 8004516:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800451a:	2200      	movs	r2, #0
 800451c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004520:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004524:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004528:	4642      	mov	r2, r8
 800452a:	464b      	mov	r3, r9
 800452c:	1891      	adds	r1, r2, r2
 800452e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004530:	415b      	adcs	r3, r3
 8004532:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004534:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004538:	4641      	mov	r1, r8
 800453a:	1851      	adds	r1, r2, r1
 800453c:	6339      	str	r1, [r7, #48]	@ 0x30
 800453e:	4649      	mov	r1, r9
 8004540:	414b      	adcs	r3, r1
 8004542:	637b      	str	r3, [r7, #52]	@ 0x34
 8004544:	f04f 0200 	mov.w	r2, #0
 8004548:	f04f 0300 	mov.w	r3, #0
 800454c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004550:	4659      	mov	r1, fp
 8004552:	00cb      	lsls	r3, r1, #3
 8004554:	4651      	mov	r1, sl
 8004556:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800455a:	4651      	mov	r1, sl
 800455c:	00ca      	lsls	r2, r1, #3
 800455e:	4610      	mov	r0, r2
 8004560:	4619      	mov	r1, r3
 8004562:	4603      	mov	r3, r0
 8004564:	4642      	mov	r2, r8
 8004566:	189b      	adds	r3, r3, r2
 8004568:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800456c:	464b      	mov	r3, r9
 800456e:	460a      	mov	r2, r1
 8004570:	eb42 0303 	adc.w	r3, r2, r3
 8004574:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004578:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004584:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004588:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800458c:	460b      	mov	r3, r1
 800458e:	18db      	adds	r3, r3, r3
 8004590:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004592:	4613      	mov	r3, r2
 8004594:	eb42 0303 	adc.w	r3, r2, r3
 8004598:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800459a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800459e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80045a2:	f7fb fe6d 	bl	8000280 <__aeabi_uldivmod>
 80045a6:	4602      	mov	r2, r0
 80045a8:	460b      	mov	r3, r1
 80045aa:	4b0d      	ldr	r3, [pc, #52]	@ (80045e0 <UART_SetConfig+0x2d4>)
 80045ac:	fba3 1302 	umull	r1, r3, r3, r2
 80045b0:	095b      	lsrs	r3, r3, #5
 80045b2:	2164      	movs	r1, #100	@ 0x64
 80045b4:	fb01 f303 	mul.w	r3, r1, r3
 80045b8:	1ad3      	subs	r3, r2, r3
 80045ba:	00db      	lsls	r3, r3, #3
 80045bc:	3332      	adds	r3, #50	@ 0x32
 80045be:	4a08      	ldr	r2, [pc, #32]	@ (80045e0 <UART_SetConfig+0x2d4>)
 80045c0:	fba2 2303 	umull	r2, r3, r2, r3
 80045c4:	095b      	lsrs	r3, r3, #5
 80045c6:	f003 0207 	and.w	r2, r3, #7
 80045ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	4422      	add	r2, r4
 80045d2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80045d4:	e106      	b.n	80047e4 <UART_SetConfig+0x4d8>
 80045d6:	bf00      	nop
 80045d8:	40011000 	.word	0x40011000
 80045dc:	40011400 	.word	0x40011400
 80045e0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80045e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045e8:	2200      	movs	r2, #0
 80045ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80045ee:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80045f2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80045f6:	4642      	mov	r2, r8
 80045f8:	464b      	mov	r3, r9
 80045fa:	1891      	adds	r1, r2, r2
 80045fc:	6239      	str	r1, [r7, #32]
 80045fe:	415b      	adcs	r3, r3
 8004600:	627b      	str	r3, [r7, #36]	@ 0x24
 8004602:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004606:	4641      	mov	r1, r8
 8004608:	1854      	adds	r4, r2, r1
 800460a:	4649      	mov	r1, r9
 800460c:	eb43 0501 	adc.w	r5, r3, r1
 8004610:	f04f 0200 	mov.w	r2, #0
 8004614:	f04f 0300 	mov.w	r3, #0
 8004618:	00eb      	lsls	r3, r5, #3
 800461a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800461e:	00e2      	lsls	r2, r4, #3
 8004620:	4614      	mov	r4, r2
 8004622:	461d      	mov	r5, r3
 8004624:	4643      	mov	r3, r8
 8004626:	18e3      	adds	r3, r4, r3
 8004628:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800462c:	464b      	mov	r3, r9
 800462e:	eb45 0303 	adc.w	r3, r5, r3
 8004632:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004636:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004642:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004646:	f04f 0200 	mov.w	r2, #0
 800464a:	f04f 0300 	mov.w	r3, #0
 800464e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004652:	4629      	mov	r1, r5
 8004654:	008b      	lsls	r3, r1, #2
 8004656:	4621      	mov	r1, r4
 8004658:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800465c:	4621      	mov	r1, r4
 800465e:	008a      	lsls	r2, r1, #2
 8004660:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004664:	f7fb fe0c 	bl	8000280 <__aeabi_uldivmod>
 8004668:	4602      	mov	r2, r0
 800466a:	460b      	mov	r3, r1
 800466c:	4b60      	ldr	r3, [pc, #384]	@ (80047f0 <UART_SetConfig+0x4e4>)
 800466e:	fba3 2302 	umull	r2, r3, r3, r2
 8004672:	095b      	lsrs	r3, r3, #5
 8004674:	011c      	lsls	r4, r3, #4
 8004676:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800467a:	2200      	movs	r2, #0
 800467c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004680:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004684:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004688:	4642      	mov	r2, r8
 800468a:	464b      	mov	r3, r9
 800468c:	1891      	adds	r1, r2, r2
 800468e:	61b9      	str	r1, [r7, #24]
 8004690:	415b      	adcs	r3, r3
 8004692:	61fb      	str	r3, [r7, #28]
 8004694:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004698:	4641      	mov	r1, r8
 800469a:	1851      	adds	r1, r2, r1
 800469c:	6139      	str	r1, [r7, #16]
 800469e:	4649      	mov	r1, r9
 80046a0:	414b      	adcs	r3, r1
 80046a2:	617b      	str	r3, [r7, #20]
 80046a4:	f04f 0200 	mov.w	r2, #0
 80046a8:	f04f 0300 	mov.w	r3, #0
 80046ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046b0:	4659      	mov	r1, fp
 80046b2:	00cb      	lsls	r3, r1, #3
 80046b4:	4651      	mov	r1, sl
 80046b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046ba:	4651      	mov	r1, sl
 80046bc:	00ca      	lsls	r2, r1, #3
 80046be:	4610      	mov	r0, r2
 80046c0:	4619      	mov	r1, r3
 80046c2:	4603      	mov	r3, r0
 80046c4:	4642      	mov	r2, r8
 80046c6:	189b      	adds	r3, r3, r2
 80046c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80046cc:	464b      	mov	r3, r9
 80046ce:	460a      	mov	r2, r1
 80046d0:	eb42 0303 	adc.w	r3, r2, r3
 80046d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80046d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	2200      	movs	r2, #0
 80046e0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80046e2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80046e4:	f04f 0200 	mov.w	r2, #0
 80046e8:	f04f 0300 	mov.w	r3, #0
 80046ec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80046f0:	4649      	mov	r1, r9
 80046f2:	008b      	lsls	r3, r1, #2
 80046f4:	4641      	mov	r1, r8
 80046f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80046fa:	4641      	mov	r1, r8
 80046fc:	008a      	lsls	r2, r1, #2
 80046fe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004702:	f7fb fdbd 	bl	8000280 <__aeabi_uldivmod>
 8004706:	4602      	mov	r2, r0
 8004708:	460b      	mov	r3, r1
 800470a:	4611      	mov	r1, r2
 800470c:	4b38      	ldr	r3, [pc, #224]	@ (80047f0 <UART_SetConfig+0x4e4>)
 800470e:	fba3 2301 	umull	r2, r3, r3, r1
 8004712:	095b      	lsrs	r3, r3, #5
 8004714:	2264      	movs	r2, #100	@ 0x64
 8004716:	fb02 f303 	mul.w	r3, r2, r3
 800471a:	1acb      	subs	r3, r1, r3
 800471c:	011b      	lsls	r3, r3, #4
 800471e:	3332      	adds	r3, #50	@ 0x32
 8004720:	4a33      	ldr	r2, [pc, #204]	@ (80047f0 <UART_SetConfig+0x4e4>)
 8004722:	fba2 2303 	umull	r2, r3, r2, r3
 8004726:	095b      	lsrs	r3, r3, #5
 8004728:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800472c:	441c      	add	r4, r3
 800472e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004732:	2200      	movs	r2, #0
 8004734:	673b      	str	r3, [r7, #112]	@ 0x70
 8004736:	677a      	str	r2, [r7, #116]	@ 0x74
 8004738:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800473c:	4642      	mov	r2, r8
 800473e:	464b      	mov	r3, r9
 8004740:	1891      	adds	r1, r2, r2
 8004742:	60b9      	str	r1, [r7, #8]
 8004744:	415b      	adcs	r3, r3
 8004746:	60fb      	str	r3, [r7, #12]
 8004748:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800474c:	4641      	mov	r1, r8
 800474e:	1851      	adds	r1, r2, r1
 8004750:	6039      	str	r1, [r7, #0]
 8004752:	4649      	mov	r1, r9
 8004754:	414b      	adcs	r3, r1
 8004756:	607b      	str	r3, [r7, #4]
 8004758:	f04f 0200 	mov.w	r2, #0
 800475c:	f04f 0300 	mov.w	r3, #0
 8004760:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004764:	4659      	mov	r1, fp
 8004766:	00cb      	lsls	r3, r1, #3
 8004768:	4651      	mov	r1, sl
 800476a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800476e:	4651      	mov	r1, sl
 8004770:	00ca      	lsls	r2, r1, #3
 8004772:	4610      	mov	r0, r2
 8004774:	4619      	mov	r1, r3
 8004776:	4603      	mov	r3, r0
 8004778:	4642      	mov	r2, r8
 800477a:	189b      	adds	r3, r3, r2
 800477c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800477e:	464b      	mov	r3, r9
 8004780:	460a      	mov	r2, r1
 8004782:	eb42 0303 	adc.w	r3, r2, r3
 8004786:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	2200      	movs	r2, #0
 8004790:	663b      	str	r3, [r7, #96]	@ 0x60
 8004792:	667a      	str	r2, [r7, #100]	@ 0x64
 8004794:	f04f 0200 	mov.w	r2, #0
 8004798:	f04f 0300 	mov.w	r3, #0
 800479c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80047a0:	4649      	mov	r1, r9
 80047a2:	008b      	lsls	r3, r1, #2
 80047a4:	4641      	mov	r1, r8
 80047a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047aa:	4641      	mov	r1, r8
 80047ac:	008a      	lsls	r2, r1, #2
 80047ae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80047b2:	f7fb fd65 	bl	8000280 <__aeabi_uldivmod>
 80047b6:	4602      	mov	r2, r0
 80047b8:	460b      	mov	r3, r1
 80047ba:	4b0d      	ldr	r3, [pc, #52]	@ (80047f0 <UART_SetConfig+0x4e4>)
 80047bc:	fba3 1302 	umull	r1, r3, r3, r2
 80047c0:	095b      	lsrs	r3, r3, #5
 80047c2:	2164      	movs	r1, #100	@ 0x64
 80047c4:	fb01 f303 	mul.w	r3, r1, r3
 80047c8:	1ad3      	subs	r3, r2, r3
 80047ca:	011b      	lsls	r3, r3, #4
 80047cc:	3332      	adds	r3, #50	@ 0x32
 80047ce:	4a08      	ldr	r2, [pc, #32]	@ (80047f0 <UART_SetConfig+0x4e4>)
 80047d0:	fba2 2303 	umull	r2, r3, r2, r3
 80047d4:	095b      	lsrs	r3, r3, #5
 80047d6:	f003 020f 	and.w	r2, r3, #15
 80047da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	4422      	add	r2, r4
 80047e2:	609a      	str	r2, [r3, #8]
}
 80047e4:	bf00      	nop
 80047e6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80047ea:	46bd      	mov	sp, r7
 80047ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80047f0:	51eb851f 	.word	0x51eb851f

080047f4 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 80047f4:	b480      	push	{r7}
 80047f6:	b085      	sub	sp, #20
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	4603      	mov	r3, r0
 80047fc:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 80047fe:	2300      	movs	r3, #0
 8004800:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004802:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004806:	2b84      	cmp	r3, #132	@ 0x84
 8004808:	d005      	beq.n	8004816 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800480a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	4413      	add	r3, r2
 8004812:	3303      	adds	r3, #3
 8004814:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004816:	68fb      	ldr	r3, [r7, #12]
}
 8004818:	4618      	mov	r0, r3
 800481a:	3714      	adds	r7, #20
 800481c:	46bd      	mov	sp, r7
 800481e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004822:	4770      	bx	lr

08004824 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8004824:	b480      	push	{r7}
 8004826:	b083      	sub	sp, #12
 8004828:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800482a:	f3ef 8305 	mrs	r3, IPSR
 800482e:	607b      	str	r3, [r7, #4]
  return(result);
 8004830:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8004832:	2b00      	cmp	r3, #0
 8004834:	bf14      	ite	ne
 8004836:	2301      	movne	r3, #1
 8004838:	2300      	moveq	r3, #0
 800483a:	b2db      	uxtb	r3, r3
}
 800483c:	4618      	mov	r0, r3
 800483e:	370c      	adds	r7, #12
 8004840:	46bd      	mov	sp, r7
 8004842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004846:	4770      	bx	lr

08004848 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004848:	b580      	push	{r7, lr}
 800484a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800484c:	f001 fa30 	bl	8005cb0 <vTaskStartScheduler>
  
  return osOK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	bd80      	pop	{r7, pc}

08004856 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004856:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004858:	b089      	sub	sp, #36	@ 0x24
 800485a:	af04      	add	r7, sp, #16
 800485c:	6078      	str	r0, [r7, #4]
 800485e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	695b      	ldr	r3, [r3, #20]
 8004864:	2b00      	cmp	r3, #0
 8004866:	d020      	beq.n	80048aa <osThreadCreate+0x54>
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	699b      	ldr	r3, [r3, #24]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d01c      	beq.n	80048aa <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	685c      	ldr	r4, [r3, #4]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	691e      	ldr	r6, [r3, #16]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004882:	4618      	mov	r0, r3
 8004884:	f7ff ffb6 	bl	80047f4 <makeFreeRtosPriority>
 8004888:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	695b      	ldr	r3, [r3, #20]
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004892:	9202      	str	r2, [sp, #8]
 8004894:	9301      	str	r3, [sp, #4]
 8004896:	9100      	str	r1, [sp, #0]
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	4632      	mov	r2, r6
 800489c:	4629      	mov	r1, r5
 800489e:	4620      	mov	r0, r4
 80048a0:	f001 f820 	bl	80058e4 <xTaskCreateStatic>
 80048a4:	4603      	mov	r3, r0
 80048a6:	60fb      	str	r3, [r7, #12]
 80048a8:	e01c      	b.n	80048e4 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	685c      	ldr	r4, [r3, #4]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80048b6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80048be:	4618      	mov	r0, r3
 80048c0:	f7ff ff98 	bl	80047f4 <makeFreeRtosPriority>
 80048c4:	4602      	mov	r2, r0
 80048c6:	f107 030c 	add.w	r3, r7, #12
 80048ca:	9301      	str	r3, [sp, #4]
 80048cc:	9200      	str	r2, [sp, #0]
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	4632      	mov	r2, r6
 80048d2:	4629      	mov	r1, r5
 80048d4:	4620      	mov	r0, r4
 80048d6:	f001 f865 	bl	80059a4 <xTaskCreate>
 80048da:	4603      	mov	r3, r0
 80048dc:	2b01      	cmp	r3, #1
 80048de:	d001      	beq.n	80048e4 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80048e0:	2300      	movs	r3, #0
 80048e2:	e000      	b.n	80048e6 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80048e4:	68fb      	ldr	r3, [r7, #12]
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	3714      	adds	r7, #20
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bdf0      	pop	{r4, r5, r6, r7, pc}

080048ee <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80048ee:	b580      	push	{r7, lr}
 80048f0:	b084      	sub	sp, #16
 80048f2:	af00      	add	r7, sp, #0
 80048f4:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d001      	beq.n	8004904 <osDelay+0x16>
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	e000      	b.n	8004906 <osDelay+0x18>
 8004904:	2301      	movs	r3, #1
 8004906:	4618      	mov	r0, r3
 8004908:	f001 f99c 	bl	8005c44 <vTaskDelay>
  
  return osOK;
 800490c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800490e:	4618      	mov	r0, r3
 8004910:	3710      	adds	r7, #16
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 8004916:	b580      	push	{r7, lr}
 8004918:	b086      	sub	sp, #24
 800491a:	af00      	add	r7, sp, #0
 800491c:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	3303      	adds	r3, #3
 8004924:	f023 0303 	bic.w	r3, r3, #3
 8004928:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 800492a:	2014      	movs	r0, #20
 800492c:	f002 f93e 	bl	8006bac <pvPortMalloc>
 8004930:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	2b00      	cmp	r3, #0
 8004936:	d046      	beq.n	80049c6 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681a      	ldr	r2, [r3, #0]
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 8004940:	68fa      	ldr	r2, [r7, #12]
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 8004946:	697b      	ldr	r3, [r7, #20]
 8004948:	2200      	movs	r2, #0
 800494a:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4618      	mov	r0, r3
 8004952:	f002 f92b 	bl	8006bac <pvPortMalloc>
 8004956:	4602      	mov	r2, r0
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d02b      	beq.n	80049bc <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	68fa      	ldr	r2, [r7, #12]
 800496a:	fb02 f303 	mul.w	r3, r2, r3
 800496e:	4618      	mov	r0, r3
 8004970:	f002 f91c 	bl	8006bac <pvPortMalloc>
 8004974:	4602      	mov	r2, r0
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d011      	beq.n	80049a6 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 8004982:	2300      	movs	r3, #0
 8004984:	613b      	str	r3, [r7, #16]
 8004986:	e008      	b.n	800499a <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	685a      	ldr	r2, [r3, #4]
 800498c:	693b      	ldr	r3, [r7, #16]
 800498e:	4413      	add	r3, r2
 8004990:	2200      	movs	r2, #0
 8004992:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8004994:	693b      	ldr	r3, [r7, #16]
 8004996:	3301      	adds	r3, #1
 8004998:	613b      	str	r3, [r7, #16]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	693a      	ldr	r2, [r7, #16]
 80049a0:	429a      	cmp	r2, r3
 80049a2:	d3f1      	bcc.n	8004988 <osPoolCreate+0x72>
 80049a4:	e00f      	b.n	80049c6 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	4618      	mov	r0, r3
 80049ac:	f002 f9cc 	bl	8006d48 <vPortFree>
        vPortFree(thePool);
 80049b0:	6978      	ldr	r0, [r7, #20]
 80049b2:	f002 f9c9 	bl	8006d48 <vPortFree>
        thePool = NULL;
 80049b6:	2300      	movs	r3, #0
 80049b8:	617b      	str	r3, [r7, #20]
 80049ba:	e004      	b.n	80049c6 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 80049bc:	6978      	ldr	r0, [r7, #20]
 80049be:	f002 f9c3 	bl	8006d48 <vPortFree>
      thePool = NULL;
 80049c2:	2300      	movs	r3, #0
 80049c4:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 80049c6:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3718      	adds	r7, #24
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b08a      	sub	sp, #40	@ 0x28
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 80049d8:	2300      	movs	r3, #0
 80049da:	627b      	str	r3, [r7, #36]	@ 0x24
  void *p = NULL;
 80049dc:	2300      	movs	r3, #0
 80049de:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 80049e0:	f7ff ff20 	bl	8004824 <inHandlerMode>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d00e      	beq.n	8004a08 <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80049ea:	f3ef 8211 	mrs	r2, BASEPRI
 80049ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049f2:	f383 8811 	msr	BASEPRI, r3
 80049f6:	f3bf 8f6f 	isb	sy
 80049fa:	f3bf 8f4f 	dsb	sy
 80049fe:	617a      	str	r2, [r7, #20]
 8004a00:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004a02:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 8004a04:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a06:	e001      	b.n	8004a0c <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 8004a08:	f001 ffae 	bl	8006968 <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	61fb      	str	r3, [r7, #28]
 8004a10:	e029      	b.n	8004a66 <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	691a      	ldr	r2, [r3, #16]
 8004a16:	69fb      	ldr	r3, [r7, #28]
 8004a18:	4413      	add	r3, r2
 8004a1a:	687a      	ldr	r2, [r7, #4]
 8004a1c:	6892      	ldr	r2, [r2, #8]
 8004a1e:	fbb3 f1f2 	udiv	r1, r3, r2
 8004a22:	fb01 f202 	mul.w	r2, r1, r2
 8004a26:	1a9b      	subs	r3, r3, r2
 8004a28:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	685a      	ldr	r2, [r3, #4]
 8004a2e:	69bb      	ldr	r3, [r7, #24]
 8004a30:	4413      	add	r3, r2
 8004a32:	781b      	ldrb	r3, [r3, #0]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d113      	bne.n	8004a60 <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	685a      	ldr	r2, [r3, #4]
 8004a3c:	69bb      	ldr	r3, [r7, #24]
 8004a3e:	4413      	add	r3, r2
 8004a40:	2201      	movs	r2, #1
 8004a42:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4619      	mov	r1, r3
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	68db      	ldr	r3, [r3, #12]
 8004a4e:	69ba      	ldr	r2, [r7, #24]
 8004a50:	fb02 f303 	mul.w	r3, r2, r3
 8004a54:	440b      	add	r3, r1
 8004a56:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	69ba      	ldr	r2, [r7, #24]
 8004a5c:	611a      	str	r2, [r3, #16]
      break;
 8004a5e:	e007      	b.n	8004a70 <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 8004a60:	69fb      	ldr	r3, [r7, #28]
 8004a62:	3301      	adds	r3, #1
 8004a64:	61fb      	str	r3, [r7, #28]
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	69fa      	ldr	r2, [r7, #28]
 8004a6c:	429a      	cmp	r2, r3
 8004a6e:	d3d0      	bcc.n	8004a12 <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 8004a70:	f7ff fed8 	bl	8004824 <inHandlerMode>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d005      	beq.n	8004a86 <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 8004a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a7c:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004a84:	e001      	b.n	8004a8a <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 8004a86:	f001 ffa1 	bl	80069cc <vPortExitCritical>
  }
  
  return p;
 8004a8a:	6a3b      	ldr	r3, [r7, #32]
}
 8004a8c:	4618      	mov	r0, r3
 8004a8e:	3728      	adds	r7, #40	@ 0x28
 8004a90:	46bd      	mov	sp, r7
 8004a92:	bd80      	pop	{r7, pc}

08004a94 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b085      	sub	sp, #20
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
 8004a9c:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d101      	bne.n	8004aa8 <osPoolFree+0x14>
    return osErrorParameter;
 8004aa4:	2380      	movs	r3, #128	@ 0x80
 8004aa6:	e030      	b.n	8004b0a <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d101      	bne.n	8004ab2 <osPoolFree+0x1e>
    return osErrorParameter;
 8004aae:	2380      	movs	r3, #128	@ 0x80
 8004ab0:	e02b      	b.n	8004b0a <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	683a      	ldr	r2, [r7, #0]
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d201      	bcs.n	8004ac0 <osPoolFree+0x2c>
    return osErrorParameter;
 8004abc:	2380      	movs	r3, #128	@ 0x80
 8004abe:	e024      	b.n	8004b0a <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	6812      	ldr	r2, [r2, #0]
 8004ac6:	1a9b      	subs	r3, r3, r2
 8004ac8:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	68da      	ldr	r2, [r3, #12]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	fbb3 f1f2 	udiv	r1, r3, r2
 8004ad4:	fb01 f202 	mul.w	r2, r1, r2
 8004ad8:	1a9b      	subs	r3, r3, r2
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d001      	beq.n	8004ae2 <osPoolFree+0x4e>
    return osErrorParameter;
 8004ade:	2380      	movs	r3, #128	@ 0x80
 8004ae0:	e013      	b.n	8004b0a <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	68db      	ldr	r3, [r3, #12]
 8004ae6:	68fa      	ldr	r2, [r7, #12]
 8004ae8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aec:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	68fa      	ldr	r2, [r7, #12]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d301      	bcc.n	8004afc <osPoolFree+0x68>
    return osErrorParameter;
 8004af8:	2380      	movs	r3, #128	@ 0x80
 8004afa:	e006      	b.n	8004b0a <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	685a      	ldr	r2, [r3, #4]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	4413      	add	r3, r2
 8004b04:	2200      	movs	r2, #0
 8004b06:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 8004b08:	2300      	movs	r3, #0
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3714      	adds	r7, #20
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr

08004b16 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8004b16:	b590      	push	{r4, r7, lr}
 8004b18:	b085      	sub	sp, #20
 8004b1a:	af02      	add	r7, sp, #8
 8004b1c:	6078      	str	r0, [r7, #4]
 8004b1e:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d011      	beq.n	8004b4c <osMessageCreate+0x36>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	68db      	ldr	r3, [r3, #12]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d00d      	beq.n	8004b4c <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6818      	ldr	r0, [r3, #0]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6859      	ldr	r1, [r3, #4]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	689a      	ldr	r2, [r3, #8]
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	68db      	ldr	r3, [r3, #12]
 8004b40:	2400      	movs	r4, #0
 8004b42:	9400      	str	r4, [sp, #0]
 8004b44:	f000 f9e2 	bl	8004f0c <xQueueGenericCreateStatic>
 8004b48:	4603      	mov	r3, r0
 8004b4a:	e008      	b.n	8004b5e <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6818      	ldr	r0, [r3, #0]
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	685b      	ldr	r3, [r3, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	4619      	mov	r1, r3
 8004b58:	f000 fa55 	bl	8005006 <xQueueGenericCreate>
 8004b5c:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	370c      	adds	r7, #12
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd90      	pop	{r4, r7, pc}
	...

08004b68 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b086      	sub	sp, #24
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	60f8      	str	r0, [r7, #12]
 8004b70:	60b9      	str	r1, [r7, #8]
 8004b72:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8004b74:	2300      	movs	r3, #0
 8004b76:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d101      	bne.n	8004b86 <osMessagePut+0x1e>
    ticks = 1;
 8004b82:	2301      	movs	r3, #1
 8004b84:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8004b86:	f7ff fe4d 	bl	8004824 <inHandlerMode>
 8004b8a:	4603      	mov	r3, r0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d018      	beq.n	8004bc2 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8004b90:	f107 0210 	add.w	r2, r7, #16
 8004b94:	f107 0108 	add.w	r1, r7, #8
 8004b98:	2300      	movs	r3, #0
 8004b9a:	68f8      	ldr	r0, [r7, #12]
 8004b9c:	f000 fb90 	bl	80052c0 <xQueueGenericSendFromISR>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	2b01      	cmp	r3, #1
 8004ba4:	d001      	beq.n	8004baa <osMessagePut+0x42>
      return osErrorOS;
 8004ba6:	23ff      	movs	r3, #255	@ 0xff
 8004ba8:	e018      	b.n	8004bdc <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d014      	beq.n	8004bda <osMessagePut+0x72>
 8004bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8004be4 <osMessagePut+0x7c>)
 8004bb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004bb6:	601a      	str	r2, [r3, #0]
 8004bb8:	f3bf 8f4f 	dsb	sy
 8004bbc:	f3bf 8f6f 	isb	sy
 8004bc0:	e00b      	b.n	8004bda <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8004bc2:	f107 0108 	add.w	r1, r7, #8
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	697a      	ldr	r2, [r7, #20]
 8004bca:	68f8      	ldr	r0, [r7, #12]
 8004bcc:	f000 fa76 	bl	80050bc <xQueueGenericSend>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d001      	beq.n	8004bda <osMessagePut+0x72>
      return osErrorOS;
 8004bd6:	23ff      	movs	r3, #255	@ 0xff
 8004bd8:	e000      	b.n	8004bdc <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8004bda:	2300      	movs	r3, #0
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3718      	adds	r7, #24
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}
 8004be4:	e000ed04 	.word	0xe000ed04

08004be8 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8004be8:	b590      	push	{r4, r7, lr}
 8004bea:	b08b      	sub	sp, #44	@ 0x2c
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	60b9      	str	r1, [r7, #8]
 8004bf2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d10a      	bne.n	8004c18 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8004c02:	2380      	movs	r3, #128	@ 0x80
 8004c04:	617b      	str	r3, [r7, #20]
    return event;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	461c      	mov	r4, r3
 8004c0a:	f107 0314 	add.w	r3, r7, #20
 8004c0e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004c12:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004c16:	e054      	b.n	8004cc2 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8004c18:	2300      	movs	r3, #0
 8004c1a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c26:	d103      	bne.n	8004c30 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8004c28:	f04f 33ff 	mov.w	r3, #4294967295
 8004c2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004c2e:	e009      	b.n	8004c44 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d006      	beq.n	8004c44 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8004c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d101      	bne.n	8004c44 <osMessageGet+0x5c>
      ticks = 1;
 8004c40:	2301      	movs	r3, #1
 8004c42:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8004c44:	f7ff fdee 	bl	8004824 <inHandlerMode>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d01c      	beq.n	8004c88 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8004c4e:	f107 0220 	add.w	r2, r7, #32
 8004c52:	f107 0314 	add.w	r3, r7, #20
 8004c56:	3304      	adds	r3, #4
 8004c58:	4619      	mov	r1, r3
 8004c5a:	68b8      	ldr	r0, [r7, #8]
 8004c5c:	f000 fcb0 	bl	80055c0 <xQueueReceiveFromISR>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b01      	cmp	r3, #1
 8004c64:	d102      	bne.n	8004c6c <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8004c66:	2310      	movs	r3, #16
 8004c68:	617b      	str	r3, [r7, #20]
 8004c6a:	e001      	b.n	8004c70 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004c70:	6a3b      	ldr	r3, [r7, #32]
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d01d      	beq.n	8004cb2 <osMessageGet+0xca>
 8004c76:	4b15      	ldr	r3, [pc, #84]	@ (8004ccc <osMessageGet+0xe4>)
 8004c78:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004c7c:	601a      	str	r2, [r3, #0]
 8004c7e:	f3bf 8f4f 	dsb	sy
 8004c82:	f3bf 8f6f 	isb	sy
 8004c86:	e014      	b.n	8004cb2 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8004c88:	f107 0314 	add.w	r3, r7, #20
 8004c8c:	3304      	adds	r3, #4
 8004c8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c90:	4619      	mov	r1, r3
 8004c92:	68b8      	ldr	r0, [r7, #8]
 8004c94:	f000 fbb2 	bl	80053fc <xQueueReceive>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	2b01      	cmp	r3, #1
 8004c9c:	d102      	bne.n	8004ca4 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 8004c9e:	2310      	movs	r3, #16
 8004ca0:	617b      	str	r3, [r7, #20]
 8004ca2:	e006      	b.n	8004cb2 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8004ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d101      	bne.n	8004cae <osMessageGet+0xc6>
 8004caa:	2300      	movs	r3, #0
 8004cac:	e000      	b.n	8004cb0 <osMessageGet+0xc8>
 8004cae:	2340      	movs	r3, #64	@ 0x40
 8004cb0:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	461c      	mov	r4, r3
 8004cb6:	f107 0314 	add.w	r3, r7, #20
 8004cba:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004cbe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8004cc2:	68f8      	ldr	r0, [r7, #12]
 8004cc4:	372c      	adds	r7, #44	@ 0x2c
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd90      	pop	{r4, r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	e000ed04 	.word	0xe000ed04

08004cd0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b083      	sub	sp, #12
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	f103 0208 	add.w	r2, r3, #8
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8004ce8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	f103 0208 	add.w	r2, r3, #8
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f103 0208 	add.w	r2, r3, #8
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004d04:	bf00      	nop
 8004d06:	370c      	adds	r7, #12
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0e:	4770      	bx	lr

08004d10 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004d10:	b480      	push	{r7}
 8004d12:	b083      	sub	sp, #12
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004d1e:	bf00      	nop
 8004d20:	370c      	adds	r7, #12
 8004d22:	46bd      	mov	sp, r7
 8004d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d28:	4770      	bx	lr

08004d2a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004d2a:	b480      	push	{r7}
 8004d2c:	b085      	sub	sp, #20
 8004d2e:	af00      	add	r7, sp, #0
 8004d30:	6078      	str	r0, [r7, #4]
 8004d32:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	68fa      	ldr	r2, [r7, #12]
 8004d3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	689a      	ldr	r2, [r3, #8]
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	683a      	ldr	r2, [r7, #0]
 8004d4e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	683a      	ldr	r2, [r7, #0]
 8004d54:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	687a      	ldr	r2, [r7, #4]
 8004d5a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	1c5a      	adds	r2, r3, #1
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	601a      	str	r2, [r3, #0]
}
 8004d66:	bf00      	nop
 8004d68:	3714      	adds	r7, #20
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d70:	4770      	bx	lr

08004d72 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004d72:	b480      	push	{r7}
 8004d74:	b085      	sub	sp, #20
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
 8004d7a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d88:	d103      	bne.n	8004d92 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	691b      	ldr	r3, [r3, #16]
 8004d8e:	60fb      	str	r3, [r7, #12]
 8004d90:	e00c      	b.n	8004dac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	3308      	adds	r3, #8
 8004d96:	60fb      	str	r3, [r7, #12]
 8004d98:	e002      	b.n	8004da0 <vListInsert+0x2e>
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	60fb      	str	r3, [r7, #12]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	68ba      	ldr	r2, [r7, #8]
 8004da8:	429a      	cmp	r2, r3
 8004daa:	d2f6      	bcs.n	8004d9a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	685a      	ldr	r2, [r3, #4]
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	685b      	ldr	r3, [r3, #4]
 8004db8:	683a      	ldr	r2, [r7, #0]
 8004dba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	68fa      	ldr	r2, [r7, #12]
 8004dc0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	683a      	ldr	r2, [r7, #0]
 8004dc6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	1c5a      	adds	r2, r3, #1
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	601a      	str	r2, [r3, #0]
}
 8004dd8:	bf00      	nop
 8004dda:	3714      	adds	r7, #20
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr

08004de4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004de4:	b480      	push	{r7}
 8004de6:	b085      	sub	sp, #20
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	691b      	ldr	r3, [r3, #16]
 8004df0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	6892      	ldr	r2, [r2, #8]
 8004dfa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	6852      	ldr	r2, [r2, #4]
 8004e04:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	685b      	ldr	r3, [r3, #4]
 8004e0a:	687a      	ldr	r2, [r7, #4]
 8004e0c:	429a      	cmp	r2, r3
 8004e0e:	d103      	bne.n	8004e18 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	689a      	ldr	r2, [r3, #8]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	1e5a      	subs	r2, r3, #1
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
}
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	3714      	adds	r7, #20
 8004e30:	46bd      	mov	sp, r7
 8004e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e36:	4770      	bx	lr

08004e38 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b084      	sub	sp, #16
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
 8004e40:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d10b      	bne.n	8004e64 <xQueueGenericReset+0x2c>
	__asm volatile
 8004e4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e50:	f383 8811 	msr	BASEPRI, r3
 8004e54:	f3bf 8f6f 	isb	sy
 8004e58:	f3bf 8f4f 	dsb	sy
 8004e5c:	60bb      	str	r3, [r7, #8]
}
 8004e5e:	bf00      	nop
 8004e60:	bf00      	nop
 8004e62:	e7fd      	b.n	8004e60 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004e64:	f001 fd80 	bl	8006968 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e70:	68f9      	ldr	r1, [r7, #12]
 8004e72:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004e74:	fb01 f303 	mul.w	r3, r1, r3
 8004e78:	441a      	add	r2, r3
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2200      	movs	r2, #0
 8004e82:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681a      	ldr	r2, [r3, #0]
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e94:	3b01      	subs	r3, #1
 8004e96:	68f9      	ldr	r1, [r7, #12]
 8004e98:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004e9a:	fb01 f303 	mul.w	r3, r1, r3
 8004e9e:	441a      	add	r2, r3
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	22ff      	movs	r2, #255	@ 0xff
 8004ea8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	22ff      	movs	r2, #255	@ 0xff
 8004eb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d114      	bne.n	8004ee4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d01a      	beq.n	8004ef8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	3310      	adds	r3, #16
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f001 f94c 	bl	8006164 <xTaskRemoveFromEventList>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d012      	beq.n	8004ef8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8004f08 <xQueueGenericReset+0xd0>)
 8004ed4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ed8:	601a      	str	r2, [r3, #0]
 8004eda:	f3bf 8f4f 	dsb	sy
 8004ede:	f3bf 8f6f 	isb	sy
 8004ee2:	e009      	b.n	8004ef8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	3310      	adds	r3, #16
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f7ff fef1 	bl	8004cd0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	3324      	adds	r3, #36	@ 0x24
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f7ff feec 	bl	8004cd0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004ef8:	f001 fd68 	bl	80069cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004efc:	2301      	movs	r3, #1
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3710      	adds	r7, #16
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
 8004f06:	bf00      	nop
 8004f08:	e000ed04 	.word	0xe000ed04

08004f0c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004f0c:	b580      	push	{r7, lr}
 8004f0e:	b08e      	sub	sp, #56	@ 0x38
 8004f10:	af02      	add	r7, sp, #8
 8004f12:	60f8      	str	r0, [r7, #12]
 8004f14:	60b9      	str	r1, [r7, #8]
 8004f16:	607a      	str	r2, [r7, #4]
 8004f18:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d10b      	bne.n	8004f38 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f24:	f383 8811 	msr	BASEPRI, r3
 8004f28:	f3bf 8f6f 	isb	sy
 8004f2c:	f3bf 8f4f 	dsb	sy
 8004f30:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004f32:	bf00      	nop
 8004f34:	bf00      	nop
 8004f36:	e7fd      	b.n	8004f34 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004f38:	683b      	ldr	r3, [r7, #0]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d10b      	bne.n	8004f56 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f42:	f383 8811 	msr	BASEPRI, r3
 8004f46:	f3bf 8f6f 	isb	sy
 8004f4a:	f3bf 8f4f 	dsb	sy
 8004f4e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004f50:	bf00      	nop
 8004f52:	bf00      	nop
 8004f54:	e7fd      	b.n	8004f52 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d002      	beq.n	8004f62 <xQueueGenericCreateStatic+0x56>
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d001      	beq.n	8004f66 <xQueueGenericCreateStatic+0x5a>
 8004f62:	2301      	movs	r3, #1
 8004f64:	e000      	b.n	8004f68 <xQueueGenericCreateStatic+0x5c>
 8004f66:	2300      	movs	r3, #0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d10b      	bne.n	8004f84 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004f6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f70:	f383 8811 	msr	BASEPRI, r3
 8004f74:	f3bf 8f6f 	isb	sy
 8004f78:	f3bf 8f4f 	dsb	sy
 8004f7c:	623b      	str	r3, [r7, #32]
}
 8004f7e:	bf00      	nop
 8004f80:	bf00      	nop
 8004f82:	e7fd      	b.n	8004f80 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d102      	bne.n	8004f90 <xQueueGenericCreateStatic+0x84>
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d101      	bne.n	8004f94 <xQueueGenericCreateStatic+0x88>
 8004f90:	2301      	movs	r3, #1
 8004f92:	e000      	b.n	8004f96 <xQueueGenericCreateStatic+0x8a>
 8004f94:	2300      	movs	r3, #0
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d10b      	bne.n	8004fb2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004f9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f9e:	f383 8811 	msr	BASEPRI, r3
 8004fa2:	f3bf 8f6f 	isb	sy
 8004fa6:	f3bf 8f4f 	dsb	sy
 8004faa:	61fb      	str	r3, [r7, #28]
}
 8004fac:	bf00      	nop
 8004fae:	bf00      	nop
 8004fb0:	e7fd      	b.n	8004fae <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004fb2:	2348      	movs	r3, #72	@ 0x48
 8004fb4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004fb6:	697b      	ldr	r3, [r7, #20]
 8004fb8:	2b48      	cmp	r3, #72	@ 0x48
 8004fba:	d00b      	beq.n	8004fd4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fc0:	f383 8811 	msr	BASEPRI, r3
 8004fc4:	f3bf 8f6f 	isb	sy
 8004fc8:	f3bf 8f4f 	dsb	sy
 8004fcc:	61bb      	str	r3, [r7, #24]
}
 8004fce:	bf00      	nop
 8004fd0:	bf00      	nop
 8004fd2:	e7fd      	b.n	8004fd0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004fd4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004fda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d00d      	beq.n	8004ffc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004fe8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004fec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fee:	9300      	str	r3, [sp, #0]
 8004ff0:	4613      	mov	r3, r2
 8004ff2:	687a      	ldr	r2, [r7, #4]
 8004ff4:	68b9      	ldr	r1, [r7, #8]
 8004ff6:	68f8      	ldr	r0, [r7, #12]
 8004ff8:	f000 f840 	bl	800507c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004ffc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004ffe:	4618      	mov	r0, r3
 8005000:	3730      	adds	r7, #48	@ 0x30
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}

08005006 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005006:	b580      	push	{r7, lr}
 8005008:	b08a      	sub	sp, #40	@ 0x28
 800500a:	af02      	add	r7, sp, #8
 800500c:	60f8      	str	r0, [r7, #12]
 800500e:	60b9      	str	r1, [r7, #8]
 8005010:	4613      	mov	r3, r2
 8005012:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d10b      	bne.n	8005032 <xQueueGenericCreate+0x2c>
	__asm volatile
 800501a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800501e:	f383 8811 	msr	BASEPRI, r3
 8005022:	f3bf 8f6f 	isb	sy
 8005026:	f3bf 8f4f 	dsb	sy
 800502a:	613b      	str	r3, [r7, #16]
}
 800502c:	bf00      	nop
 800502e:	bf00      	nop
 8005030:	e7fd      	b.n	800502e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	68ba      	ldr	r2, [r7, #8]
 8005036:	fb02 f303 	mul.w	r3, r2, r3
 800503a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800503c:	69fb      	ldr	r3, [r7, #28]
 800503e:	3348      	adds	r3, #72	@ 0x48
 8005040:	4618      	mov	r0, r3
 8005042:	f001 fdb3 	bl	8006bac <pvPortMalloc>
 8005046:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005048:	69bb      	ldr	r3, [r7, #24]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d011      	beq.n	8005072 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800504e:	69bb      	ldr	r3, [r7, #24]
 8005050:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	3348      	adds	r3, #72	@ 0x48
 8005056:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005058:	69bb      	ldr	r3, [r7, #24]
 800505a:	2200      	movs	r2, #0
 800505c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005060:	79fa      	ldrb	r2, [r7, #7]
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	9300      	str	r3, [sp, #0]
 8005066:	4613      	mov	r3, r2
 8005068:	697a      	ldr	r2, [r7, #20]
 800506a:	68b9      	ldr	r1, [r7, #8]
 800506c:	68f8      	ldr	r0, [r7, #12]
 800506e:	f000 f805 	bl	800507c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005072:	69bb      	ldr	r3, [r7, #24]
	}
 8005074:	4618      	mov	r0, r3
 8005076:	3720      	adds	r7, #32
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}

0800507c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b084      	sub	sp, #16
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	607a      	str	r2, [r7, #4]
 8005088:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d103      	bne.n	8005098 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	69ba      	ldr	r2, [r7, #24]
 8005094:	601a      	str	r2, [r3, #0]
 8005096:	e002      	b.n	800509e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005098:	69bb      	ldr	r3, [r7, #24]
 800509a:	687a      	ldr	r2, [r7, #4]
 800509c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800509e:	69bb      	ldr	r3, [r7, #24]
 80050a0:	68fa      	ldr	r2, [r7, #12]
 80050a2:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80050a4:	69bb      	ldr	r3, [r7, #24]
 80050a6:	68ba      	ldr	r2, [r7, #8]
 80050a8:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80050aa:	2101      	movs	r1, #1
 80050ac:	69b8      	ldr	r0, [r7, #24]
 80050ae:	f7ff fec3 	bl	8004e38 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80050b2:	bf00      	nop
 80050b4:	3710      	adds	r7, #16
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
	...

080050bc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b08e      	sub	sp, #56	@ 0x38
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	60f8      	str	r0, [r7, #12]
 80050c4:	60b9      	str	r1, [r7, #8]
 80050c6:	607a      	str	r2, [r7, #4]
 80050c8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80050ca:	2300      	movs	r3, #0
 80050cc:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80050d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d10b      	bne.n	80050f0 <xQueueGenericSend+0x34>
	__asm volatile
 80050d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050dc:	f383 8811 	msr	BASEPRI, r3
 80050e0:	f3bf 8f6f 	isb	sy
 80050e4:	f3bf 8f4f 	dsb	sy
 80050e8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80050ea:	bf00      	nop
 80050ec:	bf00      	nop
 80050ee:	e7fd      	b.n	80050ec <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d103      	bne.n	80050fe <xQueueGenericSend+0x42>
 80050f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d101      	bne.n	8005102 <xQueueGenericSend+0x46>
 80050fe:	2301      	movs	r3, #1
 8005100:	e000      	b.n	8005104 <xQueueGenericSend+0x48>
 8005102:	2300      	movs	r3, #0
 8005104:	2b00      	cmp	r3, #0
 8005106:	d10b      	bne.n	8005120 <xQueueGenericSend+0x64>
	__asm volatile
 8005108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800510c:	f383 8811 	msr	BASEPRI, r3
 8005110:	f3bf 8f6f 	isb	sy
 8005114:	f3bf 8f4f 	dsb	sy
 8005118:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800511a:	bf00      	nop
 800511c:	bf00      	nop
 800511e:	e7fd      	b.n	800511c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	2b02      	cmp	r3, #2
 8005124:	d103      	bne.n	800512e <xQueueGenericSend+0x72>
 8005126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005128:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800512a:	2b01      	cmp	r3, #1
 800512c:	d101      	bne.n	8005132 <xQueueGenericSend+0x76>
 800512e:	2301      	movs	r3, #1
 8005130:	e000      	b.n	8005134 <xQueueGenericSend+0x78>
 8005132:	2300      	movs	r3, #0
 8005134:	2b00      	cmp	r3, #0
 8005136:	d10b      	bne.n	8005150 <xQueueGenericSend+0x94>
	__asm volatile
 8005138:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800513c:	f383 8811 	msr	BASEPRI, r3
 8005140:	f3bf 8f6f 	isb	sy
 8005144:	f3bf 8f4f 	dsb	sy
 8005148:	623b      	str	r3, [r7, #32]
}
 800514a:	bf00      	nop
 800514c:	bf00      	nop
 800514e:	e7fd      	b.n	800514c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005150:	f001 f9ce 	bl	80064f0 <xTaskGetSchedulerState>
 8005154:	4603      	mov	r3, r0
 8005156:	2b00      	cmp	r3, #0
 8005158:	d102      	bne.n	8005160 <xQueueGenericSend+0xa4>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d101      	bne.n	8005164 <xQueueGenericSend+0xa8>
 8005160:	2301      	movs	r3, #1
 8005162:	e000      	b.n	8005166 <xQueueGenericSend+0xaa>
 8005164:	2300      	movs	r3, #0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d10b      	bne.n	8005182 <xQueueGenericSend+0xc6>
	__asm volatile
 800516a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800516e:	f383 8811 	msr	BASEPRI, r3
 8005172:	f3bf 8f6f 	isb	sy
 8005176:	f3bf 8f4f 	dsb	sy
 800517a:	61fb      	str	r3, [r7, #28]
}
 800517c:	bf00      	nop
 800517e:	bf00      	nop
 8005180:	e7fd      	b.n	800517e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005182:	f001 fbf1 	bl	8006968 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005186:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005188:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800518a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800518c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800518e:	429a      	cmp	r2, r3
 8005190:	d302      	bcc.n	8005198 <xQueueGenericSend+0xdc>
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	2b02      	cmp	r3, #2
 8005196:	d129      	bne.n	80051ec <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005198:	683a      	ldr	r2, [r7, #0]
 800519a:	68b9      	ldr	r1, [r7, #8]
 800519c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800519e:	f000 fa91 	bl	80056c4 <prvCopyDataToQueue>
 80051a2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80051a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d010      	beq.n	80051ce <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80051ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ae:	3324      	adds	r3, #36	@ 0x24
 80051b0:	4618      	mov	r0, r3
 80051b2:	f000 ffd7 	bl	8006164 <xTaskRemoveFromEventList>
 80051b6:	4603      	mov	r3, r0
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d013      	beq.n	80051e4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80051bc:	4b3f      	ldr	r3, [pc, #252]	@ (80052bc <xQueueGenericSend+0x200>)
 80051be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051c2:	601a      	str	r2, [r3, #0]
 80051c4:	f3bf 8f4f 	dsb	sy
 80051c8:	f3bf 8f6f 	isb	sy
 80051cc:	e00a      	b.n	80051e4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80051ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d007      	beq.n	80051e4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80051d4:	4b39      	ldr	r3, [pc, #228]	@ (80052bc <xQueueGenericSend+0x200>)
 80051d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051da:	601a      	str	r2, [r3, #0]
 80051dc:	f3bf 8f4f 	dsb	sy
 80051e0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80051e4:	f001 fbf2 	bl	80069cc <vPortExitCritical>
				return pdPASS;
 80051e8:	2301      	movs	r3, #1
 80051ea:	e063      	b.n	80052b4 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d103      	bne.n	80051fa <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80051f2:	f001 fbeb 	bl	80069cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80051f6:	2300      	movs	r3, #0
 80051f8:	e05c      	b.n	80052b4 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80051fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d106      	bne.n	800520e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005200:	f107 0314 	add.w	r3, r7, #20
 8005204:	4618      	mov	r0, r3
 8005206:	f001 f811 	bl	800622c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800520a:	2301      	movs	r3, #1
 800520c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800520e:	f001 fbdd 	bl	80069cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005212:	f000 fdb7 	bl	8005d84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005216:	f001 fba7 	bl	8006968 <vPortEnterCritical>
 800521a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800521c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005220:	b25b      	sxtb	r3, r3
 8005222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005226:	d103      	bne.n	8005230 <xQueueGenericSend+0x174>
 8005228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800522a:	2200      	movs	r2, #0
 800522c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005232:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005236:	b25b      	sxtb	r3, r3
 8005238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800523c:	d103      	bne.n	8005246 <xQueueGenericSend+0x18a>
 800523e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005240:	2200      	movs	r2, #0
 8005242:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005246:	f001 fbc1 	bl	80069cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800524a:	1d3a      	adds	r2, r7, #4
 800524c:	f107 0314 	add.w	r3, r7, #20
 8005250:	4611      	mov	r1, r2
 8005252:	4618      	mov	r0, r3
 8005254:	f001 f800 	bl	8006258 <xTaskCheckForTimeOut>
 8005258:	4603      	mov	r3, r0
 800525a:	2b00      	cmp	r3, #0
 800525c:	d124      	bne.n	80052a8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800525e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005260:	f000 fb28 	bl	80058b4 <prvIsQueueFull>
 8005264:	4603      	mov	r3, r0
 8005266:	2b00      	cmp	r3, #0
 8005268:	d018      	beq.n	800529c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800526a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800526c:	3310      	adds	r3, #16
 800526e:	687a      	ldr	r2, [r7, #4]
 8005270:	4611      	mov	r1, r2
 8005272:	4618      	mov	r0, r3
 8005274:	f000 ff50 	bl	8006118 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005278:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800527a:	f000 fab3 	bl	80057e4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800527e:	f000 fd8f 	bl	8005da0 <xTaskResumeAll>
 8005282:	4603      	mov	r3, r0
 8005284:	2b00      	cmp	r3, #0
 8005286:	f47f af7c 	bne.w	8005182 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800528a:	4b0c      	ldr	r3, [pc, #48]	@ (80052bc <xQueueGenericSend+0x200>)
 800528c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005290:	601a      	str	r2, [r3, #0]
 8005292:	f3bf 8f4f 	dsb	sy
 8005296:	f3bf 8f6f 	isb	sy
 800529a:	e772      	b.n	8005182 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800529c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800529e:	f000 faa1 	bl	80057e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80052a2:	f000 fd7d 	bl	8005da0 <xTaskResumeAll>
 80052a6:	e76c      	b.n	8005182 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80052a8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80052aa:	f000 fa9b 	bl	80057e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80052ae:	f000 fd77 	bl	8005da0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80052b2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80052b4:	4618      	mov	r0, r3
 80052b6:	3738      	adds	r7, #56	@ 0x38
 80052b8:	46bd      	mov	sp, r7
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	e000ed04 	.word	0xe000ed04

080052c0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80052c0:	b580      	push	{r7, lr}
 80052c2:	b090      	sub	sp, #64	@ 0x40
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	60f8      	str	r0, [r7, #12]
 80052c8:	60b9      	str	r1, [r7, #8]
 80052ca:	607a      	str	r2, [r7, #4]
 80052cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80052d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d10b      	bne.n	80052f0 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80052d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052dc:	f383 8811 	msr	BASEPRI, r3
 80052e0:	f3bf 8f6f 	isb	sy
 80052e4:	f3bf 8f4f 	dsb	sy
 80052e8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80052ea:	bf00      	nop
 80052ec:	bf00      	nop
 80052ee:	e7fd      	b.n	80052ec <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80052f0:	68bb      	ldr	r3, [r7, #8]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d103      	bne.n	80052fe <xQueueGenericSendFromISR+0x3e>
 80052f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d101      	bne.n	8005302 <xQueueGenericSendFromISR+0x42>
 80052fe:	2301      	movs	r3, #1
 8005300:	e000      	b.n	8005304 <xQueueGenericSendFromISR+0x44>
 8005302:	2300      	movs	r3, #0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d10b      	bne.n	8005320 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005308:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800530c:	f383 8811 	msr	BASEPRI, r3
 8005310:	f3bf 8f6f 	isb	sy
 8005314:	f3bf 8f4f 	dsb	sy
 8005318:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800531a:	bf00      	nop
 800531c:	bf00      	nop
 800531e:	e7fd      	b.n	800531c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	2b02      	cmp	r3, #2
 8005324:	d103      	bne.n	800532e <xQueueGenericSendFromISR+0x6e>
 8005326:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005328:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800532a:	2b01      	cmp	r3, #1
 800532c:	d101      	bne.n	8005332 <xQueueGenericSendFromISR+0x72>
 800532e:	2301      	movs	r3, #1
 8005330:	e000      	b.n	8005334 <xQueueGenericSendFromISR+0x74>
 8005332:	2300      	movs	r3, #0
 8005334:	2b00      	cmp	r3, #0
 8005336:	d10b      	bne.n	8005350 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005338:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800533c:	f383 8811 	msr	BASEPRI, r3
 8005340:	f3bf 8f6f 	isb	sy
 8005344:	f3bf 8f4f 	dsb	sy
 8005348:	623b      	str	r3, [r7, #32]
}
 800534a:	bf00      	nop
 800534c:	bf00      	nop
 800534e:	e7fd      	b.n	800534c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005350:	f001 fbea 	bl	8006b28 <vPortValidateInterruptPriority>
	__asm volatile
 8005354:	f3ef 8211 	mrs	r2, BASEPRI
 8005358:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800535c:	f383 8811 	msr	BASEPRI, r3
 8005360:	f3bf 8f6f 	isb	sy
 8005364:	f3bf 8f4f 	dsb	sy
 8005368:	61fa      	str	r2, [r7, #28]
 800536a:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 800536c:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800536e:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005370:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005372:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005376:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005378:	429a      	cmp	r2, r3
 800537a:	d302      	bcc.n	8005382 <xQueueGenericSendFromISR+0xc2>
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	2b02      	cmp	r3, #2
 8005380:	d12f      	bne.n	80053e2 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005384:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005388:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800538c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800538e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005390:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005392:	683a      	ldr	r2, [r7, #0]
 8005394:	68b9      	ldr	r1, [r7, #8]
 8005396:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005398:	f000 f994 	bl	80056c4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800539c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80053a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053a4:	d112      	bne.n	80053cc <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80053a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d016      	beq.n	80053dc <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80053ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053b0:	3324      	adds	r3, #36	@ 0x24
 80053b2:	4618      	mov	r0, r3
 80053b4:	f000 fed6 	bl	8006164 <xTaskRemoveFromEventList>
 80053b8:	4603      	mov	r3, r0
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d00e      	beq.n	80053dc <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d00b      	beq.n	80053dc <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2201      	movs	r2, #1
 80053c8:	601a      	str	r2, [r3, #0]
 80053ca:	e007      	b.n	80053dc <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80053cc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80053d0:	3301      	adds	r3, #1
 80053d2:	b2db      	uxtb	r3, r3
 80053d4:	b25a      	sxtb	r2, r3
 80053d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80053dc:	2301      	movs	r3, #1
 80053de:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80053e0:	e001      	b.n	80053e6 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80053e2:	2300      	movs	r3, #0
 80053e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80053e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053e8:	617b      	str	r3, [r7, #20]
	__asm volatile
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	f383 8811 	msr	BASEPRI, r3
}
 80053f0:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80053f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3740      	adds	r7, #64	@ 0x40
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}

080053fc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b08c      	sub	sp, #48	@ 0x30
 8005400:	af00      	add	r7, sp, #0
 8005402:	60f8      	str	r0, [r7, #12]
 8005404:	60b9      	str	r1, [r7, #8]
 8005406:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005408:	2300      	movs	r3, #0
 800540a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005410:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005412:	2b00      	cmp	r3, #0
 8005414:	d10b      	bne.n	800542e <xQueueReceive+0x32>
	__asm volatile
 8005416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800541a:	f383 8811 	msr	BASEPRI, r3
 800541e:	f3bf 8f6f 	isb	sy
 8005422:	f3bf 8f4f 	dsb	sy
 8005426:	623b      	str	r3, [r7, #32]
}
 8005428:	bf00      	nop
 800542a:	bf00      	nop
 800542c:	e7fd      	b.n	800542a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d103      	bne.n	800543c <xQueueReceive+0x40>
 8005434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005438:	2b00      	cmp	r3, #0
 800543a:	d101      	bne.n	8005440 <xQueueReceive+0x44>
 800543c:	2301      	movs	r3, #1
 800543e:	e000      	b.n	8005442 <xQueueReceive+0x46>
 8005440:	2300      	movs	r3, #0
 8005442:	2b00      	cmp	r3, #0
 8005444:	d10b      	bne.n	800545e <xQueueReceive+0x62>
	__asm volatile
 8005446:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800544a:	f383 8811 	msr	BASEPRI, r3
 800544e:	f3bf 8f6f 	isb	sy
 8005452:	f3bf 8f4f 	dsb	sy
 8005456:	61fb      	str	r3, [r7, #28]
}
 8005458:	bf00      	nop
 800545a:	bf00      	nop
 800545c:	e7fd      	b.n	800545a <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800545e:	f001 f847 	bl	80064f0 <xTaskGetSchedulerState>
 8005462:	4603      	mov	r3, r0
 8005464:	2b00      	cmp	r3, #0
 8005466:	d102      	bne.n	800546e <xQueueReceive+0x72>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d101      	bne.n	8005472 <xQueueReceive+0x76>
 800546e:	2301      	movs	r3, #1
 8005470:	e000      	b.n	8005474 <xQueueReceive+0x78>
 8005472:	2300      	movs	r3, #0
 8005474:	2b00      	cmp	r3, #0
 8005476:	d10b      	bne.n	8005490 <xQueueReceive+0x94>
	__asm volatile
 8005478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800547c:	f383 8811 	msr	BASEPRI, r3
 8005480:	f3bf 8f6f 	isb	sy
 8005484:	f3bf 8f4f 	dsb	sy
 8005488:	61bb      	str	r3, [r7, #24]
}
 800548a:	bf00      	nop
 800548c:	bf00      	nop
 800548e:	e7fd      	b.n	800548c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005490:	f001 fa6a 	bl	8006968 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005494:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005498:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800549a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800549c:	2b00      	cmp	r3, #0
 800549e:	d01f      	beq.n	80054e0 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80054a0:	68b9      	ldr	r1, [r7, #8]
 80054a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80054a4:	f000 f978 	bl	8005798 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80054a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054aa:	1e5a      	subs	r2, r3, #1
 80054ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ae:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80054b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b2:	691b      	ldr	r3, [r3, #16]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d00f      	beq.n	80054d8 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ba:	3310      	adds	r3, #16
 80054bc:	4618      	mov	r0, r3
 80054be:	f000 fe51 	bl	8006164 <xTaskRemoveFromEventList>
 80054c2:	4603      	mov	r3, r0
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d007      	beq.n	80054d8 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80054c8:	4b3c      	ldr	r3, [pc, #240]	@ (80055bc <xQueueReceive+0x1c0>)
 80054ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054ce:	601a      	str	r2, [r3, #0]
 80054d0:	f3bf 8f4f 	dsb	sy
 80054d4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80054d8:	f001 fa78 	bl	80069cc <vPortExitCritical>
				return pdPASS;
 80054dc:	2301      	movs	r3, #1
 80054de:	e069      	b.n	80055b4 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d103      	bne.n	80054ee <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80054e6:	f001 fa71 	bl	80069cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80054ea:	2300      	movs	r3, #0
 80054ec:	e062      	b.n	80055b4 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80054ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d106      	bne.n	8005502 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80054f4:	f107 0310 	add.w	r3, r7, #16
 80054f8:	4618      	mov	r0, r3
 80054fa:	f000 fe97 	bl	800622c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80054fe:	2301      	movs	r3, #1
 8005500:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005502:	f001 fa63 	bl	80069cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005506:	f000 fc3d 	bl	8005d84 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800550a:	f001 fa2d 	bl	8006968 <vPortEnterCritical>
 800550e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005510:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005514:	b25b      	sxtb	r3, r3
 8005516:	f1b3 3fff 	cmp.w	r3, #4294967295
 800551a:	d103      	bne.n	8005524 <xQueueReceive+0x128>
 800551c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800551e:	2200      	movs	r2, #0
 8005520:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005526:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800552a:	b25b      	sxtb	r3, r3
 800552c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005530:	d103      	bne.n	800553a <xQueueReceive+0x13e>
 8005532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005534:	2200      	movs	r2, #0
 8005536:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800553a:	f001 fa47 	bl	80069cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800553e:	1d3a      	adds	r2, r7, #4
 8005540:	f107 0310 	add.w	r3, r7, #16
 8005544:	4611      	mov	r1, r2
 8005546:	4618      	mov	r0, r3
 8005548:	f000 fe86 	bl	8006258 <xTaskCheckForTimeOut>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d123      	bne.n	800559a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005552:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005554:	f000 f998 	bl	8005888 <prvIsQueueEmpty>
 8005558:	4603      	mov	r3, r0
 800555a:	2b00      	cmp	r3, #0
 800555c:	d017      	beq.n	800558e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800555e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005560:	3324      	adds	r3, #36	@ 0x24
 8005562:	687a      	ldr	r2, [r7, #4]
 8005564:	4611      	mov	r1, r2
 8005566:	4618      	mov	r0, r3
 8005568:	f000 fdd6 	bl	8006118 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800556c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800556e:	f000 f939 	bl	80057e4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005572:	f000 fc15 	bl	8005da0 <xTaskResumeAll>
 8005576:	4603      	mov	r3, r0
 8005578:	2b00      	cmp	r3, #0
 800557a:	d189      	bne.n	8005490 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800557c:	4b0f      	ldr	r3, [pc, #60]	@ (80055bc <xQueueReceive+0x1c0>)
 800557e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005582:	601a      	str	r2, [r3, #0]
 8005584:	f3bf 8f4f 	dsb	sy
 8005588:	f3bf 8f6f 	isb	sy
 800558c:	e780      	b.n	8005490 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800558e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005590:	f000 f928 	bl	80057e4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005594:	f000 fc04 	bl	8005da0 <xTaskResumeAll>
 8005598:	e77a      	b.n	8005490 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800559a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800559c:	f000 f922 	bl	80057e4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80055a0:	f000 fbfe 	bl	8005da0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80055a4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80055a6:	f000 f96f 	bl	8005888 <prvIsQueueEmpty>
 80055aa:	4603      	mov	r3, r0
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	f43f af6f 	beq.w	8005490 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80055b2:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	3730      	adds	r7, #48	@ 0x30
 80055b8:	46bd      	mov	sp, r7
 80055ba:	bd80      	pop	{r7, pc}
 80055bc:	e000ed04 	.word	0xe000ed04

080055c0 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b08e      	sub	sp, #56	@ 0x38
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	60b9      	str	r1, [r7, #8]
 80055ca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80055d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d10b      	bne.n	80055ee <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80055d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055da:	f383 8811 	msr	BASEPRI, r3
 80055de:	f3bf 8f6f 	isb	sy
 80055e2:	f3bf 8f4f 	dsb	sy
 80055e6:	623b      	str	r3, [r7, #32]
}
 80055e8:	bf00      	nop
 80055ea:	bf00      	nop
 80055ec:	e7fd      	b.n	80055ea <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d103      	bne.n	80055fc <xQueueReceiveFromISR+0x3c>
 80055f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d101      	bne.n	8005600 <xQueueReceiveFromISR+0x40>
 80055fc:	2301      	movs	r3, #1
 80055fe:	e000      	b.n	8005602 <xQueueReceiveFromISR+0x42>
 8005600:	2300      	movs	r3, #0
 8005602:	2b00      	cmp	r3, #0
 8005604:	d10b      	bne.n	800561e <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8005606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800560a:	f383 8811 	msr	BASEPRI, r3
 800560e:	f3bf 8f6f 	isb	sy
 8005612:	f3bf 8f4f 	dsb	sy
 8005616:	61fb      	str	r3, [r7, #28]
}
 8005618:	bf00      	nop
 800561a:	bf00      	nop
 800561c:	e7fd      	b.n	800561a <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800561e:	f001 fa83 	bl	8006b28 <vPortValidateInterruptPriority>
	__asm volatile
 8005622:	f3ef 8211 	mrs	r2, BASEPRI
 8005626:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800562a:	f383 8811 	msr	BASEPRI, r3
 800562e:	f3bf 8f6f 	isb	sy
 8005632:	f3bf 8f4f 	dsb	sy
 8005636:	61ba      	str	r2, [r7, #24]
 8005638:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800563a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800563c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800563e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005640:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005642:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005644:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005646:	2b00      	cmp	r3, #0
 8005648:	d02f      	beq.n	80056aa <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800564a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800564c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005650:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005654:	68b9      	ldr	r1, [r7, #8]
 8005656:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005658:	f000 f89e 	bl	8005798 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800565c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800565e:	1e5a      	subs	r2, r3, #1
 8005660:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005662:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005664:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005668:	f1b3 3fff 	cmp.w	r3, #4294967295
 800566c:	d112      	bne.n	8005694 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800566e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005670:	691b      	ldr	r3, [r3, #16]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d016      	beq.n	80056a4 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005678:	3310      	adds	r3, #16
 800567a:	4618      	mov	r0, r3
 800567c:	f000 fd72 	bl	8006164 <xTaskRemoveFromEventList>
 8005680:	4603      	mov	r3, r0
 8005682:	2b00      	cmp	r3, #0
 8005684:	d00e      	beq.n	80056a4 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d00b      	beq.n	80056a4 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	601a      	str	r2, [r3, #0]
 8005692:	e007      	b.n	80056a4 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005694:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005698:	3301      	adds	r3, #1
 800569a:	b2db      	uxtb	r3, r3
 800569c:	b25a      	sxtb	r2, r3
 800569e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80056a4:	2301      	movs	r3, #1
 80056a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80056a8:	e001      	b.n	80056ae <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80056aa:	2300      	movs	r3, #0
 80056ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80056ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056b0:	613b      	str	r3, [r7, #16]
	__asm volatile
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	f383 8811 	msr	BASEPRI, r3
}
 80056b8:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80056ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80056bc:	4618      	mov	r0, r3
 80056be:	3738      	adds	r7, #56	@ 0x38
 80056c0:	46bd      	mov	sp, r7
 80056c2:	bd80      	pop	{r7, pc}

080056c4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b086      	sub	sp, #24
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	60f8      	str	r0, [r7, #12]
 80056cc:	60b9      	str	r1, [r7, #8]
 80056ce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80056d0:	2300      	movs	r3, #0
 80056d2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d10d      	bne.n	80056fe <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d14d      	bne.n	8005786 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	4618      	mov	r0, r3
 80056f0:	f000 ff1c 	bl	800652c <xTaskPriorityDisinherit>
 80056f4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	2200      	movs	r2, #0
 80056fa:	609a      	str	r2, [r3, #8]
 80056fc:	e043      	b.n	8005786 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d119      	bne.n	8005738 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6858      	ldr	r0, [r3, #4]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800570c:	461a      	mov	r2, r3
 800570e:	68b9      	ldr	r1, [r7, #8]
 8005710:	f001 ff1d 	bl	800754e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	685a      	ldr	r2, [r3, #4]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800571c:	441a      	add	r2, r3
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	685a      	ldr	r2, [r3, #4]
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	689b      	ldr	r3, [r3, #8]
 800572a:	429a      	cmp	r2, r3
 800572c:	d32b      	bcc.n	8005786 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681a      	ldr	r2, [r3, #0]
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	605a      	str	r2, [r3, #4]
 8005736:	e026      	b.n	8005786 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	68d8      	ldr	r0, [r3, #12]
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005740:	461a      	mov	r2, r3
 8005742:	68b9      	ldr	r1, [r7, #8]
 8005744:	f001 ff03 	bl	800754e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	68da      	ldr	r2, [r3, #12]
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005750:	425b      	negs	r3, r3
 8005752:	441a      	add	r2, r3
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	68da      	ldr	r2, [r3, #12]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	429a      	cmp	r2, r3
 8005762:	d207      	bcs.n	8005774 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	689a      	ldr	r2, [r3, #8]
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800576c:	425b      	negs	r3, r3
 800576e:	441a      	add	r2, r3
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2b02      	cmp	r3, #2
 8005778:	d105      	bne.n	8005786 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d002      	beq.n	8005786 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	3b01      	subs	r3, #1
 8005784:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	1c5a      	adds	r2, r3, #1
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800578e:	697b      	ldr	r3, [r7, #20]
}
 8005790:	4618      	mov	r0, r3
 8005792:	3718      	adds	r7, #24
 8005794:	46bd      	mov	sp, r7
 8005796:	bd80      	pop	{r7, pc}

08005798 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005798:	b580      	push	{r7, lr}
 800579a:	b082      	sub	sp, #8
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d018      	beq.n	80057dc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	68da      	ldr	r2, [r3, #12]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b2:	441a      	add	r2, r3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	68da      	ldr	r2, [r3, #12]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d303      	bcc.n	80057cc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681a      	ldr	r2, [r3, #0]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	68d9      	ldr	r1, [r3, #12]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d4:	461a      	mov	r2, r3
 80057d6:	6838      	ldr	r0, [r7, #0]
 80057d8:	f001 feb9 	bl	800754e <memcpy>
	}
}
 80057dc:	bf00      	nop
 80057de:	3708      	adds	r7, #8
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}

080057e4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b084      	sub	sp, #16
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80057ec:	f001 f8bc 	bl	8006968 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80057f6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80057f8:	e011      	b.n	800581e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d012      	beq.n	8005828 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	3324      	adds	r3, #36	@ 0x24
 8005806:	4618      	mov	r0, r3
 8005808:	f000 fcac 	bl	8006164 <xTaskRemoveFromEventList>
 800580c:	4603      	mov	r3, r0
 800580e:	2b00      	cmp	r3, #0
 8005810:	d001      	beq.n	8005816 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005812:	f000 fd85 	bl	8006320 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005816:	7bfb      	ldrb	r3, [r7, #15]
 8005818:	3b01      	subs	r3, #1
 800581a:	b2db      	uxtb	r3, r3
 800581c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800581e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005822:	2b00      	cmp	r3, #0
 8005824:	dce9      	bgt.n	80057fa <prvUnlockQueue+0x16>
 8005826:	e000      	b.n	800582a <prvUnlockQueue+0x46>
					break;
 8005828:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	22ff      	movs	r2, #255	@ 0xff
 800582e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005832:	f001 f8cb 	bl	80069cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005836:	f001 f897 	bl	8006968 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005840:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005842:	e011      	b.n	8005868 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	691b      	ldr	r3, [r3, #16]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d012      	beq.n	8005872 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	3310      	adds	r3, #16
 8005850:	4618      	mov	r0, r3
 8005852:	f000 fc87 	bl	8006164 <xTaskRemoveFromEventList>
 8005856:	4603      	mov	r3, r0
 8005858:	2b00      	cmp	r3, #0
 800585a:	d001      	beq.n	8005860 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800585c:	f000 fd60 	bl	8006320 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005860:	7bbb      	ldrb	r3, [r7, #14]
 8005862:	3b01      	subs	r3, #1
 8005864:	b2db      	uxtb	r3, r3
 8005866:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005868:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800586c:	2b00      	cmp	r3, #0
 800586e:	dce9      	bgt.n	8005844 <prvUnlockQueue+0x60>
 8005870:	e000      	b.n	8005874 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005872:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	22ff      	movs	r2, #255	@ 0xff
 8005878:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800587c:	f001 f8a6 	bl	80069cc <vPortExitCritical>
}
 8005880:	bf00      	nop
 8005882:	3710      	adds	r7, #16
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}

08005888 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b084      	sub	sp, #16
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005890:	f001 f86a 	bl	8006968 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005898:	2b00      	cmp	r3, #0
 800589a:	d102      	bne.n	80058a2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800589c:	2301      	movs	r3, #1
 800589e:	60fb      	str	r3, [r7, #12]
 80058a0:	e001      	b.n	80058a6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80058a2:	2300      	movs	r3, #0
 80058a4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80058a6:	f001 f891 	bl	80069cc <vPortExitCritical>

	return xReturn;
 80058aa:	68fb      	ldr	r3, [r7, #12]
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3710      	adds	r7, #16
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}

080058b4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	b084      	sub	sp, #16
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80058bc:	f001 f854 	bl	8006968 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058c8:	429a      	cmp	r2, r3
 80058ca:	d102      	bne.n	80058d2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80058cc:	2301      	movs	r3, #1
 80058ce:	60fb      	str	r3, [r7, #12]
 80058d0:	e001      	b.n	80058d6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80058d2:	2300      	movs	r3, #0
 80058d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80058d6:	f001 f879 	bl	80069cc <vPortExitCritical>

	return xReturn;
 80058da:	68fb      	ldr	r3, [r7, #12]
}
 80058dc:	4618      	mov	r0, r3
 80058de:	3710      	adds	r7, #16
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}

080058e4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b08e      	sub	sp, #56	@ 0x38
 80058e8:	af04      	add	r7, sp, #16
 80058ea:	60f8      	str	r0, [r7, #12]
 80058ec:	60b9      	str	r1, [r7, #8]
 80058ee:	607a      	str	r2, [r7, #4]
 80058f0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80058f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d10b      	bne.n	8005910 <xTaskCreateStatic+0x2c>
	__asm volatile
 80058f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058fc:	f383 8811 	msr	BASEPRI, r3
 8005900:	f3bf 8f6f 	isb	sy
 8005904:	f3bf 8f4f 	dsb	sy
 8005908:	623b      	str	r3, [r7, #32]
}
 800590a:	bf00      	nop
 800590c:	bf00      	nop
 800590e:	e7fd      	b.n	800590c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005912:	2b00      	cmp	r3, #0
 8005914:	d10b      	bne.n	800592e <xTaskCreateStatic+0x4a>
	__asm volatile
 8005916:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800591a:	f383 8811 	msr	BASEPRI, r3
 800591e:	f3bf 8f6f 	isb	sy
 8005922:	f3bf 8f4f 	dsb	sy
 8005926:	61fb      	str	r3, [r7, #28]
}
 8005928:	bf00      	nop
 800592a:	bf00      	nop
 800592c:	e7fd      	b.n	800592a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800592e:	23a0      	movs	r3, #160	@ 0xa0
 8005930:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	2ba0      	cmp	r3, #160	@ 0xa0
 8005936:	d00b      	beq.n	8005950 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800593c:	f383 8811 	msr	BASEPRI, r3
 8005940:	f3bf 8f6f 	isb	sy
 8005944:	f3bf 8f4f 	dsb	sy
 8005948:	61bb      	str	r3, [r7, #24]
}
 800594a:	bf00      	nop
 800594c:	bf00      	nop
 800594e:	e7fd      	b.n	800594c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005950:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005952:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005954:	2b00      	cmp	r3, #0
 8005956:	d01e      	beq.n	8005996 <xTaskCreateStatic+0xb2>
 8005958:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800595a:	2b00      	cmp	r3, #0
 800595c:	d01b      	beq.n	8005996 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800595e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005960:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005964:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005966:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800596a:	2202      	movs	r2, #2
 800596c:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005970:	2300      	movs	r3, #0
 8005972:	9303      	str	r3, [sp, #12]
 8005974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005976:	9302      	str	r3, [sp, #8]
 8005978:	f107 0314 	add.w	r3, r7, #20
 800597c:	9301      	str	r3, [sp, #4]
 800597e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005980:	9300      	str	r3, [sp, #0]
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	687a      	ldr	r2, [r7, #4]
 8005986:	68b9      	ldr	r1, [r7, #8]
 8005988:	68f8      	ldr	r0, [r7, #12]
 800598a:	f000 f851 	bl	8005a30 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800598e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005990:	f000 f8ee 	bl	8005b70 <prvAddNewTaskToReadyList>
 8005994:	e001      	b.n	800599a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005996:	2300      	movs	r3, #0
 8005998:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800599a:	697b      	ldr	r3, [r7, #20]
	}
 800599c:	4618      	mov	r0, r3
 800599e:	3728      	adds	r7, #40	@ 0x28
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}

080059a4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b08c      	sub	sp, #48	@ 0x30
 80059a8:	af04      	add	r7, sp, #16
 80059aa:	60f8      	str	r0, [r7, #12]
 80059ac:	60b9      	str	r1, [r7, #8]
 80059ae:	603b      	str	r3, [r7, #0]
 80059b0:	4613      	mov	r3, r2
 80059b2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80059b4:	88fb      	ldrh	r3, [r7, #6]
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	4618      	mov	r0, r3
 80059ba:	f001 f8f7 	bl	8006bac <pvPortMalloc>
 80059be:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80059c0:	697b      	ldr	r3, [r7, #20]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d00e      	beq.n	80059e4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80059c6:	20a0      	movs	r0, #160	@ 0xa0
 80059c8:	f001 f8f0 	bl	8006bac <pvPortMalloc>
 80059cc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80059ce:	69fb      	ldr	r3, [r7, #28]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d003      	beq.n	80059dc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80059d4:	69fb      	ldr	r3, [r7, #28]
 80059d6:	697a      	ldr	r2, [r7, #20]
 80059d8:	631a      	str	r2, [r3, #48]	@ 0x30
 80059da:	e005      	b.n	80059e8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80059dc:	6978      	ldr	r0, [r7, #20]
 80059de:	f001 f9b3 	bl	8006d48 <vPortFree>
 80059e2:	e001      	b.n	80059e8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80059e4:	2300      	movs	r3, #0
 80059e6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80059e8:	69fb      	ldr	r3, [r7, #28]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d017      	beq.n	8005a1e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80059ee:	69fb      	ldr	r3, [r7, #28]
 80059f0:	2200      	movs	r2, #0
 80059f2:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80059f6:	88fa      	ldrh	r2, [r7, #6]
 80059f8:	2300      	movs	r3, #0
 80059fa:	9303      	str	r3, [sp, #12]
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	9302      	str	r3, [sp, #8]
 8005a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a02:	9301      	str	r3, [sp, #4]
 8005a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a06:	9300      	str	r3, [sp, #0]
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	68b9      	ldr	r1, [r7, #8]
 8005a0c:	68f8      	ldr	r0, [r7, #12]
 8005a0e:	f000 f80f 	bl	8005a30 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a12:	69f8      	ldr	r0, [r7, #28]
 8005a14:	f000 f8ac 	bl	8005b70 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	61bb      	str	r3, [r7, #24]
 8005a1c:	e002      	b.n	8005a24 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005a1e:	f04f 33ff 	mov.w	r3, #4294967295
 8005a22:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005a24:	69bb      	ldr	r3, [r7, #24]
	}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3720      	adds	r7, #32
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}
	...

08005a30 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b088      	sub	sp, #32
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	60f8      	str	r0, [r7, #12]
 8005a38:	60b9      	str	r1, [r7, #8]
 8005a3a:	607a      	str	r2, [r7, #4]
 8005a3c:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005a48:	3b01      	subs	r3, #1
 8005a4a:	009b      	lsls	r3, r3, #2
 8005a4c:	4413      	add	r3, r2
 8005a4e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005a50:	69bb      	ldr	r3, [r7, #24]
 8005a52:	f023 0307 	bic.w	r3, r3, #7
 8005a56:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005a58:	69bb      	ldr	r3, [r7, #24]
 8005a5a:	f003 0307 	and.w	r3, r3, #7
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d00b      	beq.n	8005a7a <prvInitialiseNewTask+0x4a>
	__asm volatile
 8005a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a66:	f383 8811 	msr	BASEPRI, r3
 8005a6a:	f3bf 8f6f 	isb	sy
 8005a6e:	f3bf 8f4f 	dsb	sy
 8005a72:	617b      	str	r3, [r7, #20]
}
 8005a74:	bf00      	nop
 8005a76:	bf00      	nop
 8005a78:	e7fd      	b.n	8005a76 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d01f      	beq.n	8005ac0 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005a80:	2300      	movs	r3, #0
 8005a82:	61fb      	str	r3, [r7, #28]
 8005a84:	e012      	b.n	8005aac <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005a86:	68ba      	ldr	r2, [r7, #8]
 8005a88:	69fb      	ldr	r3, [r7, #28]
 8005a8a:	4413      	add	r3, r2
 8005a8c:	7819      	ldrb	r1, [r3, #0]
 8005a8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a90:	69fb      	ldr	r3, [r7, #28]
 8005a92:	4413      	add	r3, r2
 8005a94:	3334      	adds	r3, #52	@ 0x34
 8005a96:	460a      	mov	r2, r1
 8005a98:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005a9a:	68ba      	ldr	r2, [r7, #8]
 8005a9c:	69fb      	ldr	r3, [r7, #28]
 8005a9e:	4413      	add	r3, r2
 8005aa0:	781b      	ldrb	r3, [r3, #0]
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d006      	beq.n	8005ab4 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005aa6:	69fb      	ldr	r3, [r7, #28]
 8005aa8:	3301      	adds	r3, #1
 8005aaa:	61fb      	str	r3, [r7, #28]
 8005aac:	69fb      	ldr	r3, [r7, #28]
 8005aae:	2b0f      	cmp	r3, #15
 8005ab0:	d9e9      	bls.n	8005a86 <prvInitialiseNewTask+0x56>
 8005ab2:	e000      	b.n	8005ab6 <prvInitialiseNewTask+0x86>
			{
				break;
 8005ab4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab8:	2200      	movs	r2, #0
 8005aba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005abe:	e003      	b.n	8005ac8 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aca:	2b06      	cmp	r3, #6
 8005acc:	d901      	bls.n	8005ad2 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005ace:	2306      	movs	r3, #6
 8005ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005ad6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ada:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005adc:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae6:	3304      	adds	r3, #4
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f7ff f911 	bl	8004d10 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005aee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005af0:	3318      	adds	r3, #24
 8005af2:	4618      	mov	r0, r3
 8005af4:	f7ff f90c 	bl	8004d10 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005af8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005afa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005afc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005afe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b00:	f1c3 0207 	rsb	r2, r3, #7
 8005b04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b06:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b0c:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b10:	2200      	movs	r2, #0
 8005b12:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005b16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b18:	2200      	movs	r2, #0
 8005b1a:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b20:	334c      	adds	r3, #76	@ 0x4c
 8005b22:	224c      	movs	r2, #76	@ 0x4c
 8005b24:	2100      	movs	r1, #0
 8005b26:	4618      	mov	r0, r3
 8005b28:	f001 fc38 	bl	800739c <memset>
 8005b2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b2e:	4a0d      	ldr	r2, [pc, #52]	@ (8005b64 <prvInitialiseNewTask+0x134>)
 8005b30:	651a      	str	r2, [r3, #80]	@ 0x50
 8005b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b34:	4a0c      	ldr	r2, [pc, #48]	@ (8005b68 <prvInitialiseNewTask+0x138>)
 8005b36:	655a      	str	r2, [r3, #84]	@ 0x54
 8005b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b3a:	4a0c      	ldr	r2, [pc, #48]	@ (8005b6c <prvInitialiseNewTask+0x13c>)
 8005b3c:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005b3e:	683a      	ldr	r2, [r7, #0]
 8005b40:	68f9      	ldr	r1, [r7, #12]
 8005b42:	69b8      	ldr	r0, [r7, #24]
 8005b44:	f000 fde0 	bl	8006708 <pxPortInitialiseStack>
 8005b48:	4602      	mov	r2, r0
 8005b4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b4c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d002      	beq.n	8005b5a <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b58:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b5a:	bf00      	nop
 8005b5c:	3720      	adds	r7, #32
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}
 8005b62:	bf00      	nop
 8005b64:	20004344 	.word	0x20004344
 8005b68:	200043ac 	.word	0x200043ac
 8005b6c:	20004414 	.word	0x20004414

08005b70 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b082      	sub	sp, #8
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005b78:	f000 fef6 	bl	8006968 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005b7c:	4b2a      	ldr	r3, [pc, #168]	@ (8005c28 <prvAddNewTaskToReadyList+0xb8>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	3301      	adds	r3, #1
 8005b82:	4a29      	ldr	r2, [pc, #164]	@ (8005c28 <prvAddNewTaskToReadyList+0xb8>)
 8005b84:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005b86:	4b29      	ldr	r3, [pc, #164]	@ (8005c2c <prvAddNewTaskToReadyList+0xbc>)
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d109      	bne.n	8005ba2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005b8e:	4a27      	ldr	r2, [pc, #156]	@ (8005c2c <prvAddNewTaskToReadyList+0xbc>)
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005b94:	4b24      	ldr	r3, [pc, #144]	@ (8005c28 <prvAddNewTaskToReadyList+0xb8>)
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d110      	bne.n	8005bbe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005b9c:	f000 fbe4 	bl	8006368 <prvInitialiseTaskLists>
 8005ba0:	e00d      	b.n	8005bbe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005ba2:	4b23      	ldr	r3, [pc, #140]	@ (8005c30 <prvAddNewTaskToReadyList+0xc0>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d109      	bne.n	8005bbe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005baa:	4b20      	ldr	r3, [pc, #128]	@ (8005c2c <prvAddNewTaskToReadyList+0xbc>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	d802      	bhi.n	8005bbe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005bb8:	4a1c      	ldr	r2, [pc, #112]	@ (8005c2c <prvAddNewTaskToReadyList+0xbc>)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005bbe:	4b1d      	ldr	r3, [pc, #116]	@ (8005c34 <prvAddNewTaskToReadyList+0xc4>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	3301      	adds	r3, #1
 8005bc4:	4a1b      	ldr	r2, [pc, #108]	@ (8005c34 <prvAddNewTaskToReadyList+0xc4>)
 8005bc6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bcc:	2201      	movs	r2, #1
 8005bce:	409a      	lsls	r2, r3
 8005bd0:	4b19      	ldr	r3, [pc, #100]	@ (8005c38 <prvAddNewTaskToReadyList+0xc8>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	4a18      	ldr	r2, [pc, #96]	@ (8005c38 <prvAddNewTaskToReadyList+0xc8>)
 8005bd8:	6013      	str	r3, [r2, #0]
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bde:	4613      	mov	r3, r2
 8005be0:	009b      	lsls	r3, r3, #2
 8005be2:	4413      	add	r3, r2
 8005be4:	009b      	lsls	r3, r3, #2
 8005be6:	4a15      	ldr	r2, [pc, #84]	@ (8005c3c <prvAddNewTaskToReadyList+0xcc>)
 8005be8:	441a      	add	r2, r3
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	3304      	adds	r3, #4
 8005bee:	4619      	mov	r1, r3
 8005bf0:	4610      	mov	r0, r2
 8005bf2:	f7ff f89a 	bl	8004d2a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005bf6:	f000 fee9 	bl	80069cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005bfa:	4b0d      	ldr	r3, [pc, #52]	@ (8005c30 <prvAddNewTaskToReadyList+0xc0>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d00e      	beq.n	8005c20 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005c02:	4b0a      	ldr	r3, [pc, #40]	@ (8005c2c <prvAddNewTaskToReadyList+0xbc>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c0c:	429a      	cmp	r2, r3
 8005c0e:	d207      	bcs.n	8005c20 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005c10:	4b0b      	ldr	r3, [pc, #44]	@ (8005c40 <prvAddNewTaskToReadyList+0xd0>)
 8005c12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c16:	601a      	str	r2, [r3, #0]
 8005c18:	f3bf 8f4f 	dsb	sy
 8005c1c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c20:	bf00      	nop
 8005c22:	3708      	adds	r7, #8
 8005c24:	46bd      	mov	sp, r7
 8005c26:	bd80      	pop	{r7, pc}
 8005c28:	200006f0 	.word	0x200006f0
 8005c2c:	200005f0 	.word	0x200005f0
 8005c30:	200006fc 	.word	0x200006fc
 8005c34:	2000070c 	.word	0x2000070c
 8005c38:	200006f8 	.word	0x200006f8
 8005c3c:	200005f4 	.word	0x200005f4
 8005c40:	e000ed04 	.word	0xe000ed04

08005c44 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b084      	sub	sp, #16
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d018      	beq.n	8005c88 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005c56:	4b14      	ldr	r3, [pc, #80]	@ (8005ca8 <vTaskDelay+0x64>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d00b      	beq.n	8005c76 <vTaskDelay+0x32>
	__asm volatile
 8005c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c62:	f383 8811 	msr	BASEPRI, r3
 8005c66:	f3bf 8f6f 	isb	sy
 8005c6a:	f3bf 8f4f 	dsb	sy
 8005c6e:	60bb      	str	r3, [r7, #8]
}
 8005c70:	bf00      	nop
 8005c72:	bf00      	nop
 8005c74:	e7fd      	b.n	8005c72 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005c76:	f000 f885 	bl	8005d84 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005c7a:	2100      	movs	r1, #0
 8005c7c:	6878      	ldr	r0, [r7, #4]
 8005c7e:	f000 fcdd 	bl	800663c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005c82:	f000 f88d 	bl	8005da0 <xTaskResumeAll>
 8005c86:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d107      	bne.n	8005c9e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005c8e:	4b07      	ldr	r3, [pc, #28]	@ (8005cac <vTaskDelay+0x68>)
 8005c90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005c94:	601a      	str	r2, [r3, #0]
 8005c96:	f3bf 8f4f 	dsb	sy
 8005c9a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005c9e:	bf00      	nop
 8005ca0:	3710      	adds	r7, #16
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}
 8005ca6:	bf00      	nop
 8005ca8:	20000718 	.word	0x20000718
 8005cac:	e000ed04 	.word	0xe000ed04

08005cb0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b08a      	sub	sp, #40	@ 0x28
 8005cb4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005cbe:	463a      	mov	r2, r7
 8005cc0:	1d39      	adds	r1, r7, #4
 8005cc2:	f107 0308 	add.w	r3, r7, #8
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f7fa fc70 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005ccc:	6839      	ldr	r1, [r7, #0]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	68ba      	ldr	r2, [r7, #8]
 8005cd2:	9202      	str	r2, [sp, #8]
 8005cd4:	9301      	str	r3, [sp, #4]
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	9300      	str	r3, [sp, #0]
 8005cda:	2300      	movs	r3, #0
 8005cdc:	460a      	mov	r2, r1
 8005cde:	4921      	ldr	r1, [pc, #132]	@ (8005d64 <vTaskStartScheduler+0xb4>)
 8005ce0:	4821      	ldr	r0, [pc, #132]	@ (8005d68 <vTaskStartScheduler+0xb8>)
 8005ce2:	f7ff fdff 	bl	80058e4 <xTaskCreateStatic>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	4a20      	ldr	r2, [pc, #128]	@ (8005d6c <vTaskStartScheduler+0xbc>)
 8005cea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005cec:	4b1f      	ldr	r3, [pc, #124]	@ (8005d6c <vTaskStartScheduler+0xbc>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d002      	beq.n	8005cfa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	617b      	str	r3, [r7, #20]
 8005cf8:	e001      	b.n	8005cfe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d11b      	bne.n	8005d3c <vTaskStartScheduler+0x8c>
	__asm volatile
 8005d04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d08:	f383 8811 	msr	BASEPRI, r3
 8005d0c:	f3bf 8f6f 	isb	sy
 8005d10:	f3bf 8f4f 	dsb	sy
 8005d14:	613b      	str	r3, [r7, #16]
}
 8005d16:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005d18:	4b15      	ldr	r3, [pc, #84]	@ (8005d70 <vTaskStartScheduler+0xc0>)
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	334c      	adds	r3, #76	@ 0x4c
 8005d1e:	4a15      	ldr	r2, [pc, #84]	@ (8005d74 <vTaskStartScheduler+0xc4>)
 8005d20:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005d22:	4b15      	ldr	r3, [pc, #84]	@ (8005d78 <vTaskStartScheduler+0xc8>)
 8005d24:	f04f 32ff 	mov.w	r2, #4294967295
 8005d28:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005d2a:	4b14      	ldr	r3, [pc, #80]	@ (8005d7c <vTaskStartScheduler+0xcc>)
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005d30:	4b13      	ldr	r3, [pc, #76]	@ (8005d80 <vTaskStartScheduler+0xd0>)
 8005d32:	2200      	movs	r2, #0
 8005d34:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005d36:	f000 fd73 	bl	8006820 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005d3a:	e00f      	b.n	8005d5c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005d3c:	697b      	ldr	r3, [r7, #20]
 8005d3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d42:	d10b      	bne.n	8005d5c <vTaskStartScheduler+0xac>
	__asm volatile
 8005d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d48:	f383 8811 	msr	BASEPRI, r3
 8005d4c:	f3bf 8f6f 	isb	sy
 8005d50:	f3bf 8f4f 	dsb	sy
 8005d54:	60fb      	str	r3, [r7, #12]
}
 8005d56:	bf00      	nop
 8005d58:	bf00      	nop
 8005d5a:	e7fd      	b.n	8005d58 <vTaskStartScheduler+0xa8>
}
 8005d5c:	bf00      	nop
 8005d5e:	3718      	adds	r7, #24
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}
 8005d64:	08008178 	.word	0x08008178
 8005d68:	08006339 	.word	0x08006339
 8005d6c:	20000714 	.word	0x20000714
 8005d70:	200005f0 	.word	0x200005f0
 8005d74:	2000001c 	.word	0x2000001c
 8005d78:	20000710 	.word	0x20000710
 8005d7c:	200006fc 	.word	0x200006fc
 8005d80:	200006f4 	.word	0x200006f4

08005d84 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005d84:	b480      	push	{r7}
 8005d86:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005d88:	4b04      	ldr	r3, [pc, #16]	@ (8005d9c <vTaskSuspendAll+0x18>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	3301      	adds	r3, #1
 8005d8e:	4a03      	ldr	r2, [pc, #12]	@ (8005d9c <vTaskSuspendAll+0x18>)
 8005d90:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8005d92:	bf00      	nop
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr
 8005d9c:	20000718 	.word	0x20000718

08005da0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b084      	sub	sp, #16
 8005da4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005da6:	2300      	movs	r3, #0
 8005da8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005daa:	2300      	movs	r3, #0
 8005dac:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005dae:	4b42      	ldr	r3, [pc, #264]	@ (8005eb8 <xTaskResumeAll+0x118>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d10b      	bne.n	8005dce <xTaskResumeAll+0x2e>
	__asm volatile
 8005db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dba:	f383 8811 	msr	BASEPRI, r3
 8005dbe:	f3bf 8f6f 	isb	sy
 8005dc2:	f3bf 8f4f 	dsb	sy
 8005dc6:	603b      	str	r3, [r7, #0]
}
 8005dc8:	bf00      	nop
 8005dca:	bf00      	nop
 8005dcc:	e7fd      	b.n	8005dca <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005dce:	f000 fdcb 	bl	8006968 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005dd2:	4b39      	ldr	r3, [pc, #228]	@ (8005eb8 <xTaskResumeAll+0x118>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	3b01      	subs	r3, #1
 8005dd8:	4a37      	ldr	r2, [pc, #220]	@ (8005eb8 <xTaskResumeAll+0x118>)
 8005dda:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ddc:	4b36      	ldr	r3, [pc, #216]	@ (8005eb8 <xTaskResumeAll+0x118>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d161      	bne.n	8005ea8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005de4:	4b35      	ldr	r3, [pc, #212]	@ (8005ebc <xTaskResumeAll+0x11c>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d05d      	beq.n	8005ea8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005dec:	e02e      	b.n	8005e4c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005dee:	4b34      	ldr	r3, [pc, #208]	@ (8005ec0 <xTaskResumeAll+0x120>)
 8005df0:	68db      	ldr	r3, [r3, #12]
 8005df2:	68db      	ldr	r3, [r3, #12]
 8005df4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	3318      	adds	r3, #24
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f7fe fff2 	bl	8004de4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	3304      	adds	r3, #4
 8005e04:	4618      	mov	r0, r3
 8005e06:	f7fe ffed 	bl	8004de4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e0e:	2201      	movs	r2, #1
 8005e10:	409a      	lsls	r2, r3
 8005e12:	4b2c      	ldr	r3, [pc, #176]	@ (8005ec4 <xTaskResumeAll+0x124>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4313      	orrs	r3, r2
 8005e18:	4a2a      	ldr	r2, [pc, #168]	@ (8005ec4 <xTaskResumeAll+0x124>)
 8005e1a:	6013      	str	r3, [r2, #0]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e20:	4613      	mov	r3, r2
 8005e22:	009b      	lsls	r3, r3, #2
 8005e24:	4413      	add	r3, r2
 8005e26:	009b      	lsls	r3, r3, #2
 8005e28:	4a27      	ldr	r2, [pc, #156]	@ (8005ec8 <xTaskResumeAll+0x128>)
 8005e2a:	441a      	add	r2, r3
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	3304      	adds	r3, #4
 8005e30:	4619      	mov	r1, r3
 8005e32:	4610      	mov	r0, r2
 8005e34:	f7fe ff79 	bl	8004d2a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e3c:	4b23      	ldr	r3, [pc, #140]	@ (8005ecc <xTaskResumeAll+0x12c>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d302      	bcc.n	8005e4c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8005e46:	4b22      	ldr	r3, [pc, #136]	@ (8005ed0 <xTaskResumeAll+0x130>)
 8005e48:	2201      	movs	r2, #1
 8005e4a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e4c:	4b1c      	ldr	r3, [pc, #112]	@ (8005ec0 <xTaskResumeAll+0x120>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d1cc      	bne.n	8005dee <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d001      	beq.n	8005e5e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005e5a:	f000 fb29 	bl	80064b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005e5e:	4b1d      	ldr	r3, [pc, #116]	@ (8005ed4 <xTaskResumeAll+0x134>)
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d010      	beq.n	8005e8c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005e6a:	f000 f837 	bl	8005edc <xTaskIncrementTick>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d002      	beq.n	8005e7a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8005e74:	4b16      	ldr	r3, [pc, #88]	@ (8005ed0 <xTaskResumeAll+0x130>)
 8005e76:	2201      	movs	r2, #1
 8005e78:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	3b01      	subs	r3, #1
 8005e7e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d1f1      	bne.n	8005e6a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8005e86:	4b13      	ldr	r3, [pc, #76]	@ (8005ed4 <xTaskResumeAll+0x134>)
 8005e88:	2200      	movs	r2, #0
 8005e8a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005e8c:	4b10      	ldr	r3, [pc, #64]	@ (8005ed0 <xTaskResumeAll+0x130>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d009      	beq.n	8005ea8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005e94:	2301      	movs	r3, #1
 8005e96:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005e98:	4b0f      	ldr	r3, [pc, #60]	@ (8005ed8 <xTaskResumeAll+0x138>)
 8005e9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e9e:	601a      	str	r2, [r3, #0]
 8005ea0:	f3bf 8f4f 	dsb	sy
 8005ea4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005ea8:	f000 fd90 	bl	80069cc <vPortExitCritical>

	return xAlreadyYielded;
 8005eac:	68bb      	ldr	r3, [r7, #8]
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3710      	adds	r7, #16
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}
 8005eb6:	bf00      	nop
 8005eb8:	20000718 	.word	0x20000718
 8005ebc:	200006f0 	.word	0x200006f0
 8005ec0:	200006b0 	.word	0x200006b0
 8005ec4:	200006f8 	.word	0x200006f8
 8005ec8:	200005f4 	.word	0x200005f4
 8005ecc:	200005f0 	.word	0x200005f0
 8005ed0:	20000704 	.word	0x20000704
 8005ed4:	20000700 	.word	0x20000700
 8005ed8:	e000ed04 	.word	0xe000ed04

08005edc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b086      	sub	sp, #24
 8005ee0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005ee6:	4b4f      	ldr	r3, [pc, #316]	@ (8006024 <xTaskIncrementTick+0x148>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	f040 808f 	bne.w	800600e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005ef0:	4b4d      	ldr	r3, [pc, #308]	@ (8006028 <xTaskIncrementTick+0x14c>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	3301      	adds	r3, #1
 8005ef6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005ef8:	4a4b      	ldr	r2, [pc, #300]	@ (8006028 <xTaskIncrementTick+0x14c>)
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d121      	bne.n	8005f48 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005f04:	4b49      	ldr	r3, [pc, #292]	@ (800602c <xTaskIncrementTick+0x150>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d00b      	beq.n	8005f26 <xTaskIncrementTick+0x4a>
	__asm volatile
 8005f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f12:	f383 8811 	msr	BASEPRI, r3
 8005f16:	f3bf 8f6f 	isb	sy
 8005f1a:	f3bf 8f4f 	dsb	sy
 8005f1e:	603b      	str	r3, [r7, #0]
}
 8005f20:	bf00      	nop
 8005f22:	bf00      	nop
 8005f24:	e7fd      	b.n	8005f22 <xTaskIncrementTick+0x46>
 8005f26:	4b41      	ldr	r3, [pc, #260]	@ (800602c <xTaskIncrementTick+0x150>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	60fb      	str	r3, [r7, #12]
 8005f2c:	4b40      	ldr	r3, [pc, #256]	@ (8006030 <xTaskIncrementTick+0x154>)
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a3e      	ldr	r2, [pc, #248]	@ (800602c <xTaskIncrementTick+0x150>)
 8005f32:	6013      	str	r3, [r2, #0]
 8005f34:	4a3e      	ldr	r2, [pc, #248]	@ (8006030 <xTaskIncrementTick+0x154>)
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	6013      	str	r3, [r2, #0]
 8005f3a:	4b3e      	ldr	r3, [pc, #248]	@ (8006034 <xTaskIncrementTick+0x158>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	3301      	adds	r3, #1
 8005f40:	4a3c      	ldr	r2, [pc, #240]	@ (8006034 <xTaskIncrementTick+0x158>)
 8005f42:	6013      	str	r3, [r2, #0]
 8005f44:	f000 fab4 	bl	80064b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005f48:	4b3b      	ldr	r3, [pc, #236]	@ (8006038 <xTaskIncrementTick+0x15c>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	693a      	ldr	r2, [r7, #16]
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d348      	bcc.n	8005fe4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f52:	4b36      	ldr	r3, [pc, #216]	@ (800602c <xTaskIncrementTick+0x150>)
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d104      	bne.n	8005f66 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f5c:	4b36      	ldr	r3, [pc, #216]	@ (8006038 <xTaskIncrementTick+0x15c>)
 8005f5e:	f04f 32ff 	mov.w	r2, #4294967295
 8005f62:	601a      	str	r2, [r3, #0]
					break;
 8005f64:	e03e      	b.n	8005fe4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f66:	4b31      	ldr	r3, [pc, #196]	@ (800602c <xTaskIncrementTick+0x150>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	68db      	ldr	r3, [r3, #12]
 8005f6c:	68db      	ldr	r3, [r3, #12]
 8005f6e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005f70:	68bb      	ldr	r3, [r7, #8]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005f76:	693a      	ldr	r2, [r7, #16]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	d203      	bcs.n	8005f86 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005f7e:	4a2e      	ldr	r2, [pc, #184]	@ (8006038 <xTaskIncrementTick+0x15c>)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005f84:	e02e      	b.n	8005fe4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f86:	68bb      	ldr	r3, [r7, #8]
 8005f88:	3304      	adds	r3, #4
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	f7fe ff2a 	bl	8004de4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005f90:	68bb      	ldr	r3, [r7, #8]
 8005f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d004      	beq.n	8005fa2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	3318      	adds	r3, #24
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	f7fe ff21 	bl	8004de4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	409a      	lsls	r2, r3
 8005faa:	4b24      	ldr	r3, [pc, #144]	@ (800603c <xTaskIncrementTick+0x160>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	4a22      	ldr	r2, [pc, #136]	@ (800603c <xTaskIncrementTick+0x160>)
 8005fb2:	6013      	str	r3, [r2, #0]
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fb8:	4613      	mov	r3, r2
 8005fba:	009b      	lsls	r3, r3, #2
 8005fbc:	4413      	add	r3, r2
 8005fbe:	009b      	lsls	r3, r3, #2
 8005fc0:	4a1f      	ldr	r2, [pc, #124]	@ (8006040 <xTaskIncrementTick+0x164>)
 8005fc2:	441a      	add	r2, r3
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	3304      	adds	r3, #4
 8005fc8:	4619      	mov	r1, r3
 8005fca:	4610      	mov	r0, r2
 8005fcc:	f7fe fead 	bl	8004d2a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fd4:	4b1b      	ldr	r3, [pc, #108]	@ (8006044 <xTaskIncrementTick+0x168>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	d3b9      	bcc.n	8005f52 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fe2:	e7b6      	b.n	8005f52 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005fe4:	4b17      	ldr	r3, [pc, #92]	@ (8006044 <xTaskIncrementTick+0x168>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fea:	4915      	ldr	r1, [pc, #84]	@ (8006040 <xTaskIncrementTick+0x164>)
 8005fec:	4613      	mov	r3, r2
 8005fee:	009b      	lsls	r3, r3, #2
 8005ff0:	4413      	add	r3, r2
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	440b      	add	r3, r1
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	2b01      	cmp	r3, #1
 8005ffa:	d901      	bls.n	8006000 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006000:	4b11      	ldr	r3, [pc, #68]	@ (8006048 <xTaskIncrementTick+0x16c>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	2b00      	cmp	r3, #0
 8006006:	d007      	beq.n	8006018 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006008:	2301      	movs	r3, #1
 800600a:	617b      	str	r3, [r7, #20]
 800600c:	e004      	b.n	8006018 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800600e:	4b0f      	ldr	r3, [pc, #60]	@ (800604c <xTaskIncrementTick+0x170>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	3301      	adds	r3, #1
 8006014:	4a0d      	ldr	r2, [pc, #52]	@ (800604c <xTaskIncrementTick+0x170>)
 8006016:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006018:	697b      	ldr	r3, [r7, #20]
}
 800601a:	4618      	mov	r0, r3
 800601c:	3718      	adds	r7, #24
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}
 8006022:	bf00      	nop
 8006024:	20000718 	.word	0x20000718
 8006028:	200006f4 	.word	0x200006f4
 800602c:	200006a8 	.word	0x200006a8
 8006030:	200006ac 	.word	0x200006ac
 8006034:	20000708 	.word	0x20000708
 8006038:	20000710 	.word	0x20000710
 800603c:	200006f8 	.word	0x200006f8
 8006040:	200005f4 	.word	0x200005f4
 8006044:	200005f0 	.word	0x200005f0
 8006048:	20000704 	.word	0x20000704
 800604c:	20000700 	.word	0x20000700

08006050 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006050:	b480      	push	{r7}
 8006052:	b087      	sub	sp, #28
 8006054:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006056:	4b2a      	ldr	r3, [pc, #168]	@ (8006100 <vTaskSwitchContext+0xb0>)
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d003      	beq.n	8006066 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800605e:	4b29      	ldr	r3, [pc, #164]	@ (8006104 <vTaskSwitchContext+0xb4>)
 8006060:	2201      	movs	r2, #1
 8006062:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006064:	e045      	b.n	80060f2 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8006066:	4b27      	ldr	r3, [pc, #156]	@ (8006104 <vTaskSwitchContext+0xb4>)
 8006068:	2200      	movs	r2, #0
 800606a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800606c:	4b26      	ldr	r3, [pc, #152]	@ (8006108 <vTaskSwitchContext+0xb8>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	fab3 f383 	clz	r3, r3
 8006078:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800607a:	7afb      	ldrb	r3, [r7, #11]
 800607c:	f1c3 031f 	rsb	r3, r3, #31
 8006080:	617b      	str	r3, [r7, #20]
 8006082:	4922      	ldr	r1, [pc, #136]	@ (800610c <vTaskSwitchContext+0xbc>)
 8006084:	697a      	ldr	r2, [r7, #20]
 8006086:	4613      	mov	r3, r2
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	4413      	add	r3, r2
 800608c:	009b      	lsls	r3, r3, #2
 800608e:	440b      	add	r3, r1
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d10b      	bne.n	80060ae <vTaskSwitchContext+0x5e>
	__asm volatile
 8006096:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800609a:	f383 8811 	msr	BASEPRI, r3
 800609e:	f3bf 8f6f 	isb	sy
 80060a2:	f3bf 8f4f 	dsb	sy
 80060a6:	607b      	str	r3, [r7, #4]
}
 80060a8:	bf00      	nop
 80060aa:	bf00      	nop
 80060ac:	e7fd      	b.n	80060aa <vTaskSwitchContext+0x5a>
 80060ae:	697a      	ldr	r2, [r7, #20]
 80060b0:	4613      	mov	r3, r2
 80060b2:	009b      	lsls	r3, r3, #2
 80060b4:	4413      	add	r3, r2
 80060b6:	009b      	lsls	r3, r3, #2
 80060b8:	4a14      	ldr	r2, [pc, #80]	@ (800610c <vTaskSwitchContext+0xbc>)
 80060ba:	4413      	add	r3, r2
 80060bc:	613b      	str	r3, [r7, #16]
 80060be:	693b      	ldr	r3, [r7, #16]
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	685a      	ldr	r2, [r3, #4]
 80060c4:	693b      	ldr	r3, [r7, #16]
 80060c6:	605a      	str	r2, [r3, #4]
 80060c8:	693b      	ldr	r3, [r7, #16]
 80060ca:	685a      	ldr	r2, [r3, #4]
 80060cc:	693b      	ldr	r3, [r7, #16]
 80060ce:	3308      	adds	r3, #8
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d104      	bne.n	80060de <vTaskSwitchContext+0x8e>
 80060d4:	693b      	ldr	r3, [r7, #16]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	685a      	ldr	r2, [r3, #4]
 80060da:	693b      	ldr	r3, [r7, #16]
 80060dc:	605a      	str	r2, [r3, #4]
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	68db      	ldr	r3, [r3, #12]
 80060e4:	4a0a      	ldr	r2, [pc, #40]	@ (8006110 <vTaskSwitchContext+0xc0>)
 80060e6:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80060e8:	4b09      	ldr	r3, [pc, #36]	@ (8006110 <vTaskSwitchContext+0xc0>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	334c      	adds	r3, #76	@ 0x4c
 80060ee:	4a09      	ldr	r2, [pc, #36]	@ (8006114 <vTaskSwitchContext+0xc4>)
 80060f0:	6013      	str	r3, [r2, #0]
}
 80060f2:	bf00      	nop
 80060f4:	371c      	adds	r7, #28
 80060f6:	46bd      	mov	sp, r7
 80060f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fc:	4770      	bx	lr
 80060fe:	bf00      	nop
 8006100:	20000718 	.word	0x20000718
 8006104:	20000704 	.word	0x20000704
 8006108:	200006f8 	.word	0x200006f8
 800610c:	200005f4 	.word	0x200005f4
 8006110:	200005f0 	.word	0x200005f0
 8006114:	2000001c 	.word	0x2000001c

08006118 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b084      	sub	sp, #16
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
 8006120:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d10b      	bne.n	8006140 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800612c:	f383 8811 	msr	BASEPRI, r3
 8006130:	f3bf 8f6f 	isb	sy
 8006134:	f3bf 8f4f 	dsb	sy
 8006138:	60fb      	str	r3, [r7, #12]
}
 800613a:	bf00      	nop
 800613c:	bf00      	nop
 800613e:	e7fd      	b.n	800613c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006140:	4b07      	ldr	r3, [pc, #28]	@ (8006160 <vTaskPlaceOnEventList+0x48>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	3318      	adds	r3, #24
 8006146:	4619      	mov	r1, r3
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f7fe fe12 	bl	8004d72 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800614e:	2101      	movs	r1, #1
 8006150:	6838      	ldr	r0, [r7, #0]
 8006152:	f000 fa73 	bl	800663c <prvAddCurrentTaskToDelayedList>
}
 8006156:	bf00      	nop
 8006158:	3710      	adds	r7, #16
 800615a:	46bd      	mov	sp, r7
 800615c:	bd80      	pop	{r7, pc}
 800615e:	bf00      	nop
 8006160:	200005f0 	.word	0x200005f0

08006164 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b086      	sub	sp, #24
 8006168:	af00      	add	r7, sp, #0
 800616a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	68db      	ldr	r3, [r3, #12]
 8006170:	68db      	ldr	r3, [r3, #12]
 8006172:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	2b00      	cmp	r3, #0
 8006178:	d10b      	bne.n	8006192 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800617a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800617e:	f383 8811 	msr	BASEPRI, r3
 8006182:	f3bf 8f6f 	isb	sy
 8006186:	f3bf 8f4f 	dsb	sy
 800618a:	60fb      	str	r3, [r7, #12]
}
 800618c:	bf00      	nop
 800618e:	bf00      	nop
 8006190:	e7fd      	b.n	800618e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006192:	693b      	ldr	r3, [r7, #16]
 8006194:	3318      	adds	r3, #24
 8006196:	4618      	mov	r0, r3
 8006198:	f7fe fe24 	bl	8004de4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800619c:	4b1d      	ldr	r3, [pc, #116]	@ (8006214 <xTaskRemoveFromEventList+0xb0>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d11c      	bne.n	80061de <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80061a4:	693b      	ldr	r3, [r7, #16]
 80061a6:	3304      	adds	r3, #4
 80061a8:	4618      	mov	r0, r3
 80061aa:	f7fe fe1b 	bl	8004de4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b2:	2201      	movs	r2, #1
 80061b4:	409a      	lsls	r2, r3
 80061b6:	4b18      	ldr	r3, [pc, #96]	@ (8006218 <xTaskRemoveFromEventList+0xb4>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4313      	orrs	r3, r2
 80061bc:	4a16      	ldr	r2, [pc, #88]	@ (8006218 <xTaskRemoveFromEventList+0xb4>)
 80061be:	6013      	str	r3, [r2, #0]
 80061c0:	693b      	ldr	r3, [r7, #16]
 80061c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061c4:	4613      	mov	r3, r2
 80061c6:	009b      	lsls	r3, r3, #2
 80061c8:	4413      	add	r3, r2
 80061ca:	009b      	lsls	r3, r3, #2
 80061cc:	4a13      	ldr	r2, [pc, #76]	@ (800621c <xTaskRemoveFromEventList+0xb8>)
 80061ce:	441a      	add	r2, r3
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	3304      	adds	r3, #4
 80061d4:	4619      	mov	r1, r3
 80061d6:	4610      	mov	r0, r2
 80061d8:	f7fe fda7 	bl	8004d2a <vListInsertEnd>
 80061dc:	e005      	b.n	80061ea <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	3318      	adds	r3, #24
 80061e2:	4619      	mov	r1, r3
 80061e4:	480e      	ldr	r0, [pc, #56]	@ (8006220 <xTaskRemoveFromEventList+0xbc>)
 80061e6:	f7fe fda0 	bl	8004d2a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006224 <xTaskRemoveFromEventList+0xc0>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f4:	429a      	cmp	r2, r3
 80061f6:	d905      	bls.n	8006204 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80061f8:	2301      	movs	r3, #1
 80061fa:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80061fc:	4b0a      	ldr	r3, [pc, #40]	@ (8006228 <xTaskRemoveFromEventList+0xc4>)
 80061fe:	2201      	movs	r2, #1
 8006200:	601a      	str	r2, [r3, #0]
 8006202:	e001      	b.n	8006208 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8006204:	2300      	movs	r3, #0
 8006206:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006208:	697b      	ldr	r3, [r7, #20]
}
 800620a:	4618      	mov	r0, r3
 800620c:	3718      	adds	r7, #24
 800620e:	46bd      	mov	sp, r7
 8006210:	bd80      	pop	{r7, pc}
 8006212:	bf00      	nop
 8006214:	20000718 	.word	0x20000718
 8006218:	200006f8 	.word	0x200006f8
 800621c:	200005f4 	.word	0x200005f4
 8006220:	200006b0 	.word	0x200006b0
 8006224:	200005f0 	.word	0x200005f0
 8006228:	20000704 	.word	0x20000704

0800622c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800622c:	b480      	push	{r7}
 800622e:	b083      	sub	sp, #12
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006234:	4b06      	ldr	r3, [pc, #24]	@ (8006250 <vTaskInternalSetTimeOutState+0x24>)
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800623c:	4b05      	ldr	r3, [pc, #20]	@ (8006254 <vTaskInternalSetTimeOutState+0x28>)
 800623e:	681a      	ldr	r2, [r3, #0]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	605a      	str	r2, [r3, #4]
}
 8006244:	bf00      	nop
 8006246:	370c      	adds	r7, #12
 8006248:	46bd      	mov	sp, r7
 800624a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624e:	4770      	bx	lr
 8006250:	20000708 	.word	0x20000708
 8006254:	200006f4 	.word	0x200006f4

08006258 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b088      	sub	sp, #32
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
 8006260:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d10b      	bne.n	8006280 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006268:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800626c:	f383 8811 	msr	BASEPRI, r3
 8006270:	f3bf 8f6f 	isb	sy
 8006274:	f3bf 8f4f 	dsb	sy
 8006278:	613b      	str	r3, [r7, #16]
}
 800627a:	bf00      	nop
 800627c:	bf00      	nop
 800627e:	e7fd      	b.n	800627c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d10b      	bne.n	800629e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800628a:	f383 8811 	msr	BASEPRI, r3
 800628e:	f3bf 8f6f 	isb	sy
 8006292:	f3bf 8f4f 	dsb	sy
 8006296:	60fb      	str	r3, [r7, #12]
}
 8006298:	bf00      	nop
 800629a:	bf00      	nop
 800629c:	e7fd      	b.n	800629a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800629e:	f000 fb63 	bl	8006968 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80062a2:	4b1d      	ldr	r3, [pc, #116]	@ (8006318 <xTaskCheckForTimeOut+0xc0>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	685b      	ldr	r3, [r3, #4]
 80062ac:	69ba      	ldr	r2, [r7, #24]
 80062ae:	1ad3      	subs	r3, r2, r3
 80062b0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062ba:	d102      	bne.n	80062c2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80062bc:	2300      	movs	r3, #0
 80062be:	61fb      	str	r3, [r7, #28]
 80062c0:	e023      	b.n	800630a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	4b15      	ldr	r3, [pc, #84]	@ (800631c <xTaskCheckForTimeOut+0xc4>)
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	429a      	cmp	r2, r3
 80062cc:	d007      	beq.n	80062de <xTaskCheckForTimeOut+0x86>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	685b      	ldr	r3, [r3, #4]
 80062d2:	69ba      	ldr	r2, [r7, #24]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d302      	bcc.n	80062de <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80062d8:	2301      	movs	r3, #1
 80062da:	61fb      	str	r3, [r7, #28]
 80062dc:	e015      	b.n	800630a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	697a      	ldr	r2, [r7, #20]
 80062e4:	429a      	cmp	r2, r3
 80062e6:	d20b      	bcs.n	8006300 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	681a      	ldr	r2, [r3, #0]
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	1ad2      	subs	r2, r2, r3
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80062f4:	6878      	ldr	r0, [r7, #4]
 80062f6:	f7ff ff99 	bl	800622c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80062fa:	2300      	movs	r3, #0
 80062fc:	61fb      	str	r3, [r7, #28]
 80062fe:	e004      	b.n	800630a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006300:	683b      	ldr	r3, [r7, #0]
 8006302:	2200      	movs	r2, #0
 8006304:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006306:	2301      	movs	r3, #1
 8006308:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800630a:	f000 fb5f 	bl	80069cc <vPortExitCritical>

	return xReturn;
 800630e:	69fb      	ldr	r3, [r7, #28]
}
 8006310:	4618      	mov	r0, r3
 8006312:	3720      	adds	r7, #32
 8006314:	46bd      	mov	sp, r7
 8006316:	bd80      	pop	{r7, pc}
 8006318:	200006f4 	.word	0x200006f4
 800631c:	20000708 	.word	0x20000708

08006320 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006320:	b480      	push	{r7}
 8006322:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006324:	4b03      	ldr	r3, [pc, #12]	@ (8006334 <vTaskMissedYield+0x14>)
 8006326:	2201      	movs	r2, #1
 8006328:	601a      	str	r2, [r3, #0]
}
 800632a:	bf00      	nop
 800632c:	46bd      	mov	sp, r7
 800632e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006332:	4770      	bx	lr
 8006334:	20000704 	.word	0x20000704

08006338 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006338:	b580      	push	{r7, lr}
 800633a:	b082      	sub	sp, #8
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006340:	f000 f852 	bl	80063e8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006344:	4b06      	ldr	r3, [pc, #24]	@ (8006360 <prvIdleTask+0x28>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	2b01      	cmp	r3, #1
 800634a:	d9f9      	bls.n	8006340 <prvIdleTask+0x8>
			{
				taskYIELD();
 800634c:	4b05      	ldr	r3, [pc, #20]	@ (8006364 <prvIdleTask+0x2c>)
 800634e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006352:	601a      	str	r2, [r3, #0]
 8006354:	f3bf 8f4f 	dsb	sy
 8006358:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800635c:	e7f0      	b.n	8006340 <prvIdleTask+0x8>
 800635e:	bf00      	nop
 8006360:	200005f4 	.word	0x200005f4
 8006364:	e000ed04 	.word	0xe000ed04

08006368 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b082      	sub	sp, #8
 800636c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800636e:	2300      	movs	r3, #0
 8006370:	607b      	str	r3, [r7, #4]
 8006372:	e00c      	b.n	800638e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006374:	687a      	ldr	r2, [r7, #4]
 8006376:	4613      	mov	r3, r2
 8006378:	009b      	lsls	r3, r3, #2
 800637a:	4413      	add	r3, r2
 800637c:	009b      	lsls	r3, r3, #2
 800637e:	4a12      	ldr	r2, [pc, #72]	@ (80063c8 <prvInitialiseTaskLists+0x60>)
 8006380:	4413      	add	r3, r2
 8006382:	4618      	mov	r0, r3
 8006384:	f7fe fca4 	bl	8004cd0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	3301      	adds	r3, #1
 800638c:	607b      	str	r3, [r7, #4]
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	2b06      	cmp	r3, #6
 8006392:	d9ef      	bls.n	8006374 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006394:	480d      	ldr	r0, [pc, #52]	@ (80063cc <prvInitialiseTaskLists+0x64>)
 8006396:	f7fe fc9b 	bl	8004cd0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800639a:	480d      	ldr	r0, [pc, #52]	@ (80063d0 <prvInitialiseTaskLists+0x68>)
 800639c:	f7fe fc98 	bl	8004cd0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80063a0:	480c      	ldr	r0, [pc, #48]	@ (80063d4 <prvInitialiseTaskLists+0x6c>)
 80063a2:	f7fe fc95 	bl	8004cd0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80063a6:	480c      	ldr	r0, [pc, #48]	@ (80063d8 <prvInitialiseTaskLists+0x70>)
 80063a8:	f7fe fc92 	bl	8004cd0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80063ac:	480b      	ldr	r0, [pc, #44]	@ (80063dc <prvInitialiseTaskLists+0x74>)
 80063ae:	f7fe fc8f 	bl	8004cd0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80063b2:	4b0b      	ldr	r3, [pc, #44]	@ (80063e0 <prvInitialiseTaskLists+0x78>)
 80063b4:	4a05      	ldr	r2, [pc, #20]	@ (80063cc <prvInitialiseTaskLists+0x64>)
 80063b6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80063b8:	4b0a      	ldr	r3, [pc, #40]	@ (80063e4 <prvInitialiseTaskLists+0x7c>)
 80063ba:	4a05      	ldr	r2, [pc, #20]	@ (80063d0 <prvInitialiseTaskLists+0x68>)
 80063bc:	601a      	str	r2, [r3, #0]
}
 80063be:	bf00      	nop
 80063c0:	3708      	adds	r7, #8
 80063c2:	46bd      	mov	sp, r7
 80063c4:	bd80      	pop	{r7, pc}
 80063c6:	bf00      	nop
 80063c8:	200005f4 	.word	0x200005f4
 80063cc:	20000680 	.word	0x20000680
 80063d0:	20000694 	.word	0x20000694
 80063d4:	200006b0 	.word	0x200006b0
 80063d8:	200006c4 	.word	0x200006c4
 80063dc:	200006dc 	.word	0x200006dc
 80063e0:	200006a8 	.word	0x200006a8
 80063e4:	200006ac 	.word	0x200006ac

080063e8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b082      	sub	sp, #8
 80063ec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80063ee:	e019      	b.n	8006424 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80063f0:	f000 faba 	bl	8006968 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063f4:	4b10      	ldr	r3, [pc, #64]	@ (8006438 <prvCheckTasksWaitingTermination+0x50>)
 80063f6:	68db      	ldr	r3, [r3, #12]
 80063f8:	68db      	ldr	r3, [r3, #12]
 80063fa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	3304      	adds	r3, #4
 8006400:	4618      	mov	r0, r3
 8006402:	f7fe fcef 	bl	8004de4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006406:	4b0d      	ldr	r3, [pc, #52]	@ (800643c <prvCheckTasksWaitingTermination+0x54>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	3b01      	subs	r3, #1
 800640c:	4a0b      	ldr	r2, [pc, #44]	@ (800643c <prvCheckTasksWaitingTermination+0x54>)
 800640e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006410:	4b0b      	ldr	r3, [pc, #44]	@ (8006440 <prvCheckTasksWaitingTermination+0x58>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	3b01      	subs	r3, #1
 8006416:	4a0a      	ldr	r2, [pc, #40]	@ (8006440 <prvCheckTasksWaitingTermination+0x58>)
 8006418:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800641a:	f000 fad7 	bl	80069cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f000 f810 	bl	8006444 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006424:	4b06      	ldr	r3, [pc, #24]	@ (8006440 <prvCheckTasksWaitingTermination+0x58>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d1e1      	bne.n	80063f0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800642c:	bf00      	nop
 800642e:	bf00      	nop
 8006430:	3708      	adds	r7, #8
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}
 8006436:	bf00      	nop
 8006438:	200006c4 	.word	0x200006c4
 800643c:	200006f0 	.word	0x200006f0
 8006440:	200006d8 	.word	0x200006d8

08006444 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006444:	b580      	push	{r7, lr}
 8006446:	b084      	sub	sp, #16
 8006448:	af00      	add	r7, sp, #0
 800644a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	334c      	adds	r3, #76	@ 0x4c
 8006450:	4618      	mov	r0, r3
 8006452:	f000 ffbb 	bl	80073cc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800645c:	2b00      	cmp	r3, #0
 800645e:	d108      	bne.n	8006472 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006464:	4618      	mov	r0, r3
 8006466:	f000 fc6f 	bl	8006d48 <vPortFree>
				vPortFree( pxTCB );
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f000 fc6c 	bl	8006d48 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006470:	e019      	b.n	80064a6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8006478:	2b01      	cmp	r3, #1
 800647a:	d103      	bne.n	8006484 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800647c:	6878      	ldr	r0, [r7, #4]
 800647e:	f000 fc63 	bl	8006d48 <vPortFree>
	}
 8006482:	e010      	b.n	80064a6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800648a:	2b02      	cmp	r3, #2
 800648c:	d00b      	beq.n	80064a6 <prvDeleteTCB+0x62>
	__asm volatile
 800648e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006492:	f383 8811 	msr	BASEPRI, r3
 8006496:	f3bf 8f6f 	isb	sy
 800649a:	f3bf 8f4f 	dsb	sy
 800649e:	60fb      	str	r3, [r7, #12]
}
 80064a0:	bf00      	nop
 80064a2:	bf00      	nop
 80064a4:	e7fd      	b.n	80064a2 <prvDeleteTCB+0x5e>
	}
 80064a6:	bf00      	nop
 80064a8:	3710      	adds	r7, #16
 80064aa:	46bd      	mov	sp, r7
 80064ac:	bd80      	pop	{r7, pc}
	...

080064b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80064b0:	b480      	push	{r7}
 80064b2:	b083      	sub	sp, #12
 80064b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80064b6:	4b0c      	ldr	r3, [pc, #48]	@ (80064e8 <prvResetNextTaskUnblockTime+0x38>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d104      	bne.n	80064ca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80064c0:	4b0a      	ldr	r3, [pc, #40]	@ (80064ec <prvResetNextTaskUnblockTime+0x3c>)
 80064c2:	f04f 32ff 	mov.w	r2, #4294967295
 80064c6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80064c8:	e008      	b.n	80064dc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064ca:	4b07      	ldr	r3, [pc, #28]	@ (80064e8 <prvResetNextTaskUnblockTime+0x38>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	68db      	ldr	r3, [r3, #12]
 80064d0:	68db      	ldr	r3, [r3, #12]
 80064d2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	4a04      	ldr	r2, [pc, #16]	@ (80064ec <prvResetNextTaskUnblockTime+0x3c>)
 80064da:	6013      	str	r3, [r2, #0]
}
 80064dc:	bf00      	nop
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr
 80064e8:	200006a8 	.word	0x200006a8
 80064ec:	20000710 	.word	0x20000710

080064f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80064f0:	b480      	push	{r7}
 80064f2:	b083      	sub	sp, #12
 80064f4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80064f6:	4b0b      	ldr	r3, [pc, #44]	@ (8006524 <xTaskGetSchedulerState+0x34>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d102      	bne.n	8006504 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80064fe:	2301      	movs	r3, #1
 8006500:	607b      	str	r3, [r7, #4]
 8006502:	e008      	b.n	8006516 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006504:	4b08      	ldr	r3, [pc, #32]	@ (8006528 <xTaskGetSchedulerState+0x38>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	2b00      	cmp	r3, #0
 800650a:	d102      	bne.n	8006512 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800650c:	2302      	movs	r3, #2
 800650e:	607b      	str	r3, [r7, #4]
 8006510:	e001      	b.n	8006516 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006512:	2300      	movs	r3, #0
 8006514:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006516:	687b      	ldr	r3, [r7, #4]
	}
 8006518:	4618      	mov	r0, r3
 800651a:	370c      	adds	r7, #12
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr
 8006524:	200006fc 	.word	0x200006fc
 8006528:	20000718 	.word	0x20000718

0800652c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800652c:	b580      	push	{r7, lr}
 800652e:	b086      	sub	sp, #24
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006538:	2300      	movs	r3, #0
 800653a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d070      	beq.n	8006624 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006542:	4b3b      	ldr	r3, [pc, #236]	@ (8006630 <xTaskPriorityDisinherit+0x104>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	693a      	ldr	r2, [r7, #16]
 8006548:	429a      	cmp	r2, r3
 800654a:	d00b      	beq.n	8006564 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800654c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006550:	f383 8811 	msr	BASEPRI, r3
 8006554:	f3bf 8f6f 	isb	sy
 8006558:	f3bf 8f4f 	dsb	sy
 800655c:	60fb      	str	r3, [r7, #12]
}
 800655e:	bf00      	nop
 8006560:	bf00      	nop
 8006562:	e7fd      	b.n	8006560 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006568:	2b00      	cmp	r3, #0
 800656a:	d10b      	bne.n	8006584 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800656c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006570:	f383 8811 	msr	BASEPRI, r3
 8006574:	f3bf 8f6f 	isb	sy
 8006578:	f3bf 8f4f 	dsb	sy
 800657c:	60bb      	str	r3, [r7, #8]
}
 800657e:	bf00      	nop
 8006580:	bf00      	nop
 8006582:	e7fd      	b.n	8006580 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006584:	693b      	ldr	r3, [r7, #16]
 8006586:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006588:	1e5a      	subs	r2, r3, #1
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006596:	429a      	cmp	r2, r3
 8006598:	d044      	beq.n	8006624 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d140      	bne.n	8006624 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80065a2:	693b      	ldr	r3, [r7, #16]
 80065a4:	3304      	adds	r3, #4
 80065a6:	4618      	mov	r0, r3
 80065a8:	f7fe fc1c 	bl	8004de4 <uxListRemove>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d115      	bne.n	80065de <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065b6:	491f      	ldr	r1, [pc, #124]	@ (8006634 <xTaskPriorityDisinherit+0x108>)
 80065b8:	4613      	mov	r3, r2
 80065ba:	009b      	lsls	r3, r3, #2
 80065bc:	4413      	add	r3, r2
 80065be:	009b      	lsls	r3, r3, #2
 80065c0:	440b      	add	r3, r1
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d10a      	bne.n	80065de <xTaskPriorityDisinherit+0xb2>
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065cc:	2201      	movs	r2, #1
 80065ce:	fa02 f303 	lsl.w	r3, r2, r3
 80065d2:	43da      	mvns	r2, r3
 80065d4:	4b18      	ldr	r3, [pc, #96]	@ (8006638 <xTaskPriorityDisinherit+0x10c>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4013      	ands	r3, r2
 80065da:	4a17      	ldr	r2, [pc, #92]	@ (8006638 <xTaskPriorityDisinherit+0x10c>)
 80065dc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80065e2:	693b      	ldr	r3, [r7, #16]
 80065e4:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065ea:	f1c3 0207 	rsb	r2, r3, #7
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065f6:	2201      	movs	r2, #1
 80065f8:	409a      	lsls	r2, r3
 80065fa:	4b0f      	ldr	r3, [pc, #60]	@ (8006638 <xTaskPriorityDisinherit+0x10c>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	4313      	orrs	r3, r2
 8006600:	4a0d      	ldr	r2, [pc, #52]	@ (8006638 <xTaskPriorityDisinherit+0x10c>)
 8006602:	6013      	str	r3, [r2, #0]
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006608:	4613      	mov	r3, r2
 800660a:	009b      	lsls	r3, r3, #2
 800660c:	4413      	add	r3, r2
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	4a08      	ldr	r2, [pc, #32]	@ (8006634 <xTaskPriorityDisinherit+0x108>)
 8006612:	441a      	add	r2, r3
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	3304      	adds	r3, #4
 8006618:	4619      	mov	r1, r3
 800661a:	4610      	mov	r0, r2
 800661c:	f7fe fb85 	bl	8004d2a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006620:	2301      	movs	r3, #1
 8006622:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006624:	697b      	ldr	r3, [r7, #20]
	}
 8006626:	4618      	mov	r0, r3
 8006628:	3718      	adds	r7, #24
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
 800662e:	bf00      	nop
 8006630:	200005f0 	.word	0x200005f0
 8006634:	200005f4 	.word	0x200005f4
 8006638:	200006f8 	.word	0x200006f8

0800663c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b084      	sub	sp, #16
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
 8006644:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006646:	4b29      	ldr	r3, [pc, #164]	@ (80066ec <prvAddCurrentTaskToDelayedList+0xb0>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800664c:	4b28      	ldr	r3, [pc, #160]	@ (80066f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	3304      	adds	r3, #4
 8006652:	4618      	mov	r0, r3
 8006654:	f7fe fbc6 	bl	8004de4 <uxListRemove>
 8006658:	4603      	mov	r3, r0
 800665a:	2b00      	cmp	r3, #0
 800665c:	d10b      	bne.n	8006676 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800665e:	4b24      	ldr	r3, [pc, #144]	@ (80066f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006664:	2201      	movs	r2, #1
 8006666:	fa02 f303 	lsl.w	r3, r2, r3
 800666a:	43da      	mvns	r2, r3
 800666c:	4b21      	ldr	r3, [pc, #132]	@ (80066f4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4013      	ands	r3, r2
 8006672:	4a20      	ldr	r2, [pc, #128]	@ (80066f4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006674:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800667c:	d10a      	bne.n	8006694 <prvAddCurrentTaskToDelayedList+0x58>
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d007      	beq.n	8006694 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006684:	4b1a      	ldr	r3, [pc, #104]	@ (80066f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	3304      	adds	r3, #4
 800668a:	4619      	mov	r1, r3
 800668c:	481a      	ldr	r0, [pc, #104]	@ (80066f8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800668e:	f7fe fb4c 	bl	8004d2a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006692:	e026      	b.n	80066e2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006694:	68fa      	ldr	r2, [r7, #12]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	4413      	add	r3, r2
 800669a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800669c:	4b14      	ldr	r3, [pc, #80]	@ (80066f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	68ba      	ldr	r2, [r7, #8]
 80066a2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80066a4:	68ba      	ldr	r2, [r7, #8]
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	429a      	cmp	r2, r3
 80066aa:	d209      	bcs.n	80066c0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066ac:	4b13      	ldr	r3, [pc, #76]	@ (80066fc <prvAddCurrentTaskToDelayedList+0xc0>)
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	4b0f      	ldr	r3, [pc, #60]	@ (80066f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	3304      	adds	r3, #4
 80066b6:	4619      	mov	r1, r3
 80066b8:	4610      	mov	r0, r2
 80066ba:	f7fe fb5a 	bl	8004d72 <vListInsert>
}
 80066be:	e010      	b.n	80066e2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066c0:	4b0f      	ldr	r3, [pc, #60]	@ (8006700 <prvAddCurrentTaskToDelayedList+0xc4>)
 80066c2:	681a      	ldr	r2, [r3, #0]
 80066c4:	4b0a      	ldr	r3, [pc, #40]	@ (80066f0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	3304      	adds	r3, #4
 80066ca:	4619      	mov	r1, r3
 80066cc:	4610      	mov	r0, r2
 80066ce:	f7fe fb50 	bl	8004d72 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80066d2:	4b0c      	ldr	r3, [pc, #48]	@ (8006704 <prvAddCurrentTaskToDelayedList+0xc8>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	68ba      	ldr	r2, [r7, #8]
 80066d8:	429a      	cmp	r2, r3
 80066da:	d202      	bcs.n	80066e2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80066dc:	4a09      	ldr	r2, [pc, #36]	@ (8006704 <prvAddCurrentTaskToDelayedList+0xc8>)
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	6013      	str	r3, [r2, #0]
}
 80066e2:	bf00      	nop
 80066e4:	3710      	adds	r7, #16
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}
 80066ea:	bf00      	nop
 80066ec:	200006f4 	.word	0x200006f4
 80066f0:	200005f0 	.word	0x200005f0
 80066f4:	200006f8 	.word	0x200006f8
 80066f8:	200006dc 	.word	0x200006dc
 80066fc:	200006ac 	.word	0x200006ac
 8006700:	200006a8 	.word	0x200006a8
 8006704:	20000710 	.word	0x20000710

08006708 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006708:	b480      	push	{r7}
 800670a:	b085      	sub	sp, #20
 800670c:	af00      	add	r7, sp, #0
 800670e:	60f8      	str	r0, [r7, #12]
 8006710:	60b9      	str	r1, [r7, #8]
 8006712:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	3b04      	subs	r3, #4
 8006718:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006720:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	3b04      	subs	r3, #4
 8006726:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006728:	68bb      	ldr	r3, [r7, #8]
 800672a:	f023 0201 	bic.w	r2, r3, #1
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	3b04      	subs	r3, #4
 8006736:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006738:	4a0c      	ldr	r2, [pc, #48]	@ (800676c <pxPortInitialiseStack+0x64>)
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	3b14      	subs	r3, #20
 8006742:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	3b04      	subs	r3, #4
 800674e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f06f 0202 	mvn.w	r2, #2
 8006756:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	3b20      	subs	r3, #32
 800675c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800675e:	68fb      	ldr	r3, [r7, #12]
}
 8006760:	4618      	mov	r0, r3
 8006762:	3714      	adds	r7, #20
 8006764:	46bd      	mov	sp, r7
 8006766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676a:	4770      	bx	lr
 800676c:	08006771 	.word	0x08006771

08006770 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006770:	b480      	push	{r7}
 8006772:	b085      	sub	sp, #20
 8006774:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006776:	2300      	movs	r3, #0
 8006778:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800677a:	4b13      	ldr	r3, [pc, #76]	@ (80067c8 <prvTaskExitError+0x58>)
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006782:	d00b      	beq.n	800679c <prvTaskExitError+0x2c>
	__asm volatile
 8006784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006788:	f383 8811 	msr	BASEPRI, r3
 800678c:	f3bf 8f6f 	isb	sy
 8006790:	f3bf 8f4f 	dsb	sy
 8006794:	60fb      	str	r3, [r7, #12]
}
 8006796:	bf00      	nop
 8006798:	bf00      	nop
 800679a:	e7fd      	b.n	8006798 <prvTaskExitError+0x28>
	__asm volatile
 800679c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067a0:	f383 8811 	msr	BASEPRI, r3
 80067a4:	f3bf 8f6f 	isb	sy
 80067a8:	f3bf 8f4f 	dsb	sy
 80067ac:	60bb      	str	r3, [r7, #8]
}
 80067ae:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80067b0:	bf00      	nop
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d0fc      	beq.n	80067b2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80067b8:	bf00      	nop
 80067ba:	bf00      	nop
 80067bc:	3714      	adds	r7, #20
 80067be:	46bd      	mov	sp, r7
 80067c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c4:	4770      	bx	lr
 80067c6:	bf00      	nop
 80067c8:	2000000c 	.word	0x2000000c
 80067cc:	00000000 	.word	0x00000000

080067d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80067d0:	4b07      	ldr	r3, [pc, #28]	@ (80067f0 <pxCurrentTCBConst2>)
 80067d2:	6819      	ldr	r1, [r3, #0]
 80067d4:	6808      	ldr	r0, [r1, #0]
 80067d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067da:	f380 8809 	msr	PSP, r0
 80067de:	f3bf 8f6f 	isb	sy
 80067e2:	f04f 0000 	mov.w	r0, #0
 80067e6:	f380 8811 	msr	BASEPRI, r0
 80067ea:	4770      	bx	lr
 80067ec:	f3af 8000 	nop.w

080067f0 <pxCurrentTCBConst2>:
 80067f0:	200005f0 	.word	0x200005f0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80067f4:	bf00      	nop
 80067f6:	bf00      	nop

080067f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80067f8:	4808      	ldr	r0, [pc, #32]	@ (800681c <prvPortStartFirstTask+0x24>)
 80067fa:	6800      	ldr	r0, [r0, #0]
 80067fc:	6800      	ldr	r0, [r0, #0]
 80067fe:	f380 8808 	msr	MSP, r0
 8006802:	f04f 0000 	mov.w	r0, #0
 8006806:	f380 8814 	msr	CONTROL, r0
 800680a:	b662      	cpsie	i
 800680c:	b661      	cpsie	f
 800680e:	f3bf 8f4f 	dsb	sy
 8006812:	f3bf 8f6f 	isb	sy
 8006816:	df00      	svc	0
 8006818:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800681a:	bf00      	nop
 800681c:	e000ed08 	.word	0xe000ed08

08006820 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b086      	sub	sp, #24
 8006824:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006826:	4b47      	ldr	r3, [pc, #284]	@ (8006944 <xPortStartScheduler+0x124>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a47      	ldr	r2, [pc, #284]	@ (8006948 <xPortStartScheduler+0x128>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d10b      	bne.n	8006848 <xPortStartScheduler+0x28>
	__asm volatile
 8006830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006834:	f383 8811 	msr	BASEPRI, r3
 8006838:	f3bf 8f6f 	isb	sy
 800683c:	f3bf 8f4f 	dsb	sy
 8006840:	60fb      	str	r3, [r7, #12]
}
 8006842:	bf00      	nop
 8006844:	bf00      	nop
 8006846:	e7fd      	b.n	8006844 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006848:	4b3e      	ldr	r3, [pc, #248]	@ (8006944 <xPortStartScheduler+0x124>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	4a3f      	ldr	r2, [pc, #252]	@ (800694c <xPortStartScheduler+0x12c>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d10b      	bne.n	800686a <xPortStartScheduler+0x4a>
	__asm volatile
 8006852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006856:	f383 8811 	msr	BASEPRI, r3
 800685a:	f3bf 8f6f 	isb	sy
 800685e:	f3bf 8f4f 	dsb	sy
 8006862:	613b      	str	r3, [r7, #16]
}
 8006864:	bf00      	nop
 8006866:	bf00      	nop
 8006868:	e7fd      	b.n	8006866 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800686a:	4b39      	ldr	r3, [pc, #228]	@ (8006950 <xPortStartScheduler+0x130>)
 800686c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	b2db      	uxtb	r3, r3
 8006874:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	22ff      	movs	r2, #255	@ 0xff
 800687a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	781b      	ldrb	r3, [r3, #0]
 8006880:	b2db      	uxtb	r3, r3
 8006882:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006884:	78fb      	ldrb	r3, [r7, #3]
 8006886:	b2db      	uxtb	r3, r3
 8006888:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800688c:	b2da      	uxtb	r2, r3
 800688e:	4b31      	ldr	r3, [pc, #196]	@ (8006954 <xPortStartScheduler+0x134>)
 8006890:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006892:	4b31      	ldr	r3, [pc, #196]	@ (8006958 <xPortStartScheduler+0x138>)
 8006894:	2207      	movs	r2, #7
 8006896:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006898:	e009      	b.n	80068ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800689a:	4b2f      	ldr	r3, [pc, #188]	@ (8006958 <xPortStartScheduler+0x138>)
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	3b01      	subs	r3, #1
 80068a0:	4a2d      	ldr	r2, [pc, #180]	@ (8006958 <xPortStartScheduler+0x138>)
 80068a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80068a4:	78fb      	ldrb	r3, [r7, #3]
 80068a6:	b2db      	uxtb	r3, r3
 80068a8:	005b      	lsls	r3, r3, #1
 80068aa:	b2db      	uxtb	r3, r3
 80068ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80068ae:	78fb      	ldrb	r3, [r7, #3]
 80068b0:	b2db      	uxtb	r3, r3
 80068b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068b6:	2b80      	cmp	r3, #128	@ 0x80
 80068b8:	d0ef      	beq.n	800689a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80068ba:	4b27      	ldr	r3, [pc, #156]	@ (8006958 <xPortStartScheduler+0x138>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f1c3 0307 	rsb	r3, r3, #7
 80068c2:	2b04      	cmp	r3, #4
 80068c4:	d00b      	beq.n	80068de <xPortStartScheduler+0xbe>
	__asm volatile
 80068c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ca:	f383 8811 	msr	BASEPRI, r3
 80068ce:	f3bf 8f6f 	isb	sy
 80068d2:	f3bf 8f4f 	dsb	sy
 80068d6:	60bb      	str	r3, [r7, #8]
}
 80068d8:	bf00      	nop
 80068da:	bf00      	nop
 80068dc:	e7fd      	b.n	80068da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80068de:	4b1e      	ldr	r3, [pc, #120]	@ (8006958 <xPortStartScheduler+0x138>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	021b      	lsls	r3, r3, #8
 80068e4:	4a1c      	ldr	r2, [pc, #112]	@ (8006958 <xPortStartScheduler+0x138>)
 80068e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80068e8:	4b1b      	ldr	r3, [pc, #108]	@ (8006958 <xPortStartScheduler+0x138>)
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80068f0:	4a19      	ldr	r2, [pc, #100]	@ (8006958 <xPortStartScheduler+0x138>)
 80068f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	b2da      	uxtb	r2, r3
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80068fc:	4b17      	ldr	r3, [pc, #92]	@ (800695c <xPortStartScheduler+0x13c>)
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	4a16      	ldr	r2, [pc, #88]	@ (800695c <xPortStartScheduler+0x13c>)
 8006902:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006906:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006908:	4b14      	ldr	r3, [pc, #80]	@ (800695c <xPortStartScheduler+0x13c>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a13      	ldr	r2, [pc, #76]	@ (800695c <xPortStartScheduler+0x13c>)
 800690e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006912:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006914:	f000 f8da 	bl	8006acc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006918:	4b11      	ldr	r3, [pc, #68]	@ (8006960 <xPortStartScheduler+0x140>)
 800691a:	2200      	movs	r2, #0
 800691c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800691e:	f000 f8f9 	bl	8006b14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006922:	4b10      	ldr	r3, [pc, #64]	@ (8006964 <xPortStartScheduler+0x144>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	4a0f      	ldr	r2, [pc, #60]	@ (8006964 <xPortStartScheduler+0x144>)
 8006928:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800692c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800692e:	f7ff ff63 	bl	80067f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006932:	f7ff fb8d 	bl	8006050 <vTaskSwitchContext>
	prvTaskExitError();
 8006936:	f7ff ff1b 	bl	8006770 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800693a:	2300      	movs	r3, #0
}
 800693c:	4618      	mov	r0, r3
 800693e:	3718      	adds	r7, #24
 8006940:	46bd      	mov	sp, r7
 8006942:	bd80      	pop	{r7, pc}
 8006944:	e000ed00 	.word	0xe000ed00
 8006948:	410fc271 	.word	0x410fc271
 800694c:	410fc270 	.word	0x410fc270
 8006950:	e000e400 	.word	0xe000e400
 8006954:	2000071c 	.word	0x2000071c
 8006958:	20000720 	.word	0x20000720
 800695c:	e000ed20 	.word	0xe000ed20
 8006960:	2000000c 	.word	0x2000000c
 8006964:	e000ef34 	.word	0xe000ef34

08006968 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
	__asm volatile
 800696e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006972:	f383 8811 	msr	BASEPRI, r3
 8006976:	f3bf 8f6f 	isb	sy
 800697a:	f3bf 8f4f 	dsb	sy
 800697e:	607b      	str	r3, [r7, #4]
}
 8006980:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006982:	4b10      	ldr	r3, [pc, #64]	@ (80069c4 <vPortEnterCritical+0x5c>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	3301      	adds	r3, #1
 8006988:	4a0e      	ldr	r2, [pc, #56]	@ (80069c4 <vPortEnterCritical+0x5c>)
 800698a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800698c:	4b0d      	ldr	r3, [pc, #52]	@ (80069c4 <vPortEnterCritical+0x5c>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	2b01      	cmp	r3, #1
 8006992:	d110      	bne.n	80069b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006994:	4b0c      	ldr	r3, [pc, #48]	@ (80069c8 <vPortEnterCritical+0x60>)
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	b2db      	uxtb	r3, r3
 800699a:	2b00      	cmp	r3, #0
 800699c:	d00b      	beq.n	80069b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800699e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069a2:	f383 8811 	msr	BASEPRI, r3
 80069a6:	f3bf 8f6f 	isb	sy
 80069aa:	f3bf 8f4f 	dsb	sy
 80069ae:	603b      	str	r3, [r7, #0]
}
 80069b0:	bf00      	nop
 80069b2:	bf00      	nop
 80069b4:	e7fd      	b.n	80069b2 <vPortEnterCritical+0x4a>
	}
}
 80069b6:	bf00      	nop
 80069b8:	370c      	adds	r7, #12
 80069ba:	46bd      	mov	sp, r7
 80069bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c0:	4770      	bx	lr
 80069c2:	bf00      	nop
 80069c4:	2000000c 	.word	0x2000000c
 80069c8:	e000ed04 	.word	0xe000ed04

080069cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80069cc:	b480      	push	{r7}
 80069ce:	b083      	sub	sp, #12
 80069d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80069d2:	4b12      	ldr	r3, [pc, #72]	@ (8006a1c <vPortExitCritical+0x50>)
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d10b      	bne.n	80069f2 <vPortExitCritical+0x26>
	__asm volatile
 80069da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069de:	f383 8811 	msr	BASEPRI, r3
 80069e2:	f3bf 8f6f 	isb	sy
 80069e6:	f3bf 8f4f 	dsb	sy
 80069ea:	607b      	str	r3, [r7, #4]
}
 80069ec:	bf00      	nop
 80069ee:	bf00      	nop
 80069f0:	e7fd      	b.n	80069ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80069f2:	4b0a      	ldr	r3, [pc, #40]	@ (8006a1c <vPortExitCritical+0x50>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	3b01      	subs	r3, #1
 80069f8:	4a08      	ldr	r2, [pc, #32]	@ (8006a1c <vPortExitCritical+0x50>)
 80069fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80069fc:	4b07      	ldr	r3, [pc, #28]	@ (8006a1c <vPortExitCritical+0x50>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d105      	bne.n	8006a10 <vPortExitCritical+0x44>
 8006a04:	2300      	movs	r3, #0
 8006a06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	f383 8811 	msr	BASEPRI, r3
}
 8006a0e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006a10:	bf00      	nop
 8006a12:	370c      	adds	r7, #12
 8006a14:	46bd      	mov	sp, r7
 8006a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1a:	4770      	bx	lr
 8006a1c:	2000000c 	.word	0x2000000c

08006a20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006a20:	f3ef 8009 	mrs	r0, PSP
 8006a24:	f3bf 8f6f 	isb	sy
 8006a28:	4b15      	ldr	r3, [pc, #84]	@ (8006a80 <pxCurrentTCBConst>)
 8006a2a:	681a      	ldr	r2, [r3, #0]
 8006a2c:	f01e 0f10 	tst.w	lr, #16
 8006a30:	bf08      	it	eq
 8006a32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006a36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a3a:	6010      	str	r0, [r2, #0]
 8006a3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006a40:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006a44:	f380 8811 	msr	BASEPRI, r0
 8006a48:	f3bf 8f4f 	dsb	sy
 8006a4c:	f3bf 8f6f 	isb	sy
 8006a50:	f7ff fafe 	bl	8006050 <vTaskSwitchContext>
 8006a54:	f04f 0000 	mov.w	r0, #0
 8006a58:	f380 8811 	msr	BASEPRI, r0
 8006a5c:	bc09      	pop	{r0, r3}
 8006a5e:	6819      	ldr	r1, [r3, #0]
 8006a60:	6808      	ldr	r0, [r1, #0]
 8006a62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a66:	f01e 0f10 	tst.w	lr, #16
 8006a6a:	bf08      	it	eq
 8006a6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006a70:	f380 8809 	msr	PSP, r0
 8006a74:	f3bf 8f6f 	isb	sy
 8006a78:	4770      	bx	lr
 8006a7a:	bf00      	nop
 8006a7c:	f3af 8000 	nop.w

08006a80 <pxCurrentTCBConst>:
 8006a80:	200005f0 	.word	0x200005f0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006a84:	bf00      	nop
 8006a86:	bf00      	nop

08006a88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b082      	sub	sp, #8
 8006a8c:	af00      	add	r7, sp, #0
	__asm volatile
 8006a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a92:	f383 8811 	msr	BASEPRI, r3
 8006a96:	f3bf 8f6f 	isb	sy
 8006a9a:	f3bf 8f4f 	dsb	sy
 8006a9e:	607b      	str	r3, [r7, #4]
}
 8006aa0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006aa2:	f7ff fa1b 	bl	8005edc <xTaskIncrementTick>
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d003      	beq.n	8006ab4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006aac:	4b06      	ldr	r3, [pc, #24]	@ (8006ac8 <SysTick_Handler+0x40>)
 8006aae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ab2:	601a      	str	r2, [r3, #0]
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	f383 8811 	msr	BASEPRI, r3
}
 8006abe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006ac0:	bf00      	nop
 8006ac2:	3708      	adds	r7, #8
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	bd80      	pop	{r7, pc}
 8006ac8:	e000ed04 	.word	0xe000ed04

08006acc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006acc:	b480      	push	{r7}
 8006ace:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006ad0:	4b0b      	ldr	r3, [pc, #44]	@ (8006b00 <vPortSetupTimerInterrupt+0x34>)
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8006b04 <vPortSetupTimerInterrupt+0x38>)
 8006ad8:	2200      	movs	r2, #0
 8006ada:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006adc:	4b0a      	ldr	r3, [pc, #40]	@ (8006b08 <vPortSetupTimerInterrupt+0x3c>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a0a      	ldr	r2, [pc, #40]	@ (8006b0c <vPortSetupTimerInterrupt+0x40>)
 8006ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ae6:	099b      	lsrs	r3, r3, #6
 8006ae8:	4a09      	ldr	r2, [pc, #36]	@ (8006b10 <vPortSetupTimerInterrupt+0x44>)
 8006aea:	3b01      	subs	r3, #1
 8006aec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006aee:	4b04      	ldr	r3, [pc, #16]	@ (8006b00 <vPortSetupTimerInterrupt+0x34>)
 8006af0:	2207      	movs	r2, #7
 8006af2:	601a      	str	r2, [r3, #0]
}
 8006af4:	bf00      	nop
 8006af6:	46bd      	mov	sp, r7
 8006af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afc:	4770      	bx	lr
 8006afe:	bf00      	nop
 8006b00:	e000e010 	.word	0xe000e010
 8006b04:	e000e018 	.word	0xe000e018
 8006b08:	20000000 	.word	0x20000000
 8006b0c:	10624dd3 	.word	0x10624dd3
 8006b10:	e000e014 	.word	0xe000e014

08006b14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006b14:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006b24 <vPortEnableVFP+0x10>
 8006b18:	6801      	ldr	r1, [r0, #0]
 8006b1a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006b1e:	6001      	str	r1, [r0, #0]
 8006b20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006b22:	bf00      	nop
 8006b24:	e000ed88 	.word	0xe000ed88

08006b28 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006b28:	b480      	push	{r7}
 8006b2a:	b085      	sub	sp, #20
 8006b2c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006b2e:	f3ef 8305 	mrs	r3, IPSR
 8006b32:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	2b0f      	cmp	r3, #15
 8006b38:	d915      	bls.n	8006b66 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006b3a:	4a18      	ldr	r2, [pc, #96]	@ (8006b9c <vPortValidateInterruptPriority+0x74>)
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	4413      	add	r3, r2
 8006b40:	781b      	ldrb	r3, [r3, #0]
 8006b42:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006b44:	4b16      	ldr	r3, [pc, #88]	@ (8006ba0 <vPortValidateInterruptPriority+0x78>)
 8006b46:	781b      	ldrb	r3, [r3, #0]
 8006b48:	7afa      	ldrb	r2, [r7, #11]
 8006b4a:	429a      	cmp	r2, r3
 8006b4c:	d20b      	bcs.n	8006b66 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b52:	f383 8811 	msr	BASEPRI, r3
 8006b56:	f3bf 8f6f 	isb	sy
 8006b5a:	f3bf 8f4f 	dsb	sy
 8006b5e:	607b      	str	r3, [r7, #4]
}
 8006b60:	bf00      	nop
 8006b62:	bf00      	nop
 8006b64:	e7fd      	b.n	8006b62 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006b66:	4b0f      	ldr	r3, [pc, #60]	@ (8006ba4 <vPortValidateInterruptPriority+0x7c>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006b6e:	4b0e      	ldr	r3, [pc, #56]	@ (8006ba8 <vPortValidateInterruptPriority+0x80>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	429a      	cmp	r2, r3
 8006b74:	d90b      	bls.n	8006b8e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006b76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b7a:	f383 8811 	msr	BASEPRI, r3
 8006b7e:	f3bf 8f6f 	isb	sy
 8006b82:	f3bf 8f4f 	dsb	sy
 8006b86:	603b      	str	r3, [r7, #0]
}
 8006b88:	bf00      	nop
 8006b8a:	bf00      	nop
 8006b8c:	e7fd      	b.n	8006b8a <vPortValidateInterruptPriority+0x62>
	}
 8006b8e:	bf00      	nop
 8006b90:	3714      	adds	r7, #20
 8006b92:	46bd      	mov	sp, r7
 8006b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b98:	4770      	bx	lr
 8006b9a:	bf00      	nop
 8006b9c:	e000e3f0 	.word	0xe000e3f0
 8006ba0:	2000071c 	.word	0x2000071c
 8006ba4:	e000ed0c 	.word	0xe000ed0c
 8006ba8:	20000720 	.word	0x20000720

08006bac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006bac:	b580      	push	{r7, lr}
 8006bae:	b08a      	sub	sp, #40	@ 0x28
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006bb8:	f7ff f8e4 	bl	8005d84 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006bbc:	4b5c      	ldr	r3, [pc, #368]	@ (8006d30 <pvPortMalloc+0x184>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d101      	bne.n	8006bc8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006bc4:	f000 f924 	bl	8006e10 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006bc8:	4b5a      	ldr	r3, [pc, #360]	@ (8006d34 <pvPortMalloc+0x188>)
 8006bca:	681a      	ldr	r2, [r3, #0]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	4013      	ands	r3, r2
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	f040 8095 	bne.w	8006d00 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d01e      	beq.n	8006c1a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006bdc:	2208      	movs	r2, #8
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	4413      	add	r3, r2
 8006be2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	f003 0307 	and.w	r3, r3, #7
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d015      	beq.n	8006c1a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f023 0307 	bic.w	r3, r3, #7
 8006bf4:	3308      	adds	r3, #8
 8006bf6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	f003 0307 	and.w	r3, r3, #7
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d00b      	beq.n	8006c1a <pvPortMalloc+0x6e>
	__asm volatile
 8006c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c06:	f383 8811 	msr	BASEPRI, r3
 8006c0a:	f3bf 8f6f 	isb	sy
 8006c0e:	f3bf 8f4f 	dsb	sy
 8006c12:	617b      	str	r3, [r7, #20]
}
 8006c14:	bf00      	nop
 8006c16:	bf00      	nop
 8006c18:	e7fd      	b.n	8006c16 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d06f      	beq.n	8006d00 <pvPortMalloc+0x154>
 8006c20:	4b45      	ldr	r3, [pc, #276]	@ (8006d38 <pvPortMalloc+0x18c>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	687a      	ldr	r2, [r7, #4]
 8006c26:	429a      	cmp	r2, r3
 8006c28:	d86a      	bhi.n	8006d00 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006c2a:	4b44      	ldr	r3, [pc, #272]	@ (8006d3c <pvPortMalloc+0x190>)
 8006c2c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006c2e:	4b43      	ldr	r3, [pc, #268]	@ (8006d3c <pvPortMalloc+0x190>)
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c34:	e004      	b.n	8006c40 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c38:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c42:	685b      	ldr	r3, [r3, #4]
 8006c44:	687a      	ldr	r2, [r7, #4]
 8006c46:	429a      	cmp	r2, r3
 8006c48:	d903      	bls.n	8006c52 <pvPortMalloc+0xa6>
 8006c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d1f1      	bne.n	8006c36 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006c52:	4b37      	ldr	r3, [pc, #220]	@ (8006d30 <pvPortMalloc+0x184>)
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c58:	429a      	cmp	r2, r3
 8006c5a:	d051      	beq.n	8006d00 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006c5c:	6a3b      	ldr	r3, [r7, #32]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	2208      	movs	r2, #8
 8006c62:	4413      	add	r3, r2
 8006c64:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c68:	681a      	ldr	r2, [r3, #0]
 8006c6a:	6a3b      	ldr	r3, [r7, #32]
 8006c6c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c70:	685a      	ldr	r2, [r3, #4]
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	1ad2      	subs	r2, r2, r3
 8006c76:	2308      	movs	r3, #8
 8006c78:	005b      	lsls	r3, r3, #1
 8006c7a:	429a      	cmp	r2, r3
 8006c7c:	d920      	bls.n	8006cc0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006c7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	4413      	add	r3, r2
 8006c84:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006c86:	69bb      	ldr	r3, [r7, #24]
 8006c88:	f003 0307 	and.w	r3, r3, #7
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d00b      	beq.n	8006ca8 <pvPortMalloc+0xfc>
	__asm volatile
 8006c90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c94:	f383 8811 	msr	BASEPRI, r3
 8006c98:	f3bf 8f6f 	isb	sy
 8006c9c:	f3bf 8f4f 	dsb	sy
 8006ca0:	613b      	str	r3, [r7, #16]
}
 8006ca2:	bf00      	nop
 8006ca4:	bf00      	nop
 8006ca6:	e7fd      	b.n	8006ca4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006caa:	685a      	ldr	r2, [r3, #4]
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	1ad2      	subs	r2, r2, r3
 8006cb0:	69bb      	ldr	r3, [r7, #24]
 8006cb2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb6:	687a      	ldr	r2, [r7, #4]
 8006cb8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006cba:	69b8      	ldr	r0, [r7, #24]
 8006cbc:	f000 f90a 	bl	8006ed4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006cc0:	4b1d      	ldr	r3, [pc, #116]	@ (8006d38 <pvPortMalloc+0x18c>)
 8006cc2:	681a      	ldr	r2, [r3, #0]
 8006cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	1ad3      	subs	r3, r2, r3
 8006cca:	4a1b      	ldr	r2, [pc, #108]	@ (8006d38 <pvPortMalloc+0x18c>)
 8006ccc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006cce:	4b1a      	ldr	r3, [pc, #104]	@ (8006d38 <pvPortMalloc+0x18c>)
 8006cd0:	681a      	ldr	r2, [r3, #0]
 8006cd2:	4b1b      	ldr	r3, [pc, #108]	@ (8006d40 <pvPortMalloc+0x194>)
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	429a      	cmp	r2, r3
 8006cd8:	d203      	bcs.n	8006ce2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006cda:	4b17      	ldr	r3, [pc, #92]	@ (8006d38 <pvPortMalloc+0x18c>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a18      	ldr	r2, [pc, #96]	@ (8006d40 <pvPortMalloc+0x194>)
 8006ce0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce4:	685a      	ldr	r2, [r3, #4]
 8006ce6:	4b13      	ldr	r3, [pc, #76]	@ (8006d34 <pvPortMalloc+0x188>)
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	431a      	orrs	r2, r3
 8006cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006cf6:	4b13      	ldr	r3, [pc, #76]	@ (8006d44 <pvPortMalloc+0x198>)
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	3301      	adds	r3, #1
 8006cfc:	4a11      	ldr	r2, [pc, #68]	@ (8006d44 <pvPortMalloc+0x198>)
 8006cfe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006d00:	f7ff f84e 	bl	8005da0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006d04:	69fb      	ldr	r3, [r7, #28]
 8006d06:	f003 0307 	and.w	r3, r3, #7
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d00b      	beq.n	8006d26 <pvPortMalloc+0x17a>
	__asm volatile
 8006d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d12:	f383 8811 	msr	BASEPRI, r3
 8006d16:	f3bf 8f6f 	isb	sy
 8006d1a:	f3bf 8f4f 	dsb	sy
 8006d1e:	60fb      	str	r3, [r7, #12]
}
 8006d20:	bf00      	nop
 8006d22:	bf00      	nop
 8006d24:	e7fd      	b.n	8006d22 <pvPortMalloc+0x176>
	return pvReturn;
 8006d26:	69fb      	ldr	r3, [r7, #28]
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	3728      	adds	r7, #40	@ 0x28
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}
 8006d30:	2000432c 	.word	0x2000432c
 8006d34:	20004340 	.word	0x20004340
 8006d38:	20004330 	.word	0x20004330
 8006d3c:	20004324 	.word	0x20004324
 8006d40:	20004334 	.word	0x20004334
 8006d44:	20004338 	.word	0x20004338

08006d48 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b086      	sub	sp, #24
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d04f      	beq.n	8006dfa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006d5a:	2308      	movs	r3, #8
 8006d5c:	425b      	negs	r3, r3
 8006d5e:	697a      	ldr	r2, [r7, #20]
 8006d60:	4413      	add	r3, r2
 8006d62:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006d64:	697b      	ldr	r3, [r7, #20]
 8006d66:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006d68:	693b      	ldr	r3, [r7, #16]
 8006d6a:	685a      	ldr	r2, [r3, #4]
 8006d6c:	4b25      	ldr	r3, [pc, #148]	@ (8006e04 <vPortFree+0xbc>)
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	4013      	ands	r3, r2
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d10b      	bne.n	8006d8e <vPortFree+0x46>
	__asm volatile
 8006d76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d7a:	f383 8811 	msr	BASEPRI, r3
 8006d7e:	f3bf 8f6f 	isb	sy
 8006d82:	f3bf 8f4f 	dsb	sy
 8006d86:	60fb      	str	r3, [r7, #12]
}
 8006d88:	bf00      	nop
 8006d8a:	bf00      	nop
 8006d8c:	e7fd      	b.n	8006d8a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006d8e:	693b      	ldr	r3, [r7, #16]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d00b      	beq.n	8006dae <vPortFree+0x66>
	__asm volatile
 8006d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d9a:	f383 8811 	msr	BASEPRI, r3
 8006d9e:	f3bf 8f6f 	isb	sy
 8006da2:	f3bf 8f4f 	dsb	sy
 8006da6:	60bb      	str	r3, [r7, #8]
}
 8006da8:	bf00      	nop
 8006daa:	bf00      	nop
 8006dac:	e7fd      	b.n	8006daa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006dae:	693b      	ldr	r3, [r7, #16]
 8006db0:	685a      	ldr	r2, [r3, #4]
 8006db2:	4b14      	ldr	r3, [pc, #80]	@ (8006e04 <vPortFree+0xbc>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4013      	ands	r3, r2
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d01e      	beq.n	8006dfa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006dbc:	693b      	ldr	r3, [r7, #16]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d11a      	bne.n	8006dfa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006dc4:	693b      	ldr	r3, [r7, #16]
 8006dc6:	685a      	ldr	r2, [r3, #4]
 8006dc8:	4b0e      	ldr	r3, [pc, #56]	@ (8006e04 <vPortFree+0xbc>)
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	43db      	mvns	r3, r3
 8006dce:	401a      	ands	r2, r3
 8006dd0:	693b      	ldr	r3, [r7, #16]
 8006dd2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006dd4:	f7fe ffd6 	bl	8005d84 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006dd8:	693b      	ldr	r3, [r7, #16]
 8006dda:	685a      	ldr	r2, [r3, #4]
 8006ddc:	4b0a      	ldr	r3, [pc, #40]	@ (8006e08 <vPortFree+0xc0>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4413      	add	r3, r2
 8006de2:	4a09      	ldr	r2, [pc, #36]	@ (8006e08 <vPortFree+0xc0>)
 8006de4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006de6:	6938      	ldr	r0, [r7, #16]
 8006de8:	f000 f874 	bl	8006ed4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006dec:	4b07      	ldr	r3, [pc, #28]	@ (8006e0c <vPortFree+0xc4>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	3301      	adds	r3, #1
 8006df2:	4a06      	ldr	r2, [pc, #24]	@ (8006e0c <vPortFree+0xc4>)
 8006df4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006df6:	f7fe ffd3 	bl	8005da0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006dfa:	bf00      	nop
 8006dfc:	3718      	adds	r7, #24
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}
 8006e02:	bf00      	nop
 8006e04:	20004340 	.word	0x20004340
 8006e08:	20004330 	.word	0x20004330
 8006e0c:	2000433c 	.word	0x2000433c

08006e10 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006e10:	b480      	push	{r7}
 8006e12:	b085      	sub	sp, #20
 8006e14:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006e16:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006e1a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006e1c:	4b27      	ldr	r3, [pc, #156]	@ (8006ebc <prvHeapInit+0xac>)
 8006e1e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	f003 0307 	and.w	r3, r3, #7
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d00c      	beq.n	8006e44 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	3307      	adds	r3, #7
 8006e2e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	f023 0307 	bic.w	r3, r3, #7
 8006e36:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006e38:	68ba      	ldr	r2, [r7, #8]
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	1ad3      	subs	r3, r2, r3
 8006e3e:	4a1f      	ldr	r2, [pc, #124]	@ (8006ebc <prvHeapInit+0xac>)
 8006e40:	4413      	add	r3, r2
 8006e42:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006e48:	4a1d      	ldr	r2, [pc, #116]	@ (8006ec0 <prvHeapInit+0xb0>)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006e4e:	4b1c      	ldr	r3, [pc, #112]	@ (8006ec0 <prvHeapInit+0xb0>)
 8006e50:	2200      	movs	r2, #0
 8006e52:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	68ba      	ldr	r2, [r7, #8]
 8006e58:	4413      	add	r3, r2
 8006e5a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006e5c:	2208      	movs	r2, #8
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	1a9b      	subs	r3, r3, r2
 8006e62:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f023 0307 	bic.w	r3, r3, #7
 8006e6a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	4a15      	ldr	r2, [pc, #84]	@ (8006ec4 <prvHeapInit+0xb4>)
 8006e70:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006e72:	4b14      	ldr	r3, [pc, #80]	@ (8006ec4 <prvHeapInit+0xb4>)
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	2200      	movs	r2, #0
 8006e78:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006e7a:	4b12      	ldr	r3, [pc, #72]	@ (8006ec4 <prvHeapInit+0xb4>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	68fa      	ldr	r2, [r7, #12]
 8006e8a:	1ad2      	subs	r2, r2, r3
 8006e8c:	683b      	ldr	r3, [r7, #0]
 8006e8e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006e90:	4b0c      	ldr	r3, [pc, #48]	@ (8006ec4 <prvHeapInit+0xb4>)
 8006e92:	681a      	ldr	r2, [r3, #0]
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	685b      	ldr	r3, [r3, #4]
 8006e9c:	4a0a      	ldr	r2, [pc, #40]	@ (8006ec8 <prvHeapInit+0xb8>)
 8006e9e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	4a09      	ldr	r2, [pc, #36]	@ (8006ecc <prvHeapInit+0xbc>)
 8006ea6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006ea8:	4b09      	ldr	r3, [pc, #36]	@ (8006ed0 <prvHeapInit+0xc0>)
 8006eaa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006eae:	601a      	str	r2, [r3, #0]
}
 8006eb0:	bf00      	nop
 8006eb2:	3714      	adds	r7, #20
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eba:	4770      	bx	lr
 8006ebc:	20000724 	.word	0x20000724
 8006ec0:	20004324 	.word	0x20004324
 8006ec4:	2000432c 	.word	0x2000432c
 8006ec8:	20004334 	.word	0x20004334
 8006ecc:	20004330 	.word	0x20004330
 8006ed0:	20004340 	.word	0x20004340

08006ed4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006ed4:	b480      	push	{r7}
 8006ed6:	b085      	sub	sp, #20
 8006ed8:	af00      	add	r7, sp, #0
 8006eda:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006edc:	4b28      	ldr	r3, [pc, #160]	@ (8006f80 <prvInsertBlockIntoFreeList+0xac>)
 8006ede:	60fb      	str	r3, [r7, #12]
 8006ee0:	e002      	b.n	8006ee8 <prvInsertBlockIntoFreeList+0x14>
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	60fb      	str	r3, [r7, #12]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	687a      	ldr	r2, [r7, #4]
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d8f7      	bhi.n	8006ee2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	68ba      	ldr	r2, [r7, #8]
 8006efc:	4413      	add	r3, r2
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	429a      	cmp	r2, r3
 8006f02:	d108      	bne.n	8006f16 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	685a      	ldr	r2, [r3, #4]
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	441a      	add	r2, r3
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	68ba      	ldr	r2, [r7, #8]
 8006f20:	441a      	add	r2, r3
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d118      	bne.n	8006f5c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681a      	ldr	r2, [r3, #0]
 8006f2e:	4b15      	ldr	r3, [pc, #84]	@ (8006f84 <prvInsertBlockIntoFreeList+0xb0>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	429a      	cmp	r2, r3
 8006f34:	d00d      	beq.n	8006f52 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	685a      	ldr	r2, [r3, #4]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	685b      	ldr	r3, [r3, #4]
 8006f40:	441a      	add	r2, r3
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	681a      	ldr	r2, [r3, #0]
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	601a      	str	r2, [r3, #0]
 8006f50:	e008      	b.n	8006f64 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006f52:	4b0c      	ldr	r3, [pc, #48]	@ (8006f84 <prvInsertBlockIntoFreeList+0xb0>)
 8006f54:	681a      	ldr	r2, [r3, #0]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	601a      	str	r2, [r3, #0]
 8006f5a:	e003      	b.n	8006f64 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681a      	ldr	r2, [r3, #0]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006f64:	68fa      	ldr	r2, [r7, #12]
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	d002      	beq.n	8006f72 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	687a      	ldr	r2, [r7, #4]
 8006f70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f72:	bf00      	nop
 8006f74:	3714      	adds	r7, #20
 8006f76:	46bd      	mov	sp, r7
 8006f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7c:	4770      	bx	lr
 8006f7e:	bf00      	nop
 8006f80:	20004324 	.word	0x20004324
 8006f84:	2000432c 	.word	0x2000432c

08006f88 <std>:
 8006f88:	2300      	movs	r3, #0
 8006f8a:	b510      	push	{r4, lr}
 8006f8c:	4604      	mov	r4, r0
 8006f8e:	e9c0 3300 	strd	r3, r3, [r0]
 8006f92:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006f96:	6083      	str	r3, [r0, #8]
 8006f98:	8181      	strh	r1, [r0, #12]
 8006f9a:	6643      	str	r3, [r0, #100]	@ 0x64
 8006f9c:	81c2      	strh	r2, [r0, #14]
 8006f9e:	6183      	str	r3, [r0, #24]
 8006fa0:	4619      	mov	r1, r3
 8006fa2:	2208      	movs	r2, #8
 8006fa4:	305c      	adds	r0, #92	@ 0x5c
 8006fa6:	f000 f9f9 	bl	800739c <memset>
 8006faa:	4b0d      	ldr	r3, [pc, #52]	@ (8006fe0 <std+0x58>)
 8006fac:	6263      	str	r3, [r4, #36]	@ 0x24
 8006fae:	4b0d      	ldr	r3, [pc, #52]	@ (8006fe4 <std+0x5c>)
 8006fb0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006fb2:	4b0d      	ldr	r3, [pc, #52]	@ (8006fe8 <std+0x60>)
 8006fb4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8006fec <std+0x64>)
 8006fb8:	6323      	str	r3, [r4, #48]	@ 0x30
 8006fba:	4b0d      	ldr	r3, [pc, #52]	@ (8006ff0 <std+0x68>)
 8006fbc:	6224      	str	r4, [r4, #32]
 8006fbe:	429c      	cmp	r4, r3
 8006fc0:	d006      	beq.n	8006fd0 <std+0x48>
 8006fc2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006fc6:	4294      	cmp	r4, r2
 8006fc8:	d002      	beq.n	8006fd0 <std+0x48>
 8006fca:	33d0      	adds	r3, #208	@ 0xd0
 8006fcc:	429c      	cmp	r4, r3
 8006fce:	d105      	bne.n	8006fdc <std+0x54>
 8006fd0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006fd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fd8:	f000 bab6 	b.w	8007548 <__retarget_lock_init_recursive>
 8006fdc:	bd10      	pop	{r4, pc}
 8006fde:	bf00      	nop
 8006fe0:	080071ed 	.word	0x080071ed
 8006fe4:	0800720f 	.word	0x0800720f
 8006fe8:	08007247 	.word	0x08007247
 8006fec:	0800726b 	.word	0x0800726b
 8006ff0:	20004344 	.word	0x20004344

08006ff4 <stdio_exit_handler>:
 8006ff4:	4a02      	ldr	r2, [pc, #8]	@ (8007000 <stdio_exit_handler+0xc>)
 8006ff6:	4903      	ldr	r1, [pc, #12]	@ (8007004 <stdio_exit_handler+0x10>)
 8006ff8:	4803      	ldr	r0, [pc, #12]	@ (8007008 <stdio_exit_handler+0x14>)
 8006ffa:	f000 b869 	b.w	80070d0 <_fwalk_sglue>
 8006ffe:	bf00      	nop
 8007000:	20000010 	.word	0x20000010
 8007004:	08007e01 	.word	0x08007e01
 8007008:	20000020 	.word	0x20000020

0800700c <cleanup_stdio>:
 800700c:	6841      	ldr	r1, [r0, #4]
 800700e:	4b0c      	ldr	r3, [pc, #48]	@ (8007040 <cleanup_stdio+0x34>)
 8007010:	4299      	cmp	r1, r3
 8007012:	b510      	push	{r4, lr}
 8007014:	4604      	mov	r4, r0
 8007016:	d001      	beq.n	800701c <cleanup_stdio+0x10>
 8007018:	f000 fef2 	bl	8007e00 <_fflush_r>
 800701c:	68a1      	ldr	r1, [r4, #8]
 800701e:	4b09      	ldr	r3, [pc, #36]	@ (8007044 <cleanup_stdio+0x38>)
 8007020:	4299      	cmp	r1, r3
 8007022:	d002      	beq.n	800702a <cleanup_stdio+0x1e>
 8007024:	4620      	mov	r0, r4
 8007026:	f000 feeb 	bl	8007e00 <_fflush_r>
 800702a:	68e1      	ldr	r1, [r4, #12]
 800702c:	4b06      	ldr	r3, [pc, #24]	@ (8007048 <cleanup_stdio+0x3c>)
 800702e:	4299      	cmp	r1, r3
 8007030:	d004      	beq.n	800703c <cleanup_stdio+0x30>
 8007032:	4620      	mov	r0, r4
 8007034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007038:	f000 bee2 	b.w	8007e00 <_fflush_r>
 800703c:	bd10      	pop	{r4, pc}
 800703e:	bf00      	nop
 8007040:	20004344 	.word	0x20004344
 8007044:	200043ac 	.word	0x200043ac
 8007048:	20004414 	.word	0x20004414

0800704c <global_stdio_init.part.0>:
 800704c:	b510      	push	{r4, lr}
 800704e:	4b0b      	ldr	r3, [pc, #44]	@ (800707c <global_stdio_init.part.0+0x30>)
 8007050:	4c0b      	ldr	r4, [pc, #44]	@ (8007080 <global_stdio_init.part.0+0x34>)
 8007052:	4a0c      	ldr	r2, [pc, #48]	@ (8007084 <global_stdio_init.part.0+0x38>)
 8007054:	601a      	str	r2, [r3, #0]
 8007056:	4620      	mov	r0, r4
 8007058:	2200      	movs	r2, #0
 800705a:	2104      	movs	r1, #4
 800705c:	f7ff ff94 	bl	8006f88 <std>
 8007060:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007064:	2201      	movs	r2, #1
 8007066:	2109      	movs	r1, #9
 8007068:	f7ff ff8e 	bl	8006f88 <std>
 800706c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007070:	2202      	movs	r2, #2
 8007072:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007076:	2112      	movs	r1, #18
 8007078:	f7ff bf86 	b.w	8006f88 <std>
 800707c:	2000447c 	.word	0x2000447c
 8007080:	20004344 	.word	0x20004344
 8007084:	08006ff5 	.word	0x08006ff5

08007088 <__sfp_lock_acquire>:
 8007088:	4801      	ldr	r0, [pc, #4]	@ (8007090 <__sfp_lock_acquire+0x8>)
 800708a:	f000 ba5e 	b.w	800754a <__retarget_lock_acquire_recursive>
 800708e:	bf00      	nop
 8007090:	20004485 	.word	0x20004485

08007094 <__sfp_lock_release>:
 8007094:	4801      	ldr	r0, [pc, #4]	@ (800709c <__sfp_lock_release+0x8>)
 8007096:	f000 ba59 	b.w	800754c <__retarget_lock_release_recursive>
 800709a:	bf00      	nop
 800709c:	20004485 	.word	0x20004485

080070a0 <__sinit>:
 80070a0:	b510      	push	{r4, lr}
 80070a2:	4604      	mov	r4, r0
 80070a4:	f7ff fff0 	bl	8007088 <__sfp_lock_acquire>
 80070a8:	6a23      	ldr	r3, [r4, #32]
 80070aa:	b11b      	cbz	r3, 80070b4 <__sinit+0x14>
 80070ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070b0:	f7ff bff0 	b.w	8007094 <__sfp_lock_release>
 80070b4:	4b04      	ldr	r3, [pc, #16]	@ (80070c8 <__sinit+0x28>)
 80070b6:	6223      	str	r3, [r4, #32]
 80070b8:	4b04      	ldr	r3, [pc, #16]	@ (80070cc <__sinit+0x2c>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d1f5      	bne.n	80070ac <__sinit+0xc>
 80070c0:	f7ff ffc4 	bl	800704c <global_stdio_init.part.0>
 80070c4:	e7f2      	b.n	80070ac <__sinit+0xc>
 80070c6:	bf00      	nop
 80070c8:	0800700d 	.word	0x0800700d
 80070cc:	2000447c 	.word	0x2000447c

080070d0 <_fwalk_sglue>:
 80070d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070d4:	4607      	mov	r7, r0
 80070d6:	4688      	mov	r8, r1
 80070d8:	4614      	mov	r4, r2
 80070da:	2600      	movs	r6, #0
 80070dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80070e0:	f1b9 0901 	subs.w	r9, r9, #1
 80070e4:	d505      	bpl.n	80070f2 <_fwalk_sglue+0x22>
 80070e6:	6824      	ldr	r4, [r4, #0]
 80070e8:	2c00      	cmp	r4, #0
 80070ea:	d1f7      	bne.n	80070dc <_fwalk_sglue+0xc>
 80070ec:	4630      	mov	r0, r6
 80070ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80070f2:	89ab      	ldrh	r3, [r5, #12]
 80070f4:	2b01      	cmp	r3, #1
 80070f6:	d907      	bls.n	8007108 <_fwalk_sglue+0x38>
 80070f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80070fc:	3301      	adds	r3, #1
 80070fe:	d003      	beq.n	8007108 <_fwalk_sglue+0x38>
 8007100:	4629      	mov	r1, r5
 8007102:	4638      	mov	r0, r7
 8007104:	47c0      	blx	r8
 8007106:	4306      	orrs	r6, r0
 8007108:	3568      	adds	r5, #104	@ 0x68
 800710a:	e7e9      	b.n	80070e0 <_fwalk_sglue+0x10>

0800710c <iprintf>:
 800710c:	b40f      	push	{r0, r1, r2, r3}
 800710e:	b507      	push	{r0, r1, r2, lr}
 8007110:	4906      	ldr	r1, [pc, #24]	@ (800712c <iprintf+0x20>)
 8007112:	ab04      	add	r3, sp, #16
 8007114:	6808      	ldr	r0, [r1, #0]
 8007116:	f853 2b04 	ldr.w	r2, [r3], #4
 800711a:	6881      	ldr	r1, [r0, #8]
 800711c:	9301      	str	r3, [sp, #4]
 800711e:	f000 fb47 	bl	80077b0 <_vfiprintf_r>
 8007122:	b003      	add	sp, #12
 8007124:	f85d eb04 	ldr.w	lr, [sp], #4
 8007128:	b004      	add	sp, #16
 800712a:	4770      	bx	lr
 800712c:	2000001c 	.word	0x2000001c

08007130 <_puts_r>:
 8007130:	6a03      	ldr	r3, [r0, #32]
 8007132:	b570      	push	{r4, r5, r6, lr}
 8007134:	6884      	ldr	r4, [r0, #8]
 8007136:	4605      	mov	r5, r0
 8007138:	460e      	mov	r6, r1
 800713a:	b90b      	cbnz	r3, 8007140 <_puts_r+0x10>
 800713c:	f7ff ffb0 	bl	80070a0 <__sinit>
 8007140:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007142:	07db      	lsls	r3, r3, #31
 8007144:	d405      	bmi.n	8007152 <_puts_r+0x22>
 8007146:	89a3      	ldrh	r3, [r4, #12]
 8007148:	0598      	lsls	r0, r3, #22
 800714a:	d402      	bmi.n	8007152 <_puts_r+0x22>
 800714c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800714e:	f000 f9fc 	bl	800754a <__retarget_lock_acquire_recursive>
 8007152:	89a3      	ldrh	r3, [r4, #12]
 8007154:	0719      	lsls	r1, r3, #28
 8007156:	d502      	bpl.n	800715e <_puts_r+0x2e>
 8007158:	6923      	ldr	r3, [r4, #16]
 800715a:	2b00      	cmp	r3, #0
 800715c:	d135      	bne.n	80071ca <_puts_r+0x9a>
 800715e:	4621      	mov	r1, r4
 8007160:	4628      	mov	r0, r5
 8007162:	f000 f8c5 	bl	80072f0 <__swsetup_r>
 8007166:	b380      	cbz	r0, 80071ca <_puts_r+0x9a>
 8007168:	f04f 35ff 	mov.w	r5, #4294967295
 800716c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800716e:	07da      	lsls	r2, r3, #31
 8007170:	d405      	bmi.n	800717e <_puts_r+0x4e>
 8007172:	89a3      	ldrh	r3, [r4, #12]
 8007174:	059b      	lsls	r3, r3, #22
 8007176:	d402      	bmi.n	800717e <_puts_r+0x4e>
 8007178:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800717a:	f000 f9e7 	bl	800754c <__retarget_lock_release_recursive>
 800717e:	4628      	mov	r0, r5
 8007180:	bd70      	pop	{r4, r5, r6, pc}
 8007182:	2b00      	cmp	r3, #0
 8007184:	da04      	bge.n	8007190 <_puts_r+0x60>
 8007186:	69a2      	ldr	r2, [r4, #24]
 8007188:	429a      	cmp	r2, r3
 800718a:	dc17      	bgt.n	80071bc <_puts_r+0x8c>
 800718c:	290a      	cmp	r1, #10
 800718e:	d015      	beq.n	80071bc <_puts_r+0x8c>
 8007190:	6823      	ldr	r3, [r4, #0]
 8007192:	1c5a      	adds	r2, r3, #1
 8007194:	6022      	str	r2, [r4, #0]
 8007196:	7019      	strb	r1, [r3, #0]
 8007198:	68a3      	ldr	r3, [r4, #8]
 800719a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800719e:	3b01      	subs	r3, #1
 80071a0:	60a3      	str	r3, [r4, #8]
 80071a2:	2900      	cmp	r1, #0
 80071a4:	d1ed      	bne.n	8007182 <_puts_r+0x52>
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	da11      	bge.n	80071ce <_puts_r+0x9e>
 80071aa:	4622      	mov	r2, r4
 80071ac:	210a      	movs	r1, #10
 80071ae:	4628      	mov	r0, r5
 80071b0:	f000 f85f 	bl	8007272 <__swbuf_r>
 80071b4:	3001      	adds	r0, #1
 80071b6:	d0d7      	beq.n	8007168 <_puts_r+0x38>
 80071b8:	250a      	movs	r5, #10
 80071ba:	e7d7      	b.n	800716c <_puts_r+0x3c>
 80071bc:	4622      	mov	r2, r4
 80071be:	4628      	mov	r0, r5
 80071c0:	f000 f857 	bl	8007272 <__swbuf_r>
 80071c4:	3001      	adds	r0, #1
 80071c6:	d1e7      	bne.n	8007198 <_puts_r+0x68>
 80071c8:	e7ce      	b.n	8007168 <_puts_r+0x38>
 80071ca:	3e01      	subs	r6, #1
 80071cc:	e7e4      	b.n	8007198 <_puts_r+0x68>
 80071ce:	6823      	ldr	r3, [r4, #0]
 80071d0:	1c5a      	adds	r2, r3, #1
 80071d2:	6022      	str	r2, [r4, #0]
 80071d4:	220a      	movs	r2, #10
 80071d6:	701a      	strb	r2, [r3, #0]
 80071d8:	e7ee      	b.n	80071b8 <_puts_r+0x88>
	...

080071dc <puts>:
 80071dc:	4b02      	ldr	r3, [pc, #8]	@ (80071e8 <puts+0xc>)
 80071de:	4601      	mov	r1, r0
 80071e0:	6818      	ldr	r0, [r3, #0]
 80071e2:	f7ff bfa5 	b.w	8007130 <_puts_r>
 80071e6:	bf00      	nop
 80071e8:	2000001c 	.word	0x2000001c

080071ec <__sread>:
 80071ec:	b510      	push	{r4, lr}
 80071ee:	460c      	mov	r4, r1
 80071f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80071f4:	f000 f95a 	bl	80074ac <_read_r>
 80071f8:	2800      	cmp	r0, #0
 80071fa:	bfab      	itete	ge
 80071fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80071fe:	89a3      	ldrhlt	r3, [r4, #12]
 8007200:	181b      	addge	r3, r3, r0
 8007202:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007206:	bfac      	ite	ge
 8007208:	6563      	strge	r3, [r4, #84]	@ 0x54
 800720a:	81a3      	strhlt	r3, [r4, #12]
 800720c:	bd10      	pop	{r4, pc}

0800720e <__swrite>:
 800720e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007212:	461f      	mov	r7, r3
 8007214:	898b      	ldrh	r3, [r1, #12]
 8007216:	05db      	lsls	r3, r3, #23
 8007218:	4605      	mov	r5, r0
 800721a:	460c      	mov	r4, r1
 800721c:	4616      	mov	r6, r2
 800721e:	d505      	bpl.n	800722c <__swrite+0x1e>
 8007220:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007224:	2302      	movs	r3, #2
 8007226:	2200      	movs	r2, #0
 8007228:	f000 f92e 	bl	8007488 <_lseek_r>
 800722c:	89a3      	ldrh	r3, [r4, #12]
 800722e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007232:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007236:	81a3      	strh	r3, [r4, #12]
 8007238:	4632      	mov	r2, r6
 800723a:	463b      	mov	r3, r7
 800723c:	4628      	mov	r0, r5
 800723e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007242:	f000 b945 	b.w	80074d0 <_write_r>

08007246 <__sseek>:
 8007246:	b510      	push	{r4, lr}
 8007248:	460c      	mov	r4, r1
 800724a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800724e:	f000 f91b 	bl	8007488 <_lseek_r>
 8007252:	1c43      	adds	r3, r0, #1
 8007254:	89a3      	ldrh	r3, [r4, #12]
 8007256:	bf15      	itete	ne
 8007258:	6560      	strne	r0, [r4, #84]	@ 0x54
 800725a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800725e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007262:	81a3      	strheq	r3, [r4, #12]
 8007264:	bf18      	it	ne
 8007266:	81a3      	strhne	r3, [r4, #12]
 8007268:	bd10      	pop	{r4, pc}

0800726a <__sclose>:
 800726a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800726e:	f000 b89d 	b.w	80073ac <_close_r>

08007272 <__swbuf_r>:
 8007272:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007274:	460e      	mov	r6, r1
 8007276:	4614      	mov	r4, r2
 8007278:	4605      	mov	r5, r0
 800727a:	b118      	cbz	r0, 8007284 <__swbuf_r+0x12>
 800727c:	6a03      	ldr	r3, [r0, #32]
 800727e:	b90b      	cbnz	r3, 8007284 <__swbuf_r+0x12>
 8007280:	f7ff ff0e 	bl	80070a0 <__sinit>
 8007284:	69a3      	ldr	r3, [r4, #24]
 8007286:	60a3      	str	r3, [r4, #8]
 8007288:	89a3      	ldrh	r3, [r4, #12]
 800728a:	071a      	lsls	r2, r3, #28
 800728c:	d501      	bpl.n	8007292 <__swbuf_r+0x20>
 800728e:	6923      	ldr	r3, [r4, #16]
 8007290:	b943      	cbnz	r3, 80072a4 <__swbuf_r+0x32>
 8007292:	4621      	mov	r1, r4
 8007294:	4628      	mov	r0, r5
 8007296:	f000 f82b 	bl	80072f0 <__swsetup_r>
 800729a:	b118      	cbz	r0, 80072a4 <__swbuf_r+0x32>
 800729c:	f04f 37ff 	mov.w	r7, #4294967295
 80072a0:	4638      	mov	r0, r7
 80072a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80072a4:	6823      	ldr	r3, [r4, #0]
 80072a6:	6922      	ldr	r2, [r4, #16]
 80072a8:	1a98      	subs	r0, r3, r2
 80072aa:	6963      	ldr	r3, [r4, #20]
 80072ac:	b2f6      	uxtb	r6, r6
 80072ae:	4283      	cmp	r3, r0
 80072b0:	4637      	mov	r7, r6
 80072b2:	dc05      	bgt.n	80072c0 <__swbuf_r+0x4e>
 80072b4:	4621      	mov	r1, r4
 80072b6:	4628      	mov	r0, r5
 80072b8:	f000 fda2 	bl	8007e00 <_fflush_r>
 80072bc:	2800      	cmp	r0, #0
 80072be:	d1ed      	bne.n	800729c <__swbuf_r+0x2a>
 80072c0:	68a3      	ldr	r3, [r4, #8]
 80072c2:	3b01      	subs	r3, #1
 80072c4:	60a3      	str	r3, [r4, #8]
 80072c6:	6823      	ldr	r3, [r4, #0]
 80072c8:	1c5a      	adds	r2, r3, #1
 80072ca:	6022      	str	r2, [r4, #0]
 80072cc:	701e      	strb	r6, [r3, #0]
 80072ce:	6962      	ldr	r2, [r4, #20]
 80072d0:	1c43      	adds	r3, r0, #1
 80072d2:	429a      	cmp	r2, r3
 80072d4:	d004      	beq.n	80072e0 <__swbuf_r+0x6e>
 80072d6:	89a3      	ldrh	r3, [r4, #12]
 80072d8:	07db      	lsls	r3, r3, #31
 80072da:	d5e1      	bpl.n	80072a0 <__swbuf_r+0x2e>
 80072dc:	2e0a      	cmp	r6, #10
 80072de:	d1df      	bne.n	80072a0 <__swbuf_r+0x2e>
 80072e0:	4621      	mov	r1, r4
 80072e2:	4628      	mov	r0, r5
 80072e4:	f000 fd8c 	bl	8007e00 <_fflush_r>
 80072e8:	2800      	cmp	r0, #0
 80072ea:	d0d9      	beq.n	80072a0 <__swbuf_r+0x2e>
 80072ec:	e7d6      	b.n	800729c <__swbuf_r+0x2a>
	...

080072f0 <__swsetup_r>:
 80072f0:	b538      	push	{r3, r4, r5, lr}
 80072f2:	4b29      	ldr	r3, [pc, #164]	@ (8007398 <__swsetup_r+0xa8>)
 80072f4:	4605      	mov	r5, r0
 80072f6:	6818      	ldr	r0, [r3, #0]
 80072f8:	460c      	mov	r4, r1
 80072fa:	b118      	cbz	r0, 8007304 <__swsetup_r+0x14>
 80072fc:	6a03      	ldr	r3, [r0, #32]
 80072fe:	b90b      	cbnz	r3, 8007304 <__swsetup_r+0x14>
 8007300:	f7ff fece 	bl	80070a0 <__sinit>
 8007304:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007308:	0719      	lsls	r1, r3, #28
 800730a:	d422      	bmi.n	8007352 <__swsetup_r+0x62>
 800730c:	06da      	lsls	r2, r3, #27
 800730e:	d407      	bmi.n	8007320 <__swsetup_r+0x30>
 8007310:	2209      	movs	r2, #9
 8007312:	602a      	str	r2, [r5, #0]
 8007314:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007318:	81a3      	strh	r3, [r4, #12]
 800731a:	f04f 30ff 	mov.w	r0, #4294967295
 800731e:	e033      	b.n	8007388 <__swsetup_r+0x98>
 8007320:	0758      	lsls	r0, r3, #29
 8007322:	d512      	bpl.n	800734a <__swsetup_r+0x5a>
 8007324:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007326:	b141      	cbz	r1, 800733a <__swsetup_r+0x4a>
 8007328:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800732c:	4299      	cmp	r1, r3
 800732e:	d002      	beq.n	8007336 <__swsetup_r+0x46>
 8007330:	4628      	mov	r0, r5
 8007332:	f000 f91b 	bl	800756c <_free_r>
 8007336:	2300      	movs	r3, #0
 8007338:	6363      	str	r3, [r4, #52]	@ 0x34
 800733a:	89a3      	ldrh	r3, [r4, #12]
 800733c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007340:	81a3      	strh	r3, [r4, #12]
 8007342:	2300      	movs	r3, #0
 8007344:	6063      	str	r3, [r4, #4]
 8007346:	6923      	ldr	r3, [r4, #16]
 8007348:	6023      	str	r3, [r4, #0]
 800734a:	89a3      	ldrh	r3, [r4, #12]
 800734c:	f043 0308 	orr.w	r3, r3, #8
 8007350:	81a3      	strh	r3, [r4, #12]
 8007352:	6923      	ldr	r3, [r4, #16]
 8007354:	b94b      	cbnz	r3, 800736a <__swsetup_r+0x7a>
 8007356:	89a3      	ldrh	r3, [r4, #12]
 8007358:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800735c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007360:	d003      	beq.n	800736a <__swsetup_r+0x7a>
 8007362:	4621      	mov	r1, r4
 8007364:	4628      	mov	r0, r5
 8007366:	f000 fd99 	bl	8007e9c <__smakebuf_r>
 800736a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800736e:	f013 0201 	ands.w	r2, r3, #1
 8007372:	d00a      	beq.n	800738a <__swsetup_r+0x9a>
 8007374:	2200      	movs	r2, #0
 8007376:	60a2      	str	r2, [r4, #8]
 8007378:	6962      	ldr	r2, [r4, #20]
 800737a:	4252      	negs	r2, r2
 800737c:	61a2      	str	r2, [r4, #24]
 800737e:	6922      	ldr	r2, [r4, #16]
 8007380:	b942      	cbnz	r2, 8007394 <__swsetup_r+0xa4>
 8007382:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007386:	d1c5      	bne.n	8007314 <__swsetup_r+0x24>
 8007388:	bd38      	pop	{r3, r4, r5, pc}
 800738a:	0799      	lsls	r1, r3, #30
 800738c:	bf58      	it	pl
 800738e:	6962      	ldrpl	r2, [r4, #20]
 8007390:	60a2      	str	r2, [r4, #8]
 8007392:	e7f4      	b.n	800737e <__swsetup_r+0x8e>
 8007394:	2000      	movs	r0, #0
 8007396:	e7f7      	b.n	8007388 <__swsetup_r+0x98>
 8007398:	2000001c 	.word	0x2000001c

0800739c <memset>:
 800739c:	4402      	add	r2, r0
 800739e:	4603      	mov	r3, r0
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d100      	bne.n	80073a6 <memset+0xa>
 80073a4:	4770      	bx	lr
 80073a6:	f803 1b01 	strb.w	r1, [r3], #1
 80073aa:	e7f9      	b.n	80073a0 <memset+0x4>

080073ac <_close_r>:
 80073ac:	b538      	push	{r3, r4, r5, lr}
 80073ae:	4d06      	ldr	r5, [pc, #24]	@ (80073c8 <_close_r+0x1c>)
 80073b0:	2300      	movs	r3, #0
 80073b2:	4604      	mov	r4, r0
 80073b4:	4608      	mov	r0, r1
 80073b6:	602b      	str	r3, [r5, #0]
 80073b8:	f7f9 fd81 	bl	8000ebe <_close>
 80073bc:	1c43      	adds	r3, r0, #1
 80073be:	d102      	bne.n	80073c6 <_close_r+0x1a>
 80073c0:	682b      	ldr	r3, [r5, #0]
 80073c2:	b103      	cbz	r3, 80073c6 <_close_r+0x1a>
 80073c4:	6023      	str	r3, [r4, #0]
 80073c6:	bd38      	pop	{r3, r4, r5, pc}
 80073c8:	20004480 	.word	0x20004480

080073cc <_reclaim_reent>:
 80073cc:	4b2d      	ldr	r3, [pc, #180]	@ (8007484 <_reclaim_reent+0xb8>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4283      	cmp	r3, r0
 80073d2:	b570      	push	{r4, r5, r6, lr}
 80073d4:	4604      	mov	r4, r0
 80073d6:	d053      	beq.n	8007480 <_reclaim_reent+0xb4>
 80073d8:	69c3      	ldr	r3, [r0, #28]
 80073da:	b31b      	cbz	r3, 8007424 <_reclaim_reent+0x58>
 80073dc:	68db      	ldr	r3, [r3, #12]
 80073de:	b163      	cbz	r3, 80073fa <_reclaim_reent+0x2e>
 80073e0:	2500      	movs	r5, #0
 80073e2:	69e3      	ldr	r3, [r4, #28]
 80073e4:	68db      	ldr	r3, [r3, #12]
 80073e6:	5959      	ldr	r1, [r3, r5]
 80073e8:	b9b1      	cbnz	r1, 8007418 <_reclaim_reent+0x4c>
 80073ea:	3504      	adds	r5, #4
 80073ec:	2d80      	cmp	r5, #128	@ 0x80
 80073ee:	d1f8      	bne.n	80073e2 <_reclaim_reent+0x16>
 80073f0:	69e3      	ldr	r3, [r4, #28]
 80073f2:	4620      	mov	r0, r4
 80073f4:	68d9      	ldr	r1, [r3, #12]
 80073f6:	f000 f8b9 	bl	800756c <_free_r>
 80073fa:	69e3      	ldr	r3, [r4, #28]
 80073fc:	6819      	ldr	r1, [r3, #0]
 80073fe:	b111      	cbz	r1, 8007406 <_reclaim_reent+0x3a>
 8007400:	4620      	mov	r0, r4
 8007402:	f000 f8b3 	bl	800756c <_free_r>
 8007406:	69e3      	ldr	r3, [r4, #28]
 8007408:	689d      	ldr	r5, [r3, #8]
 800740a:	b15d      	cbz	r5, 8007424 <_reclaim_reent+0x58>
 800740c:	4629      	mov	r1, r5
 800740e:	4620      	mov	r0, r4
 8007410:	682d      	ldr	r5, [r5, #0]
 8007412:	f000 f8ab 	bl	800756c <_free_r>
 8007416:	e7f8      	b.n	800740a <_reclaim_reent+0x3e>
 8007418:	680e      	ldr	r6, [r1, #0]
 800741a:	4620      	mov	r0, r4
 800741c:	f000 f8a6 	bl	800756c <_free_r>
 8007420:	4631      	mov	r1, r6
 8007422:	e7e1      	b.n	80073e8 <_reclaim_reent+0x1c>
 8007424:	6961      	ldr	r1, [r4, #20]
 8007426:	b111      	cbz	r1, 800742e <_reclaim_reent+0x62>
 8007428:	4620      	mov	r0, r4
 800742a:	f000 f89f 	bl	800756c <_free_r>
 800742e:	69e1      	ldr	r1, [r4, #28]
 8007430:	b111      	cbz	r1, 8007438 <_reclaim_reent+0x6c>
 8007432:	4620      	mov	r0, r4
 8007434:	f000 f89a 	bl	800756c <_free_r>
 8007438:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800743a:	b111      	cbz	r1, 8007442 <_reclaim_reent+0x76>
 800743c:	4620      	mov	r0, r4
 800743e:	f000 f895 	bl	800756c <_free_r>
 8007442:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007444:	b111      	cbz	r1, 800744c <_reclaim_reent+0x80>
 8007446:	4620      	mov	r0, r4
 8007448:	f000 f890 	bl	800756c <_free_r>
 800744c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800744e:	b111      	cbz	r1, 8007456 <_reclaim_reent+0x8a>
 8007450:	4620      	mov	r0, r4
 8007452:	f000 f88b 	bl	800756c <_free_r>
 8007456:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8007458:	b111      	cbz	r1, 8007460 <_reclaim_reent+0x94>
 800745a:	4620      	mov	r0, r4
 800745c:	f000 f886 	bl	800756c <_free_r>
 8007460:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8007462:	b111      	cbz	r1, 800746a <_reclaim_reent+0x9e>
 8007464:	4620      	mov	r0, r4
 8007466:	f000 f881 	bl	800756c <_free_r>
 800746a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800746c:	b111      	cbz	r1, 8007474 <_reclaim_reent+0xa8>
 800746e:	4620      	mov	r0, r4
 8007470:	f000 f87c 	bl	800756c <_free_r>
 8007474:	6a23      	ldr	r3, [r4, #32]
 8007476:	b11b      	cbz	r3, 8007480 <_reclaim_reent+0xb4>
 8007478:	4620      	mov	r0, r4
 800747a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800747e:	4718      	bx	r3
 8007480:	bd70      	pop	{r4, r5, r6, pc}
 8007482:	bf00      	nop
 8007484:	2000001c 	.word	0x2000001c

08007488 <_lseek_r>:
 8007488:	b538      	push	{r3, r4, r5, lr}
 800748a:	4d07      	ldr	r5, [pc, #28]	@ (80074a8 <_lseek_r+0x20>)
 800748c:	4604      	mov	r4, r0
 800748e:	4608      	mov	r0, r1
 8007490:	4611      	mov	r1, r2
 8007492:	2200      	movs	r2, #0
 8007494:	602a      	str	r2, [r5, #0]
 8007496:	461a      	mov	r2, r3
 8007498:	f7f9 fd38 	bl	8000f0c <_lseek>
 800749c:	1c43      	adds	r3, r0, #1
 800749e:	d102      	bne.n	80074a6 <_lseek_r+0x1e>
 80074a0:	682b      	ldr	r3, [r5, #0]
 80074a2:	b103      	cbz	r3, 80074a6 <_lseek_r+0x1e>
 80074a4:	6023      	str	r3, [r4, #0]
 80074a6:	bd38      	pop	{r3, r4, r5, pc}
 80074a8:	20004480 	.word	0x20004480

080074ac <_read_r>:
 80074ac:	b538      	push	{r3, r4, r5, lr}
 80074ae:	4d07      	ldr	r5, [pc, #28]	@ (80074cc <_read_r+0x20>)
 80074b0:	4604      	mov	r4, r0
 80074b2:	4608      	mov	r0, r1
 80074b4:	4611      	mov	r1, r2
 80074b6:	2200      	movs	r2, #0
 80074b8:	602a      	str	r2, [r5, #0]
 80074ba:	461a      	mov	r2, r3
 80074bc:	f7f9 fce2 	bl	8000e84 <_read>
 80074c0:	1c43      	adds	r3, r0, #1
 80074c2:	d102      	bne.n	80074ca <_read_r+0x1e>
 80074c4:	682b      	ldr	r3, [r5, #0]
 80074c6:	b103      	cbz	r3, 80074ca <_read_r+0x1e>
 80074c8:	6023      	str	r3, [r4, #0]
 80074ca:	bd38      	pop	{r3, r4, r5, pc}
 80074cc:	20004480 	.word	0x20004480

080074d0 <_write_r>:
 80074d0:	b538      	push	{r3, r4, r5, lr}
 80074d2:	4d07      	ldr	r5, [pc, #28]	@ (80074f0 <_write_r+0x20>)
 80074d4:	4604      	mov	r4, r0
 80074d6:	4608      	mov	r0, r1
 80074d8:	4611      	mov	r1, r2
 80074da:	2200      	movs	r2, #0
 80074dc:	602a      	str	r2, [r5, #0]
 80074de:	461a      	mov	r2, r3
 80074e0:	f7f9 fa12 	bl	8000908 <_write>
 80074e4:	1c43      	adds	r3, r0, #1
 80074e6:	d102      	bne.n	80074ee <_write_r+0x1e>
 80074e8:	682b      	ldr	r3, [r5, #0]
 80074ea:	b103      	cbz	r3, 80074ee <_write_r+0x1e>
 80074ec:	6023      	str	r3, [r4, #0]
 80074ee:	bd38      	pop	{r3, r4, r5, pc}
 80074f0:	20004480 	.word	0x20004480

080074f4 <__errno>:
 80074f4:	4b01      	ldr	r3, [pc, #4]	@ (80074fc <__errno+0x8>)
 80074f6:	6818      	ldr	r0, [r3, #0]
 80074f8:	4770      	bx	lr
 80074fa:	bf00      	nop
 80074fc:	2000001c 	.word	0x2000001c

08007500 <__libc_init_array>:
 8007500:	b570      	push	{r4, r5, r6, lr}
 8007502:	4d0d      	ldr	r5, [pc, #52]	@ (8007538 <__libc_init_array+0x38>)
 8007504:	4c0d      	ldr	r4, [pc, #52]	@ (800753c <__libc_init_array+0x3c>)
 8007506:	1b64      	subs	r4, r4, r5
 8007508:	10a4      	asrs	r4, r4, #2
 800750a:	2600      	movs	r6, #0
 800750c:	42a6      	cmp	r6, r4
 800750e:	d109      	bne.n	8007524 <__libc_init_array+0x24>
 8007510:	4d0b      	ldr	r5, [pc, #44]	@ (8007540 <__libc_init_array+0x40>)
 8007512:	4c0c      	ldr	r4, [pc, #48]	@ (8007544 <__libc_init_array+0x44>)
 8007514:	f000 fd30 	bl	8007f78 <_init>
 8007518:	1b64      	subs	r4, r4, r5
 800751a:	10a4      	asrs	r4, r4, #2
 800751c:	2600      	movs	r6, #0
 800751e:	42a6      	cmp	r6, r4
 8007520:	d105      	bne.n	800752e <__libc_init_array+0x2e>
 8007522:	bd70      	pop	{r4, r5, r6, pc}
 8007524:	f855 3b04 	ldr.w	r3, [r5], #4
 8007528:	4798      	blx	r3
 800752a:	3601      	adds	r6, #1
 800752c:	e7ee      	b.n	800750c <__libc_init_array+0xc>
 800752e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007532:	4798      	blx	r3
 8007534:	3601      	adds	r6, #1
 8007536:	e7f2      	b.n	800751e <__libc_init_array+0x1e>
 8007538:	08008200 	.word	0x08008200
 800753c:	08008200 	.word	0x08008200
 8007540:	08008200 	.word	0x08008200
 8007544:	08008204 	.word	0x08008204

08007548 <__retarget_lock_init_recursive>:
 8007548:	4770      	bx	lr

0800754a <__retarget_lock_acquire_recursive>:
 800754a:	4770      	bx	lr

0800754c <__retarget_lock_release_recursive>:
 800754c:	4770      	bx	lr

0800754e <memcpy>:
 800754e:	440a      	add	r2, r1
 8007550:	4291      	cmp	r1, r2
 8007552:	f100 33ff 	add.w	r3, r0, #4294967295
 8007556:	d100      	bne.n	800755a <memcpy+0xc>
 8007558:	4770      	bx	lr
 800755a:	b510      	push	{r4, lr}
 800755c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007560:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007564:	4291      	cmp	r1, r2
 8007566:	d1f9      	bne.n	800755c <memcpy+0xe>
 8007568:	bd10      	pop	{r4, pc}
	...

0800756c <_free_r>:
 800756c:	b538      	push	{r3, r4, r5, lr}
 800756e:	4605      	mov	r5, r0
 8007570:	2900      	cmp	r1, #0
 8007572:	d041      	beq.n	80075f8 <_free_r+0x8c>
 8007574:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007578:	1f0c      	subs	r4, r1, #4
 800757a:	2b00      	cmp	r3, #0
 800757c:	bfb8      	it	lt
 800757e:	18e4      	addlt	r4, r4, r3
 8007580:	f000 f8e0 	bl	8007744 <__malloc_lock>
 8007584:	4a1d      	ldr	r2, [pc, #116]	@ (80075fc <_free_r+0x90>)
 8007586:	6813      	ldr	r3, [r2, #0]
 8007588:	b933      	cbnz	r3, 8007598 <_free_r+0x2c>
 800758a:	6063      	str	r3, [r4, #4]
 800758c:	6014      	str	r4, [r2, #0]
 800758e:	4628      	mov	r0, r5
 8007590:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007594:	f000 b8dc 	b.w	8007750 <__malloc_unlock>
 8007598:	42a3      	cmp	r3, r4
 800759a:	d908      	bls.n	80075ae <_free_r+0x42>
 800759c:	6820      	ldr	r0, [r4, #0]
 800759e:	1821      	adds	r1, r4, r0
 80075a0:	428b      	cmp	r3, r1
 80075a2:	bf01      	itttt	eq
 80075a4:	6819      	ldreq	r1, [r3, #0]
 80075a6:	685b      	ldreq	r3, [r3, #4]
 80075a8:	1809      	addeq	r1, r1, r0
 80075aa:	6021      	streq	r1, [r4, #0]
 80075ac:	e7ed      	b.n	800758a <_free_r+0x1e>
 80075ae:	461a      	mov	r2, r3
 80075b0:	685b      	ldr	r3, [r3, #4]
 80075b2:	b10b      	cbz	r3, 80075b8 <_free_r+0x4c>
 80075b4:	42a3      	cmp	r3, r4
 80075b6:	d9fa      	bls.n	80075ae <_free_r+0x42>
 80075b8:	6811      	ldr	r1, [r2, #0]
 80075ba:	1850      	adds	r0, r2, r1
 80075bc:	42a0      	cmp	r0, r4
 80075be:	d10b      	bne.n	80075d8 <_free_r+0x6c>
 80075c0:	6820      	ldr	r0, [r4, #0]
 80075c2:	4401      	add	r1, r0
 80075c4:	1850      	adds	r0, r2, r1
 80075c6:	4283      	cmp	r3, r0
 80075c8:	6011      	str	r1, [r2, #0]
 80075ca:	d1e0      	bne.n	800758e <_free_r+0x22>
 80075cc:	6818      	ldr	r0, [r3, #0]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	6053      	str	r3, [r2, #4]
 80075d2:	4408      	add	r0, r1
 80075d4:	6010      	str	r0, [r2, #0]
 80075d6:	e7da      	b.n	800758e <_free_r+0x22>
 80075d8:	d902      	bls.n	80075e0 <_free_r+0x74>
 80075da:	230c      	movs	r3, #12
 80075dc:	602b      	str	r3, [r5, #0]
 80075de:	e7d6      	b.n	800758e <_free_r+0x22>
 80075e0:	6820      	ldr	r0, [r4, #0]
 80075e2:	1821      	adds	r1, r4, r0
 80075e4:	428b      	cmp	r3, r1
 80075e6:	bf04      	itt	eq
 80075e8:	6819      	ldreq	r1, [r3, #0]
 80075ea:	685b      	ldreq	r3, [r3, #4]
 80075ec:	6063      	str	r3, [r4, #4]
 80075ee:	bf04      	itt	eq
 80075f0:	1809      	addeq	r1, r1, r0
 80075f2:	6021      	streq	r1, [r4, #0]
 80075f4:	6054      	str	r4, [r2, #4]
 80075f6:	e7ca      	b.n	800758e <_free_r+0x22>
 80075f8:	bd38      	pop	{r3, r4, r5, pc}
 80075fa:	bf00      	nop
 80075fc:	2000448c 	.word	0x2000448c

08007600 <sbrk_aligned>:
 8007600:	b570      	push	{r4, r5, r6, lr}
 8007602:	4e0f      	ldr	r6, [pc, #60]	@ (8007640 <sbrk_aligned+0x40>)
 8007604:	460c      	mov	r4, r1
 8007606:	6831      	ldr	r1, [r6, #0]
 8007608:	4605      	mov	r5, r0
 800760a:	b911      	cbnz	r1, 8007612 <sbrk_aligned+0x12>
 800760c:	f000 fca4 	bl	8007f58 <_sbrk_r>
 8007610:	6030      	str	r0, [r6, #0]
 8007612:	4621      	mov	r1, r4
 8007614:	4628      	mov	r0, r5
 8007616:	f000 fc9f 	bl	8007f58 <_sbrk_r>
 800761a:	1c43      	adds	r3, r0, #1
 800761c:	d103      	bne.n	8007626 <sbrk_aligned+0x26>
 800761e:	f04f 34ff 	mov.w	r4, #4294967295
 8007622:	4620      	mov	r0, r4
 8007624:	bd70      	pop	{r4, r5, r6, pc}
 8007626:	1cc4      	adds	r4, r0, #3
 8007628:	f024 0403 	bic.w	r4, r4, #3
 800762c:	42a0      	cmp	r0, r4
 800762e:	d0f8      	beq.n	8007622 <sbrk_aligned+0x22>
 8007630:	1a21      	subs	r1, r4, r0
 8007632:	4628      	mov	r0, r5
 8007634:	f000 fc90 	bl	8007f58 <_sbrk_r>
 8007638:	3001      	adds	r0, #1
 800763a:	d1f2      	bne.n	8007622 <sbrk_aligned+0x22>
 800763c:	e7ef      	b.n	800761e <sbrk_aligned+0x1e>
 800763e:	bf00      	nop
 8007640:	20004488 	.word	0x20004488

08007644 <_malloc_r>:
 8007644:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007648:	1ccd      	adds	r5, r1, #3
 800764a:	f025 0503 	bic.w	r5, r5, #3
 800764e:	3508      	adds	r5, #8
 8007650:	2d0c      	cmp	r5, #12
 8007652:	bf38      	it	cc
 8007654:	250c      	movcc	r5, #12
 8007656:	2d00      	cmp	r5, #0
 8007658:	4606      	mov	r6, r0
 800765a:	db01      	blt.n	8007660 <_malloc_r+0x1c>
 800765c:	42a9      	cmp	r1, r5
 800765e:	d904      	bls.n	800766a <_malloc_r+0x26>
 8007660:	230c      	movs	r3, #12
 8007662:	6033      	str	r3, [r6, #0]
 8007664:	2000      	movs	r0, #0
 8007666:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800766a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007740 <_malloc_r+0xfc>
 800766e:	f000 f869 	bl	8007744 <__malloc_lock>
 8007672:	f8d8 3000 	ldr.w	r3, [r8]
 8007676:	461c      	mov	r4, r3
 8007678:	bb44      	cbnz	r4, 80076cc <_malloc_r+0x88>
 800767a:	4629      	mov	r1, r5
 800767c:	4630      	mov	r0, r6
 800767e:	f7ff ffbf 	bl	8007600 <sbrk_aligned>
 8007682:	1c43      	adds	r3, r0, #1
 8007684:	4604      	mov	r4, r0
 8007686:	d158      	bne.n	800773a <_malloc_r+0xf6>
 8007688:	f8d8 4000 	ldr.w	r4, [r8]
 800768c:	4627      	mov	r7, r4
 800768e:	2f00      	cmp	r7, #0
 8007690:	d143      	bne.n	800771a <_malloc_r+0xd6>
 8007692:	2c00      	cmp	r4, #0
 8007694:	d04b      	beq.n	800772e <_malloc_r+0xea>
 8007696:	6823      	ldr	r3, [r4, #0]
 8007698:	4639      	mov	r1, r7
 800769a:	4630      	mov	r0, r6
 800769c:	eb04 0903 	add.w	r9, r4, r3
 80076a0:	f000 fc5a 	bl	8007f58 <_sbrk_r>
 80076a4:	4581      	cmp	r9, r0
 80076a6:	d142      	bne.n	800772e <_malloc_r+0xea>
 80076a8:	6821      	ldr	r1, [r4, #0]
 80076aa:	1a6d      	subs	r5, r5, r1
 80076ac:	4629      	mov	r1, r5
 80076ae:	4630      	mov	r0, r6
 80076b0:	f7ff ffa6 	bl	8007600 <sbrk_aligned>
 80076b4:	3001      	adds	r0, #1
 80076b6:	d03a      	beq.n	800772e <_malloc_r+0xea>
 80076b8:	6823      	ldr	r3, [r4, #0]
 80076ba:	442b      	add	r3, r5
 80076bc:	6023      	str	r3, [r4, #0]
 80076be:	f8d8 3000 	ldr.w	r3, [r8]
 80076c2:	685a      	ldr	r2, [r3, #4]
 80076c4:	bb62      	cbnz	r2, 8007720 <_malloc_r+0xdc>
 80076c6:	f8c8 7000 	str.w	r7, [r8]
 80076ca:	e00f      	b.n	80076ec <_malloc_r+0xa8>
 80076cc:	6822      	ldr	r2, [r4, #0]
 80076ce:	1b52      	subs	r2, r2, r5
 80076d0:	d420      	bmi.n	8007714 <_malloc_r+0xd0>
 80076d2:	2a0b      	cmp	r2, #11
 80076d4:	d917      	bls.n	8007706 <_malloc_r+0xc2>
 80076d6:	1961      	adds	r1, r4, r5
 80076d8:	42a3      	cmp	r3, r4
 80076da:	6025      	str	r5, [r4, #0]
 80076dc:	bf18      	it	ne
 80076de:	6059      	strne	r1, [r3, #4]
 80076e0:	6863      	ldr	r3, [r4, #4]
 80076e2:	bf08      	it	eq
 80076e4:	f8c8 1000 	streq.w	r1, [r8]
 80076e8:	5162      	str	r2, [r4, r5]
 80076ea:	604b      	str	r3, [r1, #4]
 80076ec:	4630      	mov	r0, r6
 80076ee:	f000 f82f 	bl	8007750 <__malloc_unlock>
 80076f2:	f104 000b 	add.w	r0, r4, #11
 80076f6:	1d23      	adds	r3, r4, #4
 80076f8:	f020 0007 	bic.w	r0, r0, #7
 80076fc:	1ac2      	subs	r2, r0, r3
 80076fe:	bf1c      	itt	ne
 8007700:	1a1b      	subne	r3, r3, r0
 8007702:	50a3      	strne	r3, [r4, r2]
 8007704:	e7af      	b.n	8007666 <_malloc_r+0x22>
 8007706:	6862      	ldr	r2, [r4, #4]
 8007708:	42a3      	cmp	r3, r4
 800770a:	bf0c      	ite	eq
 800770c:	f8c8 2000 	streq.w	r2, [r8]
 8007710:	605a      	strne	r2, [r3, #4]
 8007712:	e7eb      	b.n	80076ec <_malloc_r+0xa8>
 8007714:	4623      	mov	r3, r4
 8007716:	6864      	ldr	r4, [r4, #4]
 8007718:	e7ae      	b.n	8007678 <_malloc_r+0x34>
 800771a:	463c      	mov	r4, r7
 800771c:	687f      	ldr	r7, [r7, #4]
 800771e:	e7b6      	b.n	800768e <_malloc_r+0x4a>
 8007720:	461a      	mov	r2, r3
 8007722:	685b      	ldr	r3, [r3, #4]
 8007724:	42a3      	cmp	r3, r4
 8007726:	d1fb      	bne.n	8007720 <_malloc_r+0xdc>
 8007728:	2300      	movs	r3, #0
 800772a:	6053      	str	r3, [r2, #4]
 800772c:	e7de      	b.n	80076ec <_malloc_r+0xa8>
 800772e:	230c      	movs	r3, #12
 8007730:	6033      	str	r3, [r6, #0]
 8007732:	4630      	mov	r0, r6
 8007734:	f000 f80c 	bl	8007750 <__malloc_unlock>
 8007738:	e794      	b.n	8007664 <_malloc_r+0x20>
 800773a:	6005      	str	r5, [r0, #0]
 800773c:	e7d6      	b.n	80076ec <_malloc_r+0xa8>
 800773e:	bf00      	nop
 8007740:	2000448c 	.word	0x2000448c

08007744 <__malloc_lock>:
 8007744:	4801      	ldr	r0, [pc, #4]	@ (800774c <__malloc_lock+0x8>)
 8007746:	f7ff bf00 	b.w	800754a <__retarget_lock_acquire_recursive>
 800774a:	bf00      	nop
 800774c:	20004484 	.word	0x20004484

08007750 <__malloc_unlock>:
 8007750:	4801      	ldr	r0, [pc, #4]	@ (8007758 <__malloc_unlock+0x8>)
 8007752:	f7ff befb 	b.w	800754c <__retarget_lock_release_recursive>
 8007756:	bf00      	nop
 8007758:	20004484 	.word	0x20004484

0800775c <__sfputc_r>:
 800775c:	6893      	ldr	r3, [r2, #8]
 800775e:	3b01      	subs	r3, #1
 8007760:	2b00      	cmp	r3, #0
 8007762:	b410      	push	{r4}
 8007764:	6093      	str	r3, [r2, #8]
 8007766:	da08      	bge.n	800777a <__sfputc_r+0x1e>
 8007768:	6994      	ldr	r4, [r2, #24]
 800776a:	42a3      	cmp	r3, r4
 800776c:	db01      	blt.n	8007772 <__sfputc_r+0x16>
 800776e:	290a      	cmp	r1, #10
 8007770:	d103      	bne.n	800777a <__sfputc_r+0x1e>
 8007772:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007776:	f7ff bd7c 	b.w	8007272 <__swbuf_r>
 800777a:	6813      	ldr	r3, [r2, #0]
 800777c:	1c58      	adds	r0, r3, #1
 800777e:	6010      	str	r0, [r2, #0]
 8007780:	7019      	strb	r1, [r3, #0]
 8007782:	4608      	mov	r0, r1
 8007784:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007788:	4770      	bx	lr

0800778a <__sfputs_r>:
 800778a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800778c:	4606      	mov	r6, r0
 800778e:	460f      	mov	r7, r1
 8007790:	4614      	mov	r4, r2
 8007792:	18d5      	adds	r5, r2, r3
 8007794:	42ac      	cmp	r4, r5
 8007796:	d101      	bne.n	800779c <__sfputs_r+0x12>
 8007798:	2000      	movs	r0, #0
 800779a:	e007      	b.n	80077ac <__sfputs_r+0x22>
 800779c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077a0:	463a      	mov	r2, r7
 80077a2:	4630      	mov	r0, r6
 80077a4:	f7ff ffda 	bl	800775c <__sfputc_r>
 80077a8:	1c43      	adds	r3, r0, #1
 80077aa:	d1f3      	bne.n	8007794 <__sfputs_r+0xa>
 80077ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080077b0 <_vfiprintf_r>:
 80077b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077b4:	460d      	mov	r5, r1
 80077b6:	b09d      	sub	sp, #116	@ 0x74
 80077b8:	4614      	mov	r4, r2
 80077ba:	4698      	mov	r8, r3
 80077bc:	4606      	mov	r6, r0
 80077be:	b118      	cbz	r0, 80077c8 <_vfiprintf_r+0x18>
 80077c0:	6a03      	ldr	r3, [r0, #32]
 80077c2:	b90b      	cbnz	r3, 80077c8 <_vfiprintf_r+0x18>
 80077c4:	f7ff fc6c 	bl	80070a0 <__sinit>
 80077c8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077ca:	07d9      	lsls	r1, r3, #31
 80077cc:	d405      	bmi.n	80077da <_vfiprintf_r+0x2a>
 80077ce:	89ab      	ldrh	r3, [r5, #12]
 80077d0:	059a      	lsls	r2, r3, #22
 80077d2:	d402      	bmi.n	80077da <_vfiprintf_r+0x2a>
 80077d4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80077d6:	f7ff feb8 	bl	800754a <__retarget_lock_acquire_recursive>
 80077da:	89ab      	ldrh	r3, [r5, #12]
 80077dc:	071b      	lsls	r3, r3, #28
 80077de:	d501      	bpl.n	80077e4 <_vfiprintf_r+0x34>
 80077e0:	692b      	ldr	r3, [r5, #16]
 80077e2:	b99b      	cbnz	r3, 800780c <_vfiprintf_r+0x5c>
 80077e4:	4629      	mov	r1, r5
 80077e6:	4630      	mov	r0, r6
 80077e8:	f7ff fd82 	bl	80072f0 <__swsetup_r>
 80077ec:	b170      	cbz	r0, 800780c <_vfiprintf_r+0x5c>
 80077ee:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80077f0:	07dc      	lsls	r4, r3, #31
 80077f2:	d504      	bpl.n	80077fe <_vfiprintf_r+0x4e>
 80077f4:	f04f 30ff 	mov.w	r0, #4294967295
 80077f8:	b01d      	add	sp, #116	@ 0x74
 80077fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077fe:	89ab      	ldrh	r3, [r5, #12]
 8007800:	0598      	lsls	r0, r3, #22
 8007802:	d4f7      	bmi.n	80077f4 <_vfiprintf_r+0x44>
 8007804:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007806:	f7ff fea1 	bl	800754c <__retarget_lock_release_recursive>
 800780a:	e7f3      	b.n	80077f4 <_vfiprintf_r+0x44>
 800780c:	2300      	movs	r3, #0
 800780e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007810:	2320      	movs	r3, #32
 8007812:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007816:	f8cd 800c 	str.w	r8, [sp, #12]
 800781a:	2330      	movs	r3, #48	@ 0x30
 800781c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80079cc <_vfiprintf_r+0x21c>
 8007820:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007824:	f04f 0901 	mov.w	r9, #1
 8007828:	4623      	mov	r3, r4
 800782a:	469a      	mov	sl, r3
 800782c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007830:	b10a      	cbz	r2, 8007836 <_vfiprintf_r+0x86>
 8007832:	2a25      	cmp	r2, #37	@ 0x25
 8007834:	d1f9      	bne.n	800782a <_vfiprintf_r+0x7a>
 8007836:	ebba 0b04 	subs.w	fp, sl, r4
 800783a:	d00b      	beq.n	8007854 <_vfiprintf_r+0xa4>
 800783c:	465b      	mov	r3, fp
 800783e:	4622      	mov	r2, r4
 8007840:	4629      	mov	r1, r5
 8007842:	4630      	mov	r0, r6
 8007844:	f7ff ffa1 	bl	800778a <__sfputs_r>
 8007848:	3001      	adds	r0, #1
 800784a:	f000 80a7 	beq.w	800799c <_vfiprintf_r+0x1ec>
 800784e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007850:	445a      	add	r2, fp
 8007852:	9209      	str	r2, [sp, #36]	@ 0x24
 8007854:	f89a 3000 	ldrb.w	r3, [sl]
 8007858:	2b00      	cmp	r3, #0
 800785a:	f000 809f 	beq.w	800799c <_vfiprintf_r+0x1ec>
 800785e:	2300      	movs	r3, #0
 8007860:	f04f 32ff 	mov.w	r2, #4294967295
 8007864:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007868:	f10a 0a01 	add.w	sl, sl, #1
 800786c:	9304      	str	r3, [sp, #16]
 800786e:	9307      	str	r3, [sp, #28]
 8007870:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007874:	931a      	str	r3, [sp, #104]	@ 0x68
 8007876:	4654      	mov	r4, sl
 8007878:	2205      	movs	r2, #5
 800787a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800787e:	4853      	ldr	r0, [pc, #332]	@ (80079cc <_vfiprintf_r+0x21c>)
 8007880:	f7f8 fcae 	bl	80001e0 <memchr>
 8007884:	9a04      	ldr	r2, [sp, #16]
 8007886:	b9d8      	cbnz	r0, 80078c0 <_vfiprintf_r+0x110>
 8007888:	06d1      	lsls	r1, r2, #27
 800788a:	bf44      	itt	mi
 800788c:	2320      	movmi	r3, #32
 800788e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007892:	0713      	lsls	r3, r2, #28
 8007894:	bf44      	itt	mi
 8007896:	232b      	movmi	r3, #43	@ 0x2b
 8007898:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800789c:	f89a 3000 	ldrb.w	r3, [sl]
 80078a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80078a2:	d015      	beq.n	80078d0 <_vfiprintf_r+0x120>
 80078a4:	9a07      	ldr	r2, [sp, #28]
 80078a6:	4654      	mov	r4, sl
 80078a8:	2000      	movs	r0, #0
 80078aa:	f04f 0c0a 	mov.w	ip, #10
 80078ae:	4621      	mov	r1, r4
 80078b0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80078b4:	3b30      	subs	r3, #48	@ 0x30
 80078b6:	2b09      	cmp	r3, #9
 80078b8:	d94b      	bls.n	8007952 <_vfiprintf_r+0x1a2>
 80078ba:	b1b0      	cbz	r0, 80078ea <_vfiprintf_r+0x13a>
 80078bc:	9207      	str	r2, [sp, #28]
 80078be:	e014      	b.n	80078ea <_vfiprintf_r+0x13a>
 80078c0:	eba0 0308 	sub.w	r3, r0, r8
 80078c4:	fa09 f303 	lsl.w	r3, r9, r3
 80078c8:	4313      	orrs	r3, r2
 80078ca:	9304      	str	r3, [sp, #16]
 80078cc:	46a2      	mov	sl, r4
 80078ce:	e7d2      	b.n	8007876 <_vfiprintf_r+0xc6>
 80078d0:	9b03      	ldr	r3, [sp, #12]
 80078d2:	1d19      	adds	r1, r3, #4
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	9103      	str	r1, [sp, #12]
 80078d8:	2b00      	cmp	r3, #0
 80078da:	bfbb      	ittet	lt
 80078dc:	425b      	neglt	r3, r3
 80078de:	f042 0202 	orrlt.w	r2, r2, #2
 80078e2:	9307      	strge	r3, [sp, #28]
 80078e4:	9307      	strlt	r3, [sp, #28]
 80078e6:	bfb8      	it	lt
 80078e8:	9204      	strlt	r2, [sp, #16]
 80078ea:	7823      	ldrb	r3, [r4, #0]
 80078ec:	2b2e      	cmp	r3, #46	@ 0x2e
 80078ee:	d10a      	bne.n	8007906 <_vfiprintf_r+0x156>
 80078f0:	7863      	ldrb	r3, [r4, #1]
 80078f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80078f4:	d132      	bne.n	800795c <_vfiprintf_r+0x1ac>
 80078f6:	9b03      	ldr	r3, [sp, #12]
 80078f8:	1d1a      	adds	r2, r3, #4
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	9203      	str	r2, [sp, #12]
 80078fe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007902:	3402      	adds	r4, #2
 8007904:	9305      	str	r3, [sp, #20]
 8007906:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80079dc <_vfiprintf_r+0x22c>
 800790a:	7821      	ldrb	r1, [r4, #0]
 800790c:	2203      	movs	r2, #3
 800790e:	4650      	mov	r0, sl
 8007910:	f7f8 fc66 	bl	80001e0 <memchr>
 8007914:	b138      	cbz	r0, 8007926 <_vfiprintf_r+0x176>
 8007916:	9b04      	ldr	r3, [sp, #16]
 8007918:	eba0 000a 	sub.w	r0, r0, sl
 800791c:	2240      	movs	r2, #64	@ 0x40
 800791e:	4082      	lsls	r2, r0
 8007920:	4313      	orrs	r3, r2
 8007922:	3401      	adds	r4, #1
 8007924:	9304      	str	r3, [sp, #16]
 8007926:	f814 1b01 	ldrb.w	r1, [r4], #1
 800792a:	4829      	ldr	r0, [pc, #164]	@ (80079d0 <_vfiprintf_r+0x220>)
 800792c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007930:	2206      	movs	r2, #6
 8007932:	f7f8 fc55 	bl	80001e0 <memchr>
 8007936:	2800      	cmp	r0, #0
 8007938:	d03f      	beq.n	80079ba <_vfiprintf_r+0x20a>
 800793a:	4b26      	ldr	r3, [pc, #152]	@ (80079d4 <_vfiprintf_r+0x224>)
 800793c:	bb1b      	cbnz	r3, 8007986 <_vfiprintf_r+0x1d6>
 800793e:	9b03      	ldr	r3, [sp, #12]
 8007940:	3307      	adds	r3, #7
 8007942:	f023 0307 	bic.w	r3, r3, #7
 8007946:	3308      	adds	r3, #8
 8007948:	9303      	str	r3, [sp, #12]
 800794a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800794c:	443b      	add	r3, r7
 800794e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007950:	e76a      	b.n	8007828 <_vfiprintf_r+0x78>
 8007952:	fb0c 3202 	mla	r2, ip, r2, r3
 8007956:	460c      	mov	r4, r1
 8007958:	2001      	movs	r0, #1
 800795a:	e7a8      	b.n	80078ae <_vfiprintf_r+0xfe>
 800795c:	2300      	movs	r3, #0
 800795e:	3401      	adds	r4, #1
 8007960:	9305      	str	r3, [sp, #20]
 8007962:	4619      	mov	r1, r3
 8007964:	f04f 0c0a 	mov.w	ip, #10
 8007968:	4620      	mov	r0, r4
 800796a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800796e:	3a30      	subs	r2, #48	@ 0x30
 8007970:	2a09      	cmp	r2, #9
 8007972:	d903      	bls.n	800797c <_vfiprintf_r+0x1cc>
 8007974:	2b00      	cmp	r3, #0
 8007976:	d0c6      	beq.n	8007906 <_vfiprintf_r+0x156>
 8007978:	9105      	str	r1, [sp, #20]
 800797a:	e7c4      	b.n	8007906 <_vfiprintf_r+0x156>
 800797c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007980:	4604      	mov	r4, r0
 8007982:	2301      	movs	r3, #1
 8007984:	e7f0      	b.n	8007968 <_vfiprintf_r+0x1b8>
 8007986:	ab03      	add	r3, sp, #12
 8007988:	9300      	str	r3, [sp, #0]
 800798a:	462a      	mov	r2, r5
 800798c:	4b12      	ldr	r3, [pc, #72]	@ (80079d8 <_vfiprintf_r+0x228>)
 800798e:	a904      	add	r1, sp, #16
 8007990:	4630      	mov	r0, r6
 8007992:	f3af 8000 	nop.w
 8007996:	4607      	mov	r7, r0
 8007998:	1c78      	adds	r0, r7, #1
 800799a:	d1d6      	bne.n	800794a <_vfiprintf_r+0x19a>
 800799c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800799e:	07d9      	lsls	r1, r3, #31
 80079a0:	d405      	bmi.n	80079ae <_vfiprintf_r+0x1fe>
 80079a2:	89ab      	ldrh	r3, [r5, #12]
 80079a4:	059a      	lsls	r2, r3, #22
 80079a6:	d402      	bmi.n	80079ae <_vfiprintf_r+0x1fe>
 80079a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80079aa:	f7ff fdcf 	bl	800754c <__retarget_lock_release_recursive>
 80079ae:	89ab      	ldrh	r3, [r5, #12]
 80079b0:	065b      	lsls	r3, r3, #25
 80079b2:	f53f af1f 	bmi.w	80077f4 <_vfiprintf_r+0x44>
 80079b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80079b8:	e71e      	b.n	80077f8 <_vfiprintf_r+0x48>
 80079ba:	ab03      	add	r3, sp, #12
 80079bc:	9300      	str	r3, [sp, #0]
 80079be:	462a      	mov	r2, r5
 80079c0:	4b05      	ldr	r3, [pc, #20]	@ (80079d8 <_vfiprintf_r+0x228>)
 80079c2:	a904      	add	r1, sp, #16
 80079c4:	4630      	mov	r0, r6
 80079c6:	f000 f879 	bl	8007abc <_printf_i>
 80079ca:	e7e4      	b.n	8007996 <_vfiprintf_r+0x1e6>
 80079cc:	080081c4 	.word	0x080081c4
 80079d0:	080081ce 	.word	0x080081ce
 80079d4:	00000000 	.word	0x00000000
 80079d8:	0800778b 	.word	0x0800778b
 80079dc:	080081ca 	.word	0x080081ca

080079e0 <_printf_common>:
 80079e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079e4:	4616      	mov	r6, r2
 80079e6:	4698      	mov	r8, r3
 80079e8:	688a      	ldr	r2, [r1, #8]
 80079ea:	690b      	ldr	r3, [r1, #16]
 80079ec:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80079f0:	4293      	cmp	r3, r2
 80079f2:	bfb8      	it	lt
 80079f4:	4613      	movlt	r3, r2
 80079f6:	6033      	str	r3, [r6, #0]
 80079f8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80079fc:	4607      	mov	r7, r0
 80079fe:	460c      	mov	r4, r1
 8007a00:	b10a      	cbz	r2, 8007a06 <_printf_common+0x26>
 8007a02:	3301      	adds	r3, #1
 8007a04:	6033      	str	r3, [r6, #0]
 8007a06:	6823      	ldr	r3, [r4, #0]
 8007a08:	0699      	lsls	r1, r3, #26
 8007a0a:	bf42      	ittt	mi
 8007a0c:	6833      	ldrmi	r3, [r6, #0]
 8007a0e:	3302      	addmi	r3, #2
 8007a10:	6033      	strmi	r3, [r6, #0]
 8007a12:	6825      	ldr	r5, [r4, #0]
 8007a14:	f015 0506 	ands.w	r5, r5, #6
 8007a18:	d106      	bne.n	8007a28 <_printf_common+0x48>
 8007a1a:	f104 0a19 	add.w	sl, r4, #25
 8007a1e:	68e3      	ldr	r3, [r4, #12]
 8007a20:	6832      	ldr	r2, [r6, #0]
 8007a22:	1a9b      	subs	r3, r3, r2
 8007a24:	42ab      	cmp	r3, r5
 8007a26:	dc26      	bgt.n	8007a76 <_printf_common+0x96>
 8007a28:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007a2c:	6822      	ldr	r2, [r4, #0]
 8007a2e:	3b00      	subs	r3, #0
 8007a30:	bf18      	it	ne
 8007a32:	2301      	movne	r3, #1
 8007a34:	0692      	lsls	r2, r2, #26
 8007a36:	d42b      	bmi.n	8007a90 <_printf_common+0xb0>
 8007a38:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007a3c:	4641      	mov	r1, r8
 8007a3e:	4638      	mov	r0, r7
 8007a40:	47c8      	blx	r9
 8007a42:	3001      	adds	r0, #1
 8007a44:	d01e      	beq.n	8007a84 <_printf_common+0xa4>
 8007a46:	6823      	ldr	r3, [r4, #0]
 8007a48:	6922      	ldr	r2, [r4, #16]
 8007a4a:	f003 0306 	and.w	r3, r3, #6
 8007a4e:	2b04      	cmp	r3, #4
 8007a50:	bf02      	ittt	eq
 8007a52:	68e5      	ldreq	r5, [r4, #12]
 8007a54:	6833      	ldreq	r3, [r6, #0]
 8007a56:	1aed      	subeq	r5, r5, r3
 8007a58:	68a3      	ldr	r3, [r4, #8]
 8007a5a:	bf0c      	ite	eq
 8007a5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007a60:	2500      	movne	r5, #0
 8007a62:	4293      	cmp	r3, r2
 8007a64:	bfc4      	itt	gt
 8007a66:	1a9b      	subgt	r3, r3, r2
 8007a68:	18ed      	addgt	r5, r5, r3
 8007a6a:	2600      	movs	r6, #0
 8007a6c:	341a      	adds	r4, #26
 8007a6e:	42b5      	cmp	r5, r6
 8007a70:	d11a      	bne.n	8007aa8 <_printf_common+0xc8>
 8007a72:	2000      	movs	r0, #0
 8007a74:	e008      	b.n	8007a88 <_printf_common+0xa8>
 8007a76:	2301      	movs	r3, #1
 8007a78:	4652      	mov	r2, sl
 8007a7a:	4641      	mov	r1, r8
 8007a7c:	4638      	mov	r0, r7
 8007a7e:	47c8      	blx	r9
 8007a80:	3001      	adds	r0, #1
 8007a82:	d103      	bne.n	8007a8c <_printf_common+0xac>
 8007a84:	f04f 30ff 	mov.w	r0, #4294967295
 8007a88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a8c:	3501      	adds	r5, #1
 8007a8e:	e7c6      	b.n	8007a1e <_printf_common+0x3e>
 8007a90:	18e1      	adds	r1, r4, r3
 8007a92:	1c5a      	adds	r2, r3, #1
 8007a94:	2030      	movs	r0, #48	@ 0x30
 8007a96:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007a9a:	4422      	add	r2, r4
 8007a9c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007aa0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007aa4:	3302      	adds	r3, #2
 8007aa6:	e7c7      	b.n	8007a38 <_printf_common+0x58>
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	4622      	mov	r2, r4
 8007aac:	4641      	mov	r1, r8
 8007aae:	4638      	mov	r0, r7
 8007ab0:	47c8      	blx	r9
 8007ab2:	3001      	adds	r0, #1
 8007ab4:	d0e6      	beq.n	8007a84 <_printf_common+0xa4>
 8007ab6:	3601      	adds	r6, #1
 8007ab8:	e7d9      	b.n	8007a6e <_printf_common+0x8e>
	...

08007abc <_printf_i>:
 8007abc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007ac0:	7e0f      	ldrb	r7, [r1, #24]
 8007ac2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007ac4:	2f78      	cmp	r7, #120	@ 0x78
 8007ac6:	4691      	mov	r9, r2
 8007ac8:	4680      	mov	r8, r0
 8007aca:	460c      	mov	r4, r1
 8007acc:	469a      	mov	sl, r3
 8007ace:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007ad2:	d807      	bhi.n	8007ae4 <_printf_i+0x28>
 8007ad4:	2f62      	cmp	r7, #98	@ 0x62
 8007ad6:	d80a      	bhi.n	8007aee <_printf_i+0x32>
 8007ad8:	2f00      	cmp	r7, #0
 8007ada:	f000 80d1 	beq.w	8007c80 <_printf_i+0x1c4>
 8007ade:	2f58      	cmp	r7, #88	@ 0x58
 8007ae0:	f000 80b8 	beq.w	8007c54 <_printf_i+0x198>
 8007ae4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007ae8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007aec:	e03a      	b.n	8007b64 <_printf_i+0xa8>
 8007aee:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007af2:	2b15      	cmp	r3, #21
 8007af4:	d8f6      	bhi.n	8007ae4 <_printf_i+0x28>
 8007af6:	a101      	add	r1, pc, #4	@ (adr r1, 8007afc <_printf_i+0x40>)
 8007af8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007afc:	08007b55 	.word	0x08007b55
 8007b00:	08007b69 	.word	0x08007b69
 8007b04:	08007ae5 	.word	0x08007ae5
 8007b08:	08007ae5 	.word	0x08007ae5
 8007b0c:	08007ae5 	.word	0x08007ae5
 8007b10:	08007ae5 	.word	0x08007ae5
 8007b14:	08007b69 	.word	0x08007b69
 8007b18:	08007ae5 	.word	0x08007ae5
 8007b1c:	08007ae5 	.word	0x08007ae5
 8007b20:	08007ae5 	.word	0x08007ae5
 8007b24:	08007ae5 	.word	0x08007ae5
 8007b28:	08007c67 	.word	0x08007c67
 8007b2c:	08007b93 	.word	0x08007b93
 8007b30:	08007c21 	.word	0x08007c21
 8007b34:	08007ae5 	.word	0x08007ae5
 8007b38:	08007ae5 	.word	0x08007ae5
 8007b3c:	08007c89 	.word	0x08007c89
 8007b40:	08007ae5 	.word	0x08007ae5
 8007b44:	08007b93 	.word	0x08007b93
 8007b48:	08007ae5 	.word	0x08007ae5
 8007b4c:	08007ae5 	.word	0x08007ae5
 8007b50:	08007c29 	.word	0x08007c29
 8007b54:	6833      	ldr	r3, [r6, #0]
 8007b56:	1d1a      	adds	r2, r3, #4
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	6032      	str	r2, [r6, #0]
 8007b5c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007b60:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007b64:	2301      	movs	r3, #1
 8007b66:	e09c      	b.n	8007ca2 <_printf_i+0x1e6>
 8007b68:	6833      	ldr	r3, [r6, #0]
 8007b6a:	6820      	ldr	r0, [r4, #0]
 8007b6c:	1d19      	adds	r1, r3, #4
 8007b6e:	6031      	str	r1, [r6, #0]
 8007b70:	0606      	lsls	r6, r0, #24
 8007b72:	d501      	bpl.n	8007b78 <_printf_i+0xbc>
 8007b74:	681d      	ldr	r5, [r3, #0]
 8007b76:	e003      	b.n	8007b80 <_printf_i+0xc4>
 8007b78:	0645      	lsls	r5, r0, #25
 8007b7a:	d5fb      	bpl.n	8007b74 <_printf_i+0xb8>
 8007b7c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007b80:	2d00      	cmp	r5, #0
 8007b82:	da03      	bge.n	8007b8c <_printf_i+0xd0>
 8007b84:	232d      	movs	r3, #45	@ 0x2d
 8007b86:	426d      	negs	r5, r5
 8007b88:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007b8c:	4858      	ldr	r0, [pc, #352]	@ (8007cf0 <_printf_i+0x234>)
 8007b8e:	230a      	movs	r3, #10
 8007b90:	e011      	b.n	8007bb6 <_printf_i+0xfa>
 8007b92:	6821      	ldr	r1, [r4, #0]
 8007b94:	6833      	ldr	r3, [r6, #0]
 8007b96:	0608      	lsls	r0, r1, #24
 8007b98:	f853 5b04 	ldr.w	r5, [r3], #4
 8007b9c:	d402      	bmi.n	8007ba4 <_printf_i+0xe8>
 8007b9e:	0649      	lsls	r1, r1, #25
 8007ba0:	bf48      	it	mi
 8007ba2:	b2ad      	uxthmi	r5, r5
 8007ba4:	2f6f      	cmp	r7, #111	@ 0x6f
 8007ba6:	4852      	ldr	r0, [pc, #328]	@ (8007cf0 <_printf_i+0x234>)
 8007ba8:	6033      	str	r3, [r6, #0]
 8007baa:	bf14      	ite	ne
 8007bac:	230a      	movne	r3, #10
 8007bae:	2308      	moveq	r3, #8
 8007bb0:	2100      	movs	r1, #0
 8007bb2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007bb6:	6866      	ldr	r6, [r4, #4]
 8007bb8:	60a6      	str	r6, [r4, #8]
 8007bba:	2e00      	cmp	r6, #0
 8007bbc:	db05      	blt.n	8007bca <_printf_i+0x10e>
 8007bbe:	6821      	ldr	r1, [r4, #0]
 8007bc0:	432e      	orrs	r6, r5
 8007bc2:	f021 0104 	bic.w	r1, r1, #4
 8007bc6:	6021      	str	r1, [r4, #0]
 8007bc8:	d04b      	beq.n	8007c62 <_printf_i+0x1a6>
 8007bca:	4616      	mov	r6, r2
 8007bcc:	fbb5 f1f3 	udiv	r1, r5, r3
 8007bd0:	fb03 5711 	mls	r7, r3, r1, r5
 8007bd4:	5dc7      	ldrb	r7, [r0, r7]
 8007bd6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007bda:	462f      	mov	r7, r5
 8007bdc:	42bb      	cmp	r3, r7
 8007bde:	460d      	mov	r5, r1
 8007be0:	d9f4      	bls.n	8007bcc <_printf_i+0x110>
 8007be2:	2b08      	cmp	r3, #8
 8007be4:	d10b      	bne.n	8007bfe <_printf_i+0x142>
 8007be6:	6823      	ldr	r3, [r4, #0]
 8007be8:	07df      	lsls	r7, r3, #31
 8007bea:	d508      	bpl.n	8007bfe <_printf_i+0x142>
 8007bec:	6923      	ldr	r3, [r4, #16]
 8007bee:	6861      	ldr	r1, [r4, #4]
 8007bf0:	4299      	cmp	r1, r3
 8007bf2:	bfde      	ittt	le
 8007bf4:	2330      	movle	r3, #48	@ 0x30
 8007bf6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007bfa:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007bfe:	1b92      	subs	r2, r2, r6
 8007c00:	6122      	str	r2, [r4, #16]
 8007c02:	f8cd a000 	str.w	sl, [sp]
 8007c06:	464b      	mov	r3, r9
 8007c08:	aa03      	add	r2, sp, #12
 8007c0a:	4621      	mov	r1, r4
 8007c0c:	4640      	mov	r0, r8
 8007c0e:	f7ff fee7 	bl	80079e0 <_printf_common>
 8007c12:	3001      	adds	r0, #1
 8007c14:	d14a      	bne.n	8007cac <_printf_i+0x1f0>
 8007c16:	f04f 30ff 	mov.w	r0, #4294967295
 8007c1a:	b004      	add	sp, #16
 8007c1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c20:	6823      	ldr	r3, [r4, #0]
 8007c22:	f043 0320 	orr.w	r3, r3, #32
 8007c26:	6023      	str	r3, [r4, #0]
 8007c28:	4832      	ldr	r0, [pc, #200]	@ (8007cf4 <_printf_i+0x238>)
 8007c2a:	2778      	movs	r7, #120	@ 0x78
 8007c2c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007c30:	6823      	ldr	r3, [r4, #0]
 8007c32:	6831      	ldr	r1, [r6, #0]
 8007c34:	061f      	lsls	r7, r3, #24
 8007c36:	f851 5b04 	ldr.w	r5, [r1], #4
 8007c3a:	d402      	bmi.n	8007c42 <_printf_i+0x186>
 8007c3c:	065f      	lsls	r7, r3, #25
 8007c3e:	bf48      	it	mi
 8007c40:	b2ad      	uxthmi	r5, r5
 8007c42:	6031      	str	r1, [r6, #0]
 8007c44:	07d9      	lsls	r1, r3, #31
 8007c46:	bf44      	itt	mi
 8007c48:	f043 0320 	orrmi.w	r3, r3, #32
 8007c4c:	6023      	strmi	r3, [r4, #0]
 8007c4e:	b11d      	cbz	r5, 8007c58 <_printf_i+0x19c>
 8007c50:	2310      	movs	r3, #16
 8007c52:	e7ad      	b.n	8007bb0 <_printf_i+0xf4>
 8007c54:	4826      	ldr	r0, [pc, #152]	@ (8007cf0 <_printf_i+0x234>)
 8007c56:	e7e9      	b.n	8007c2c <_printf_i+0x170>
 8007c58:	6823      	ldr	r3, [r4, #0]
 8007c5a:	f023 0320 	bic.w	r3, r3, #32
 8007c5e:	6023      	str	r3, [r4, #0]
 8007c60:	e7f6      	b.n	8007c50 <_printf_i+0x194>
 8007c62:	4616      	mov	r6, r2
 8007c64:	e7bd      	b.n	8007be2 <_printf_i+0x126>
 8007c66:	6833      	ldr	r3, [r6, #0]
 8007c68:	6825      	ldr	r5, [r4, #0]
 8007c6a:	6961      	ldr	r1, [r4, #20]
 8007c6c:	1d18      	adds	r0, r3, #4
 8007c6e:	6030      	str	r0, [r6, #0]
 8007c70:	062e      	lsls	r6, r5, #24
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	d501      	bpl.n	8007c7a <_printf_i+0x1be>
 8007c76:	6019      	str	r1, [r3, #0]
 8007c78:	e002      	b.n	8007c80 <_printf_i+0x1c4>
 8007c7a:	0668      	lsls	r0, r5, #25
 8007c7c:	d5fb      	bpl.n	8007c76 <_printf_i+0x1ba>
 8007c7e:	8019      	strh	r1, [r3, #0]
 8007c80:	2300      	movs	r3, #0
 8007c82:	6123      	str	r3, [r4, #16]
 8007c84:	4616      	mov	r6, r2
 8007c86:	e7bc      	b.n	8007c02 <_printf_i+0x146>
 8007c88:	6833      	ldr	r3, [r6, #0]
 8007c8a:	1d1a      	adds	r2, r3, #4
 8007c8c:	6032      	str	r2, [r6, #0]
 8007c8e:	681e      	ldr	r6, [r3, #0]
 8007c90:	6862      	ldr	r2, [r4, #4]
 8007c92:	2100      	movs	r1, #0
 8007c94:	4630      	mov	r0, r6
 8007c96:	f7f8 faa3 	bl	80001e0 <memchr>
 8007c9a:	b108      	cbz	r0, 8007ca0 <_printf_i+0x1e4>
 8007c9c:	1b80      	subs	r0, r0, r6
 8007c9e:	6060      	str	r0, [r4, #4]
 8007ca0:	6863      	ldr	r3, [r4, #4]
 8007ca2:	6123      	str	r3, [r4, #16]
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007caa:	e7aa      	b.n	8007c02 <_printf_i+0x146>
 8007cac:	6923      	ldr	r3, [r4, #16]
 8007cae:	4632      	mov	r2, r6
 8007cb0:	4649      	mov	r1, r9
 8007cb2:	4640      	mov	r0, r8
 8007cb4:	47d0      	blx	sl
 8007cb6:	3001      	adds	r0, #1
 8007cb8:	d0ad      	beq.n	8007c16 <_printf_i+0x15a>
 8007cba:	6823      	ldr	r3, [r4, #0]
 8007cbc:	079b      	lsls	r3, r3, #30
 8007cbe:	d413      	bmi.n	8007ce8 <_printf_i+0x22c>
 8007cc0:	68e0      	ldr	r0, [r4, #12]
 8007cc2:	9b03      	ldr	r3, [sp, #12]
 8007cc4:	4298      	cmp	r0, r3
 8007cc6:	bfb8      	it	lt
 8007cc8:	4618      	movlt	r0, r3
 8007cca:	e7a6      	b.n	8007c1a <_printf_i+0x15e>
 8007ccc:	2301      	movs	r3, #1
 8007cce:	4632      	mov	r2, r6
 8007cd0:	4649      	mov	r1, r9
 8007cd2:	4640      	mov	r0, r8
 8007cd4:	47d0      	blx	sl
 8007cd6:	3001      	adds	r0, #1
 8007cd8:	d09d      	beq.n	8007c16 <_printf_i+0x15a>
 8007cda:	3501      	adds	r5, #1
 8007cdc:	68e3      	ldr	r3, [r4, #12]
 8007cde:	9903      	ldr	r1, [sp, #12]
 8007ce0:	1a5b      	subs	r3, r3, r1
 8007ce2:	42ab      	cmp	r3, r5
 8007ce4:	dcf2      	bgt.n	8007ccc <_printf_i+0x210>
 8007ce6:	e7eb      	b.n	8007cc0 <_printf_i+0x204>
 8007ce8:	2500      	movs	r5, #0
 8007cea:	f104 0619 	add.w	r6, r4, #25
 8007cee:	e7f5      	b.n	8007cdc <_printf_i+0x220>
 8007cf0:	080081d5 	.word	0x080081d5
 8007cf4:	080081e6 	.word	0x080081e6

08007cf8 <__sflush_r>:
 8007cf8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007cfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d00:	0716      	lsls	r6, r2, #28
 8007d02:	4605      	mov	r5, r0
 8007d04:	460c      	mov	r4, r1
 8007d06:	d454      	bmi.n	8007db2 <__sflush_r+0xba>
 8007d08:	684b      	ldr	r3, [r1, #4]
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	dc02      	bgt.n	8007d14 <__sflush_r+0x1c>
 8007d0e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	dd48      	ble.n	8007da6 <__sflush_r+0xae>
 8007d14:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007d16:	2e00      	cmp	r6, #0
 8007d18:	d045      	beq.n	8007da6 <__sflush_r+0xae>
 8007d1a:	2300      	movs	r3, #0
 8007d1c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007d20:	682f      	ldr	r7, [r5, #0]
 8007d22:	6a21      	ldr	r1, [r4, #32]
 8007d24:	602b      	str	r3, [r5, #0]
 8007d26:	d030      	beq.n	8007d8a <__sflush_r+0x92>
 8007d28:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007d2a:	89a3      	ldrh	r3, [r4, #12]
 8007d2c:	0759      	lsls	r1, r3, #29
 8007d2e:	d505      	bpl.n	8007d3c <__sflush_r+0x44>
 8007d30:	6863      	ldr	r3, [r4, #4]
 8007d32:	1ad2      	subs	r2, r2, r3
 8007d34:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007d36:	b10b      	cbz	r3, 8007d3c <__sflush_r+0x44>
 8007d38:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007d3a:	1ad2      	subs	r2, r2, r3
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007d40:	6a21      	ldr	r1, [r4, #32]
 8007d42:	4628      	mov	r0, r5
 8007d44:	47b0      	blx	r6
 8007d46:	1c43      	adds	r3, r0, #1
 8007d48:	89a3      	ldrh	r3, [r4, #12]
 8007d4a:	d106      	bne.n	8007d5a <__sflush_r+0x62>
 8007d4c:	6829      	ldr	r1, [r5, #0]
 8007d4e:	291d      	cmp	r1, #29
 8007d50:	d82b      	bhi.n	8007daa <__sflush_r+0xb2>
 8007d52:	4a2a      	ldr	r2, [pc, #168]	@ (8007dfc <__sflush_r+0x104>)
 8007d54:	40ca      	lsrs	r2, r1
 8007d56:	07d6      	lsls	r6, r2, #31
 8007d58:	d527      	bpl.n	8007daa <__sflush_r+0xb2>
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	6062      	str	r2, [r4, #4]
 8007d5e:	04d9      	lsls	r1, r3, #19
 8007d60:	6922      	ldr	r2, [r4, #16]
 8007d62:	6022      	str	r2, [r4, #0]
 8007d64:	d504      	bpl.n	8007d70 <__sflush_r+0x78>
 8007d66:	1c42      	adds	r2, r0, #1
 8007d68:	d101      	bne.n	8007d6e <__sflush_r+0x76>
 8007d6a:	682b      	ldr	r3, [r5, #0]
 8007d6c:	b903      	cbnz	r3, 8007d70 <__sflush_r+0x78>
 8007d6e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007d70:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007d72:	602f      	str	r7, [r5, #0]
 8007d74:	b1b9      	cbz	r1, 8007da6 <__sflush_r+0xae>
 8007d76:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007d7a:	4299      	cmp	r1, r3
 8007d7c:	d002      	beq.n	8007d84 <__sflush_r+0x8c>
 8007d7e:	4628      	mov	r0, r5
 8007d80:	f7ff fbf4 	bl	800756c <_free_r>
 8007d84:	2300      	movs	r3, #0
 8007d86:	6363      	str	r3, [r4, #52]	@ 0x34
 8007d88:	e00d      	b.n	8007da6 <__sflush_r+0xae>
 8007d8a:	2301      	movs	r3, #1
 8007d8c:	4628      	mov	r0, r5
 8007d8e:	47b0      	blx	r6
 8007d90:	4602      	mov	r2, r0
 8007d92:	1c50      	adds	r0, r2, #1
 8007d94:	d1c9      	bne.n	8007d2a <__sflush_r+0x32>
 8007d96:	682b      	ldr	r3, [r5, #0]
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d0c6      	beq.n	8007d2a <__sflush_r+0x32>
 8007d9c:	2b1d      	cmp	r3, #29
 8007d9e:	d001      	beq.n	8007da4 <__sflush_r+0xac>
 8007da0:	2b16      	cmp	r3, #22
 8007da2:	d11e      	bne.n	8007de2 <__sflush_r+0xea>
 8007da4:	602f      	str	r7, [r5, #0]
 8007da6:	2000      	movs	r0, #0
 8007da8:	e022      	b.n	8007df0 <__sflush_r+0xf8>
 8007daa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007dae:	b21b      	sxth	r3, r3
 8007db0:	e01b      	b.n	8007dea <__sflush_r+0xf2>
 8007db2:	690f      	ldr	r7, [r1, #16]
 8007db4:	2f00      	cmp	r7, #0
 8007db6:	d0f6      	beq.n	8007da6 <__sflush_r+0xae>
 8007db8:	0793      	lsls	r3, r2, #30
 8007dba:	680e      	ldr	r6, [r1, #0]
 8007dbc:	bf08      	it	eq
 8007dbe:	694b      	ldreq	r3, [r1, #20]
 8007dc0:	600f      	str	r7, [r1, #0]
 8007dc2:	bf18      	it	ne
 8007dc4:	2300      	movne	r3, #0
 8007dc6:	eba6 0807 	sub.w	r8, r6, r7
 8007dca:	608b      	str	r3, [r1, #8]
 8007dcc:	f1b8 0f00 	cmp.w	r8, #0
 8007dd0:	dde9      	ble.n	8007da6 <__sflush_r+0xae>
 8007dd2:	6a21      	ldr	r1, [r4, #32]
 8007dd4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007dd6:	4643      	mov	r3, r8
 8007dd8:	463a      	mov	r2, r7
 8007dda:	4628      	mov	r0, r5
 8007ddc:	47b0      	blx	r6
 8007dde:	2800      	cmp	r0, #0
 8007de0:	dc08      	bgt.n	8007df4 <__sflush_r+0xfc>
 8007de2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007de6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007dea:	81a3      	strh	r3, [r4, #12]
 8007dec:	f04f 30ff 	mov.w	r0, #4294967295
 8007df0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007df4:	4407      	add	r7, r0
 8007df6:	eba8 0800 	sub.w	r8, r8, r0
 8007dfa:	e7e7      	b.n	8007dcc <__sflush_r+0xd4>
 8007dfc:	20400001 	.word	0x20400001

08007e00 <_fflush_r>:
 8007e00:	b538      	push	{r3, r4, r5, lr}
 8007e02:	690b      	ldr	r3, [r1, #16]
 8007e04:	4605      	mov	r5, r0
 8007e06:	460c      	mov	r4, r1
 8007e08:	b913      	cbnz	r3, 8007e10 <_fflush_r+0x10>
 8007e0a:	2500      	movs	r5, #0
 8007e0c:	4628      	mov	r0, r5
 8007e0e:	bd38      	pop	{r3, r4, r5, pc}
 8007e10:	b118      	cbz	r0, 8007e1a <_fflush_r+0x1a>
 8007e12:	6a03      	ldr	r3, [r0, #32]
 8007e14:	b90b      	cbnz	r3, 8007e1a <_fflush_r+0x1a>
 8007e16:	f7ff f943 	bl	80070a0 <__sinit>
 8007e1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d0f3      	beq.n	8007e0a <_fflush_r+0xa>
 8007e22:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007e24:	07d0      	lsls	r0, r2, #31
 8007e26:	d404      	bmi.n	8007e32 <_fflush_r+0x32>
 8007e28:	0599      	lsls	r1, r3, #22
 8007e2a:	d402      	bmi.n	8007e32 <_fflush_r+0x32>
 8007e2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e2e:	f7ff fb8c 	bl	800754a <__retarget_lock_acquire_recursive>
 8007e32:	4628      	mov	r0, r5
 8007e34:	4621      	mov	r1, r4
 8007e36:	f7ff ff5f 	bl	8007cf8 <__sflush_r>
 8007e3a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007e3c:	07da      	lsls	r2, r3, #31
 8007e3e:	4605      	mov	r5, r0
 8007e40:	d4e4      	bmi.n	8007e0c <_fflush_r+0xc>
 8007e42:	89a3      	ldrh	r3, [r4, #12]
 8007e44:	059b      	lsls	r3, r3, #22
 8007e46:	d4e1      	bmi.n	8007e0c <_fflush_r+0xc>
 8007e48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007e4a:	f7ff fb7f 	bl	800754c <__retarget_lock_release_recursive>
 8007e4e:	e7dd      	b.n	8007e0c <_fflush_r+0xc>

08007e50 <__swhatbuf_r>:
 8007e50:	b570      	push	{r4, r5, r6, lr}
 8007e52:	460c      	mov	r4, r1
 8007e54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e58:	2900      	cmp	r1, #0
 8007e5a:	b096      	sub	sp, #88	@ 0x58
 8007e5c:	4615      	mov	r5, r2
 8007e5e:	461e      	mov	r6, r3
 8007e60:	da0d      	bge.n	8007e7e <__swhatbuf_r+0x2e>
 8007e62:	89a3      	ldrh	r3, [r4, #12]
 8007e64:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007e68:	f04f 0100 	mov.w	r1, #0
 8007e6c:	bf14      	ite	ne
 8007e6e:	2340      	movne	r3, #64	@ 0x40
 8007e70:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007e74:	2000      	movs	r0, #0
 8007e76:	6031      	str	r1, [r6, #0]
 8007e78:	602b      	str	r3, [r5, #0]
 8007e7a:	b016      	add	sp, #88	@ 0x58
 8007e7c:	bd70      	pop	{r4, r5, r6, pc}
 8007e7e:	466a      	mov	r2, sp
 8007e80:	f000 f848 	bl	8007f14 <_fstat_r>
 8007e84:	2800      	cmp	r0, #0
 8007e86:	dbec      	blt.n	8007e62 <__swhatbuf_r+0x12>
 8007e88:	9901      	ldr	r1, [sp, #4]
 8007e8a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007e8e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007e92:	4259      	negs	r1, r3
 8007e94:	4159      	adcs	r1, r3
 8007e96:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007e9a:	e7eb      	b.n	8007e74 <__swhatbuf_r+0x24>

08007e9c <__smakebuf_r>:
 8007e9c:	898b      	ldrh	r3, [r1, #12]
 8007e9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ea0:	079d      	lsls	r5, r3, #30
 8007ea2:	4606      	mov	r6, r0
 8007ea4:	460c      	mov	r4, r1
 8007ea6:	d507      	bpl.n	8007eb8 <__smakebuf_r+0x1c>
 8007ea8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007eac:	6023      	str	r3, [r4, #0]
 8007eae:	6123      	str	r3, [r4, #16]
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	6163      	str	r3, [r4, #20]
 8007eb4:	b003      	add	sp, #12
 8007eb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007eb8:	ab01      	add	r3, sp, #4
 8007eba:	466a      	mov	r2, sp
 8007ebc:	f7ff ffc8 	bl	8007e50 <__swhatbuf_r>
 8007ec0:	9f00      	ldr	r7, [sp, #0]
 8007ec2:	4605      	mov	r5, r0
 8007ec4:	4639      	mov	r1, r7
 8007ec6:	4630      	mov	r0, r6
 8007ec8:	f7ff fbbc 	bl	8007644 <_malloc_r>
 8007ecc:	b948      	cbnz	r0, 8007ee2 <__smakebuf_r+0x46>
 8007ece:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ed2:	059a      	lsls	r2, r3, #22
 8007ed4:	d4ee      	bmi.n	8007eb4 <__smakebuf_r+0x18>
 8007ed6:	f023 0303 	bic.w	r3, r3, #3
 8007eda:	f043 0302 	orr.w	r3, r3, #2
 8007ede:	81a3      	strh	r3, [r4, #12]
 8007ee0:	e7e2      	b.n	8007ea8 <__smakebuf_r+0xc>
 8007ee2:	89a3      	ldrh	r3, [r4, #12]
 8007ee4:	6020      	str	r0, [r4, #0]
 8007ee6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007eea:	81a3      	strh	r3, [r4, #12]
 8007eec:	9b01      	ldr	r3, [sp, #4]
 8007eee:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007ef2:	b15b      	cbz	r3, 8007f0c <__smakebuf_r+0x70>
 8007ef4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ef8:	4630      	mov	r0, r6
 8007efa:	f000 f81d 	bl	8007f38 <_isatty_r>
 8007efe:	b128      	cbz	r0, 8007f0c <__smakebuf_r+0x70>
 8007f00:	89a3      	ldrh	r3, [r4, #12]
 8007f02:	f023 0303 	bic.w	r3, r3, #3
 8007f06:	f043 0301 	orr.w	r3, r3, #1
 8007f0a:	81a3      	strh	r3, [r4, #12]
 8007f0c:	89a3      	ldrh	r3, [r4, #12]
 8007f0e:	431d      	orrs	r5, r3
 8007f10:	81a5      	strh	r5, [r4, #12]
 8007f12:	e7cf      	b.n	8007eb4 <__smakebuf_r+0x18>

08007f14 <_fstat_r>:
 8007f14:	b538      	push	{r3, r4, r5, lr}
 8007f16:	4d07      	ldr	r5, [pc, #28]	@ (8007f34 <_fstat_r+0x20>)
 8007f18:	2300      	movs	r3, #0
 8007f1a:	4604      	mov	r4, r0
 8007f1c:	4608      	mov	r0, r1
 8007f1e:	4611      	mov	r1, r2
 8007f20:	602b      	str	r3, [r5, #0]
 8007f22:	f7f8 ffd8 	bl	8000ed6 <_fstat>
 8007f26:	1c43      	adds	r3, r0, #1
 8007f28:	d102      	bne.n	8007f30 <_fstat_r+0x1c>
 8007f2a:	682b      	ldr	r3, [r5, #0]
 8007f2c:	b103      	cbz	r3, 8007f30 <_fstat_r+0x1c>
 8007f2e:	6023      	str	r3, [r4, #0]
 8007f30:	bd38      	pop	{r3, r4, r5, pc}
 8007f32:	bf00      	nop
 8007f34:	20004480 	.word	0x20004480

08007f38 <_isatty_r>:
 8007f38:	b538      	push	{r3, r4, r5, lr}
 8007f3a:	4d06      	ldr	r5, [pc, #24]	@ (8007f54 <_isatty_r+0x1c>)
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	4604      	mov	r4, r0
 8007f40:	4608      	mov	r0, r1
 8007f42:	602b      	str	r3, [r5, #0]
 8007f44:	f7f8 ffd7 	bl	8000ef6 <_isatty>
 8007f48:	1c43      	adds	r3, r0, #1
 8007f4a:	d102      	bne.n	8007f52 <_isatty_r+0x1a>
 8007f4c:	682b      	ldr	r3, [r5, #0]
 8007f4e:	b103      	cbz	r3, 8007f52 <_isatty_r+0x1a>
 8007f50:	6023      	str	r3, [r4, #0]
 8007f52:	bd38      	pop	{r3, r4, r5, pc}
 8007f54:	20004480 	.word	0x20004480

08007f58 <_sbrk_r>:
 8007f58:	b538      	push	{r3, r4, r5, lr}
 8007f5a:	4d06      	ldr	r5, [pc, #24]	@ (8007f74 <_sbrk_r+0x1c>)
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	4604      	mov	r4, r0
 8007f60:	4608      	mov	r0, r1
 8007f62:	602b      	str	r3, [r5, #0]
 8007f64:	f7f8 ffe0 	bl	8000f28 <_sbrk>
 8007f68:	1c43      	adds	r3, r0, #1
 8007f6a:	d102      	bne.n	8007f72 <_sbrk_r+0x1a>
 8007f6c:	682b      	ldr	r3, [r5, #0]
 8007f6e:	b103      	cbz	r3, 8007f72 <_sbrk_r+0x1a>
 8007f70:	6023      	str	r3, [r4, #0]
 8007f72:	bd38      	pop	{r3, r4, r5, pc}
 8007f74:	20004480 	.word	0x20004480

08007f78 <_init>:
 8007f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f7a:	bf00      	nop
 8007f7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f7e:	bc08      	pop	{r3}
 8007f80:	469e      	mov	lr, r3
 8007f82:	4770      	bx	lr

08007f84 <_fini>:
 8007f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f86:	bf00      	nop
 8007f88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f8a:	bc08      	pop	{r3}
 8007f8c:	469e      	mov	lr, r3
 8007f8e:	4770      	bx	lr
