-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity predict_ensemble_dGJ_rom is 
    generic(
             DWIDTH     : integer := 32; 
             AWIDTH     : integer := 8; 
             MEM_SIZE    : integer := 195
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of predict_ensemble_dGJ_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "00111101001011000010100010110011", 
    1 => "10111001000010100110100101111011", 
    2 => "00111101010111100000111001110011", 
    3 => "00111000111010101110000110001011", 
    4 => "00111101100001000010011101000010", 
    5 => "00111110111100111011100011000011", 
    6 => "00111101100100001111111000000100", 
    7 => "00111000010010010101001110011100", 
    8 => "10111001001101111000000000110100", 
    9 => "00111000111101010101110111100110", 
    10 => "00111111011110101111110010001011", 
    11 => "00111111011010100011010100101111", 
    12 => "00111110100010111110101111100001", 
    13 => "00111110001011101110101001100100", 
    14 => "00111000101100000010100100101000", 
    15 => "00111000010010010101001110011100", 
    16 => "10111000111000100111111000001111", 
    17 => "00111110100110010100111011100100", 
    18 => "00111111011100010101000010101001", 
    19 => "00111110111011000001111010011011", 
    20 => "10111001000110010001011110010100", 
    21 => "00111101100010111001111101010110", 
    22 => "00111000100111010100100101010010", 
    23 => "00111110100111111010010100101011", 
    24 => "00111000001111001011111001100010", 
    25 => "00111000001001111100010110101100", 
    26 => "00111110010000100000001010010111", 
    27 => "00111110010010111010001100000001", 
    28 => "10111000000110110011000001110011", 
    29 => "00111110011110011101010110100010", 
    30 => "00111101101111110101101101100000", 
    31 => "10110111001110001000110010100100", 
    32 => "00111110011110001100000001001000", 
    33 => "00111110011101101011001101111000", 
    34 => "00111000001010111111011101101010", 
    35 => "10111000000010100110100101111011", 
    36 => "00111101100111111001110111110101", 
    37 => "00111110010000010101011000011001", 
    38 => "00110111001110001000110010100100", 
    39 => "00110111011010101110000110001011", 
    40 => "10110110000001100011011110111101", 
    41 => "00111000000000100000010111111111", 
    42 => "00111111010100001011000101000110", 
    43 => "10110110110010010101001110011100", 
    44 => "00110110111010101110000110001011", 
    45 => "00111110101001101000110101110110", 
    46 => "00111111010001100110111110110101", 
    47 => "00111110101000011100100010101000", 
    48 => "00111110101011000110001100101000", 
    49 => "00111111000101110001001011110101", 
    50 => "10111000011001101010111111001101", 
    51 => "00111110101010110010011000011000", 
    52 => "10110111111110111010100010000010", 
    53 => "00110111100111110110001000110000", 
    54 => "00111110001101101100010000111111", 
    55 => "00110111110010010101001110011100", 
    56 => "10110110010010010101001110011100", 
    57 => "00111110100011100011001011000010", 
    58 => "00111111010000110000100101000010", 
    59 => "00110111011110111010100010000010", 
    60 => "00111111011001000011011000010001", 
    61 => "00111110010101001100011011100111", 
    62 => "10111000010000001111000000100000", 
    63 => "00111110111110001010001111010111", 
    64 => "00110110010010010101001110011100", 
    65 => "00111110100000101001000101110101", 
    66 => "00110111011110111010100010000010", 
    67 => "10110111001110001000110010100100", 
    68 => "00111110011001101100101000000100", 
    69 => "00111111000100001011100100110100", 
    70 => "10110110100001100011011110111101", 
    71 => "00111110111100110111101011100101", 
    72 => "00111110100001011010000010011101", 
    73 => "10110111000001100011011110111101", 
    74 => "00111110110001000100111011010111", 
    75 => "00111111001110111010001011110000", 
    76 => "00110110010010010101001110011100", 
    77 => "10000000000000000000000000000000", 
    78 => "00110111100101101111111010110101", 
    79 => "10110111100001100011011110111101", 
    80 => "00111111010111000001000010100101", 
    81 => "00110111000001100011011110111101", 
    82 => "00110101100001100011011110111101", 
    83 => "10000000000000000000000000000000", 
    84 => "00110101100001100011011110111101", 
    85 => "00111111010111011100100101100000", 
    86 => "00111111010100111011000111100010", 
    87 => "00111111001001110001010111101000", 
    88 => "00110111011010101110000110001011", 
    89 => "00111110111001010100100001100111", 
    90 => "10110111010110100001101010010011", 
    91 => "00111111001011010001011101000000", 
    92 => "00111110000000110110000100010011", 
    93 => "00110110000001100011011110111101", 
    94 => "10110111000001100011011110111101", 
    95 => "00111101101111010101110000110001", 
    96 => "00111101110110100101111101000010", 
    97 => "10110111101001111100010110101100", 
    98 => "00110110010010010101001110011100", 
    99 => "00110111011010101110000110001011", 
    100 => "00111111010001011010000000010111", 
    101 => "10110111101110001000110010100100", 
    102 => "00111111010001110100010111010000", 
    103 => "00111111010000001100010111101011", 
    104 => "00110110101001111100010110101100", 
    105 => "00111110101010001111000111110101", 
    106 => "00111110111101011001110000000110", 
    107 => "00111111001111000111010010000110", 
    108 => "10110110111010101110000110001011", 
    109 => "00110110111010101110000110001011", 
    110 => "00111111001000110000110010101010", 
    111 => "10110111001110001000110010100100", 
    112 => "00000000000000000000000000000000", 
    113 => "00111101110010001011000010001110", 
    114 => "00110110111010101110000110001011", 
    115 => "00111111000110110100101100011111", 
    116 => "00110110100001100011011110111101", 
    117 => "00110110101001111100010110101100", 
    118 => "00111111010110001011000000101001", 
    119 => "00111111001011001011011111000011", 
    120 => "00111110001110101011100110110010", 
    121 => "00111111001001101110101110110011", 
    122 => "10110111001001111100010110101100", 
    123 => "00111110111110110111111011010100", 
    124 => "10110110101001111100010110101100", 
    125 => "00110110010010010101001110011100", 
    126 => "10110110000001100011011110111101", 
    127 => "00111111010011110000001110011111", 
    128 => "00110111000001100011011110111101", 
    129 => "00111110110101111000000000010011", 
    130 => "00111111001010000001111000010101", 
    131 => "00111111001001000110000111101001", 
    132 => "00110110010010010101001110011100", 
    133 => "10000000000000000000000000000000", 
    134 => "10110110101001111100010110101100", 
    135 => "00110101100001100011011110111101", 
    136 => "10000000000000000000000000000000", 
    137 => "00111110110000100010110110010101", 
    138 => "00110110010010010101001110011100", 
    139 => "00110110000001100011011110111101", 
    140 => "00111110000001101010100011111100", 
    141 => "10110110010010010101001110011100", 
    142 => "00111111001000001110000001000100", 
    143 => "00111111000011100010111101011010", 
    144 => "00111111001000010000111001100111", 
    145 => "00111110110101100011000001000100", 
    146 => "00111111000101101011011011110010", 
    147 => "10110110000001100011011110111101", 
    148 => "00111111010001011000011001100110", 
    149 => "00111110111011100011111010101111", 
    150 => "00111110101110110110011111000011", 
    151 => "00110110010010010101001110011100", 
    152 => "00111111000011001001011101000010", 
    153 => "00111110111001110011101001011000", 
    154 => "10110110000001100011011110111101", 
    155 => "00111110101100100011100111100111", 
    156 => "00111110100111110001001000011011", 
    157 => "10110101100001100011011110111101", 
    158 => "00111110111101111101000010001101", 
    159 => "00110101100001100011011110111101", 
    160 to 161=> "10110101100001100011011110111101", 
    162 => "00111111010100001110000101100001", 
    163 => "00110101100001100011011110111101", 
    164 => "00000000000000000000000000000000", 
    165 => "10000000000000000000000000000000", 
    166 => "00110101100001100011011110111101", 
    167 => "10000000000000000000000000000000", 
    168 => "00111111000111111001001100110110", 
    169 => "00000000000000000000000000000000", 
    170 => "10000000000000000000000000000000", 
    171 => "00111110111011101111100001001000", 
    172 => "00111110110100110000001101011100", 
    173 => "00000000000000000000000000000000", 
    174 to 175=> "10000000000000000000000000000000", 
    176 => "00110101100001100011011110111101", 
    177 to 194=> "00000000000000000000000000000000" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity predict_ensemble_dGJ is
    generic (
        DataWidth : INTEGER := 32;
        AddressRange : INTEGER := 195;
        AddressWidth : INTEGER := 8);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of predict_ensemble_dGJ is
    component predict_ensemble_dGJ_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    predict_ensemble_dGJ_rom_U :  component predict_ensemble_dGJ_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


