ins_mem.v,verilog,xil_defaultlib,../../../../project_2.srcs/sources_1/ip/ins_mem/sim/ins_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
