{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1513783208968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513783208970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 1991-2013 Altera Corporation. All rights reserved. " "Copyright (C) 1991-2013 Altera Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513783208970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Altera Corporation's design tools, logic functions  " "Your use of Altera Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513783208970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513783208970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513783208970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513783208970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513783208970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Altera Program License  " "to the terms and conditions of the Altera Program License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513783208970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, Altera MegaCore Function License  " "Subscription Agreement, Altera MegaCore Function License " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513783208970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Agreement, or other applicable license agreement, including,  " "Agreement, or other applicable license agreement, including, " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513783208970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "without limitation, that your use is for the sole purpose of  " "without limitation, that your use is for the sole purpose of " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513783208970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "programming logic devices manufactured by Altera and sold by  " "programming logic devices manufactured by Altera and sold by " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513783208970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Altera or its authorized distributors.  Please refer to the  " "Altera or its authorized distributors.  Please refer to the " {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513783208970 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "applicable agreement for further details. " "applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1513783208970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 20 16:20:08 2017 " "Processing started: Wed Dec 20 16:20:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1513783208970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1513783208970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1 --source=../MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1.vhd --family=\"Stratix V\" --simgen --simgen_parameter=CBX_HDL_LANGUAGE=VHDL,SIMGEN_OBFUSCATE=ON " "Command: quartus_map MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1 --source=../MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1.vhd --family=\"Stratix V\" --simgen --simgen_parameter=CBX_HDL_LANGUAGE=VHDL,SIMGEN_OBFUSCATE=ON" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1513783208970 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Stratix V 5SGXEA7H3F35C3 " "Auto device selection is not supported for Stratix V device family. The default device, 5SGXEA7H3F35C3, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Quartus II" 0 -1 1513783209115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1513783209148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1/MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1/MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1_altclkctrl_blh-RTL " "Found design unit 1: MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1_altclkctrl_blh-RTL" {  } { { "../MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1.vhd" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1/MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513783209443 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mwaltclkctrl_quartusv13_1_0_gclk_numclk_1-RTL " "Found design unit 2: mwaltclkctrl_quartusv13_1_0_gclk_numclk_1-RTL" {  } { { "../MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1.vhd" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1/MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513783209443 ""} { "Info" "ISGN_ENTITY_NAME" "1 MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1_altclkctrl_blh " "Found entity 1: MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1_altclkctrl_blh" {  } { { "../MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1.vhd" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1/MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513783209443 ""} { "Info" "ISGN_ENTITY_NAME" "2 MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1 " "Found entity 2: MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1" {  } { { "../MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1.vhd" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1/MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1.vhd" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1513783209443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1513783209443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1 " "Elaborating entity \"MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1513783209481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1_altclkctrl_blh MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1_altclkctrl_blh:MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1_altclkctrl_blh_component " "Elaborating entity \"MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1_altclkctrl_blh\" for hierarchy \"MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1_altclkctrl_blh:MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1_altclkctrl_blh_component\"" {  } { { "../MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1.vhd" "MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1_altclkctrl_blh_component" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1/MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1513783209489 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1.vhd(58) " "Verilog HDL or VHDL warning at MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1.vhd(58): object \"clkselect\" assigned a value but never read" {  } { { "../MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1.vhd" "" { Text "/home/madmaxeler/Desktop/BreadthFirstSearchAcceleration/MadGalava/RunRules/DFE/maxfiles/CpuStream_GALAVA_DFE/scratch/MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1/MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1513783209490 "|MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1|MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1_altclkctrl_blh:MWAltClkCtrl_quartusv13_1_0_GCLK_numclk_1_altclkctrl_blh_component"}
{ "Info" "IQSYN_SIMGEN_INFO_MSG" "" "Generating sgate simulator netlist using Simgen" {  } {  } 0 281010 "Generating sgate simulator netlist using Simgen" 0 0 "Quartus II" 0 -1 1513783209534 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "765 " "Peak virtual memory: 765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1513783209554 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 20 16:20:09 2017 " "Processing ended: Wed Dec 20 16:20:09 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1513783209554 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1513783209554 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1513783209554 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1513783209554 ""}
