Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Mon Nov 11 17:13:34 2024
| Host         : diganta-hp240g8notebookpc running 64-bit unknown
| Command      : report_control_sets -verbose -file wrapper_processor_control_sets_placed.rpt
| Design       : wrapper_processor
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    27 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            1 |
| No           | No                    | Yes                    |             105 |           82 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               9 |            2 |
| Yes          | No                    | Yes                    |             512 |          189 |
| Yes          | Yes                   | No                     |             241 |           96 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                 Enable Signal                |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------+-------------------------------------------+------------------+----------------+--------------+
|  new_clk_BUFG  |                                              |                                           |                1 |              3 |         3.00 |
|  new_clk_BUFG  | processor/dp/IR/reset_1                      |                                           |                2 |              9 |         4.50 |
|  new_clk_BUFG  | processor/dp/IR/reset_1                      | processor/dp/IR/FSM_onehot_state_reg[2]   |                5 |             17 |         3.40 |
| ~clk_IBUF_BUFG |                                              | reset_IBUF                                |                5 |             19 |         3.80 |
|  new_clk_BUFG  |                                              | reset_IBUF                                |               13 |             22 |         1.69 |
|  new_clk_BUFG  | processor/dp/IR/FSM_onehot_state_reg[4]      | processor/dp/IR/FSM_onehot_state_reg[4]_0 |               11 |             32 |         2.91 |
|  new_clk_BUFG  | processor/dp/IR/FSM_onehot_state_reg[0]      | processor/dp/IR/FSM_onehot_state_reg[0]_0 |                9 |             32 |         3.56 |
|  new_clk_BUFG  | processor/dp/IR/FSM_onehot_state_reg[5]_2[0] | reset_IBUF                                |               14 |             32 |         2.29 |
|  new_clk_BUFG  | processor/dp/IR/d_out_reg[25]_6[0]           | reset_IBUF                                |               15 |             32 |         2.13 |
|  new_clk_BUFG  | processor/dp/IR/d_out_reg[25]_7[0]           | reset_IBUF                                |               11 |             32 |         2.91 |
|  new_clk_BUFG  | processor/cu/FSM_onehot_state_reg[0]_0       | processor/cu/FSM_onehot_state_reg[1]_0    |                7 |             32 |         4.57 |
|  new_clk_BUFG  | processor/dp/IR/d_out_reg[25]_8[0]           | reset_IBUF                                |               12 |             32 |         2.67 |
|  new_clk_BUFG  | processor/dp/IR/d_out_reg[25]_4[0]           | reset_IBUF                                |               11 |             32 |         2.91 |
|  new_clk_BUFG  | processor/dp/IR/d_out_reg[25]_9[0]           | reset_IBUF                                |               10 |             32 |         3.20 |
|  new_clk_BUFG  | processor/dp/IR/d_out_reg[25]_3[0]           | reset_IBUF                                |               10 |             32 |         3.20 |
|  new_clk_BUFG  | processor/dp/IR/d_out_reg[25]_5[0]           | reset_IBUF                                |               14 |             32 |         2.29 |
|  new_clk_BUFG  | processor/dp/IR/d_out_reg[25]_11[0]          | reset_IBUF                                |               14 |             32 |         2.29 |
|  new_clk_BUFG  | processor/dp/IR/d_out_reg[25]_2[0]           | reset_IBUF                                |               11 |             32 |         2.91 |
|  new_clk_BUFG  | processor/dp/IR/d_out_reg[25]_1[0]           | reset_IBUF                                |                8 |             32 |         4.00 |
|  new_clk_BUFG  | processor/dp/IR/d_out_reg[25]_10[0]          | reset_IBUF                                |               10 |             32 |         3.20 |
|  new_clk_BUFG  | processor/dp/IR/FSM_onehot_state_reg[5]_1[0] | reset_IBUF                                |               15 |             32 |         2.13 |
|  new_clk_BUFG  | processor/dp/IR/FSM_onehot_state_reg[5][0]   | reset_IBUF                                |                9 |             32 |         3.56 |
|  new_clk_BUFG  | processor/dp/IR/E[0]                         | reset_IBUF                                |               13 |             32 |         2.46 |
|  new_clk_BUFG  | processor/dp/IR/reset                        | processor/dp/IR/FSM_onehot_state_reg[3]_0 |               15 |             32 |         2.13 |
|  new_clk_BUFG  | processor/dp/IR/d_out_reg[27]_2              | processor/dp/IR/d_out_reg[28]_2           |               12 |             32 |         2.67 |
|  new_clk_BUFG  | processor/dp/IR/FSM_onehot_state_reg[3]      | processor/dp/IR/d_out_reg[27]_3           |               25 |             32 |         1.28 |
|  new_clk_BUFG  | processor/dp/IR/FSM_onehot_state_reg[5]_0[0] | reset_IBUF                                |               12 |             32 |         2.67 |
|  new_clk_BUFG  | processor/dp/IR/reset_0                      | processor/dp/IR/FSM_onehot_state_reg[2]_0 |               12 |             32 |         2.67 |
| ~new_clk_BUFG  |                                              | reset_IBUF                                |               64 |             64 |         1.00 |
+----------------+----------------------------------------------+-------------------------------------------+------------------+----------------+--------------+


