<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx_nand_onfi_param_page_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>cvmx_nand_onfi_param_page_t Struct Reference</h1><!-- doxytag: class="cvmx_nand_onfi_param_page_t" -->
<p><code>#include &lt;<a class="el" href="cvmx-nand_8h_source.html">cvmx-nand.h</a>&gt;</code></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a6a5e12e0c252550ed0c18721bdf08dac">onfi</a> [4]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a38953abc28efb9dba6e6475ec46f8828">revision_number</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bytes 0-3: The ASCII characters 'O', 'N', 'F', 'I'.  <a href="#a38953abc28efb9dba6e6475ec46f8828"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a902cf967f6195d72d53550ffca3a8451">features</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bytes 4-5: ONFI revision number</p>
<ul>
<li>2-15 Reserved (0)</li>
<li>1 1 = supports ONFI version 1.0</li>
<li>0 Reserved (0). </li>
</ul>
 <a href="#a902cf967f6195d72d53550ffca3a8451"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a12d6c448131ee65af567b9e5b1e7fb80">optional_commands</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bytes 6-7: Features supported</p>
<ul>
<li>5-15 Reserved (0)</li>
<li>4 1 = supports odd to even page Copyback</li>
<li>3 1 = supports interleaved operations</li>
<li>2 1 = supports non-sequential page programming</li>
<li>1 1 = supports multiple LUN operations</li>
<li>0 1 = supports 16-bit data bus width. </li>
</ul>
 <a href="#a12d6c448131ee65af567b9e5b1e7fb80"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a495d2963d6615971b08b0eebf847e49f">reserved_10_11</a> [2]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bytes 8-9: Optional commands supported</p>
<ul>
<li>6-15 Reserved (0)</li>
<li>5 1 = supports Read Unique ID</li>
<li>4 1 = supports Copyback</li>
<li>3 1 = supports Read Status Enhanced</li>
<li>2 1 = supports Get Features and Set Features</li>
<li>1 1 = supports Read Cache commands</li>
<li>0 1 = supports Page Cache Program command. </li>
</ul>
 <a href="#a495d2963d6615971b08b0eebf847e49f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#aa86d75549c5facddff71078538418b4a">extended_param_page_len</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bytes 10-11: Reserved.  <a href="#aa86d75549c5facddff71078538418b4a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#ab880b60075301b3c2e71ebff521a0f50">num_param_pages</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extended parameter page length.  <a href="#ab880b60075301b3c2e71ebff521a0f50"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a1e335a5aa6a02b4f4ca4ce17d72c1093">reserved_15_31</a> [17]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Number of parameter pages.  <a href="#a1e335a5aa6a02b4f4ca4ce17d72c1093"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a64b6609cf1942375d7a3c28359a6fda4">manufacturer</a> [12]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bytes 15-31: Reserved.  <a href="#a64b6609cf1942375d7a3c28359a6fda4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">char&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a1c9b1e6dd12e641d6e3318763a10ecc3">model</a> [20]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bytes 32-43: Device manufacturer (12 ASCII characters).  <a href="#a1c9b1e6dd12e641d6e3318763a10ecc3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a1ebacd9360af9b85f666adf57fbfdf52">jedec_id</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bytes 40-63: Device model (20 ASCII characters).  <a href="#a1ebacd9360af9b85f666adf57fbfdf52"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#addfd6c6a0fefc80a54343ce6975170e6">date_code</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 64: JEDEC manufacturer ID.  <a href="#addfd6c6a0fefc80a54343ce6975170e6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#ab6419a66a8f06b1d9baaced1751c23e4">reserved_67_79</a> [13]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 65-66: Date code.  <a href="#ab6419a66a8f06b1d9baaced1751c23e4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a5022fe7df4d0233f82bba55cbd66aa9b">page_data_bytes</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bytes 67-79: Reserved.  <a href="#a5022fe7df4d0233f82bba55cbd66aa9b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a083c17cec65b27f58ea02fd9e09e62a9">page_spare_bytes</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bytes 80-83: Number of data bytes per page.  <a href="#a083c17cec65b27f58ea02fd9e09e62a9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a9f3b9733f555faf3af591c149b94efd9">partial_page_data_bytes</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bytes 84-85: Number of spare bytes per page.  <a href="#a9f3b9733f555faf3af591c149b94efd9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a38ea919db4902f507fba56071751dd68">partial_page_spare_bytes</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bytes 86-89: Number of data bytes per partial page.  <a href="#a38ea919db4902f507fba56071751dd68"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a8ff7194944509e2fbac7152e1d33fefa">pages_per_block</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bytes 90-91: Number of spare bytes per partial page.  <a href="#a8ff7194944509e2fbac7152e1d33fefa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#af0711ca9048e8439cff687e9c93be868">blocks_per_lun</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bytes 92-95: Number of pages per block.  <a href="#af0711ca9048e8439cff687e9c93be868"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a4a6eb2f5ab9847b270da053f8046995d">number_lun</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bytes 96-99: Number of blocks per logical unit (LUN).  <a href="#a4a6eb2f5ab9847b270da053f8046995d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a68d1f0884ea0b99e9af2de9fa5707261">address_cycles</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 100: Number of logical units (LUNs).  <a href="#a68d1f0884ea0b99e9af2de9fa5707261"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a56c4411da756a9d5067d0ed39388ffbb">bits_per_cell</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 101: Number of address cycles</p>
<ul>
<li>4-7 Column address cycles</li>
<li>0-3 Row address cycles. </li>
</ul>
 <a href="#a56c4411da756a9d5067d0ed39388ffbb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#addcbf9869e4c98da059ad64ad0b1d122">bad_block_per_lun</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 102: Number of bits per cell.  <a href="#addcbf9869e4c98da059ad64ad0b1d122"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#abe42015593c691d08a03d7ace14459d7">block_endurance</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bytes 103-104: Bad blocks maximum per LUN.  <a href="#abe42015593c691d08a03d7ace14459d7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a896d18d705777f91cde7782aef4714cf">good_blocks</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bytes 105-106: Block endurance.  <a href="#a896d18d705777f91cde7782aef4714cf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#aa85e680731bfee61403f8ccfaf78749f">good_block_endurance</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 107: Guaranteed valid blocks at beginning of target.  <a href="#aa85e680731bfee61403f8ccfaf78749f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a3d6fdb517106849684c876e3cf6d7f24">programs_per_page</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bytes 108-109: Block endurance for guaranteed valid blocks.  <a href="#a3d6fdb517106849684c876e3cf6d7f24"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a2fd7d42ab21233b9908b731f86ff88dd">partial_program_attrib</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 110: Number of programs per page.  <a href="#a2fd7d42ab21233b9908b731f86ff88dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a4003ec382ecf00ceae2d21b4ff395e50">bits_ecc</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 111: Partial programming attributes</p>
<ul>
<li>5-7 Reserved</li>
<li>4 1 = partial page layout is partial page data followed by partial page spare</li>
<li>1-3 Reserved</li>
<li>0 1 = partial page programming has constraints. </li>
</ul>
 <a href="#a4003ec382ecf00ceae2d21b4ff395e50"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a2bef93bab756f8c841f3237aeecd9e8b">interleaved_address_bits</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 112: Number of bits ECC correctability.  <a href="#a2bef93bab756f8c841f3237aeecd9e8b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a2ecfa8a05b1156c9d9f84a209c2874d0">interleaved_attrib</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 113: Number of interleaved address bits</p>
<ul>
<li>4-7 Reserved (0)</li>
<li>0-3 Number of interleaved address bits. </li>
</ul>
 <a href="#a2ecfa8a05b1156c9d9f84a209c2874d0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a8d06ac671edef7c5821386542686e446">reserved_115_127</a> [13]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 114: Interleaved operation attributes</p>
<ul>
<li>4-7 Reserved (0)</li>
<li>3 Address restrictions for program cache</li>
<li>2 1 = program cache supported</li>
<li>1 1 = no block address restrictions</li>
<li>0 Overlapped / concurrent interleaving support. </li>
</ul>
 <a href="#a8d06ac671edef7c5821386542686e446"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#aa9d3d36358a21f0dad8a4bb05eda7e6b">pin_capacitance</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bytes 115-127: Reserved (0).  <a href="#aa9d3d36358a21f0dad8a4bb05eda7e6b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a8bbd5e51128ac8a38ab06f386d590a0c">timing_mode</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 128: I/O pin capacitance.  <a href="#a8bbd5e51128ac8a38ab06f386d590a0c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#ab56d7a73588fdc6d1d532991608136f2">cache_timing_mode</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 129-130: Timing mode support</p>
<ul>
<li>6-15 Reserved (0)</li>
<li>5 1 = supports timing mode 5</li>
<li>4 1 = supports timing mode 4</li>
<li>3 1 = supports timing mode 3</li>
<li>2 1 = supports timing mode 2</li>
<li>1 1 = supports timing mode 1</li>
<li>0 1 = supports timing mode 0, shall be 1. </li>
</ul>
 <a href="#ab56d7a73588fdc6d1d532991608136f2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a35a436547a85474d4316f83387030709">t_prog</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 131-132: Program cache timing mode support</p>
<ul>
<li>6-15 Reserved (0)</li>
<li>5 1 = supports timing mode 5</li>
<li>4 1 = supports timing mode 4</li>
<li>3 1 = supports timing mode 3</li>
<li>2 1 = supports timing mode 2</li>
<li>1 1 = supports timing mode 1</li>
<li>0 1 = supports timing mode 0. </li>
</ul>
 <a href="#a35a436547a85474d4316f83387030709"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a05c40ec5aad1af566c7c53ee79df78e9">t_bers</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 133-134: Maximum page program time (us).  <a href="#a05c40ec5aad1af566c7c53ee79df78e9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a967d10f3186b0147c41a5471c924ee08">t_r</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 135-136: Maximum block erase time (us).  <a href="#a967d10f3186b0147c41a5471c924ee08"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#ae4262ed96e69aa143b51265caac10d8b">t_ccs</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 137-148: Maximum page read time (us).  <a href="#ae4262ed96e69aa143b51265caac10d8b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a35ac8f314151e25aa4704b3c5696e0d2">reserved_141_163</a> [23]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 139-140: Minimum change column setup time (ns).  <a href="#a35ac8f314151e25aa4704b3c5696e0d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a809abdb7dda197bb2478014f22418f77">vendor_revision</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 141-163: Reserved (0).  <a href="#a809abdb7dda197bb2478014f22418f77"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#aa5de2a62bcf29dd62b2238e8ffed020a">vendor_specific</a> [88]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 164-165: Vendor specific Revision number.  <a href="#aa5de2a62bcf29dd62b2238e8ffed020a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcvmx__nand__onfi__param__page__t.html#a7fd30bdcc2c5eb126280ca661204273d">crc</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Byte 166-253: Vendor specific.  <a href="#a7fd30bdcc2c5eb126280ca661204273d"></a><br/></td></tr>
</table>
<hr/><h2>Field Documentation</h2>
<a class="anchor" id="a68d1f0884ea0b99e9af2de9fa5707261"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::address_cycles" ref="a68d1f0884ea0b99e9af2de9fa5707261" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a68d1f0884ea0b99e9af2de9fa5707261">cvmx_nand_onfi_param_page_t::address_cycles</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 100: Number of logical units (LUNs). </p>

</div>
</div>
<a class="anchor" id="addcbf9869e4c98da059ad64ad0b1d122"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::bad_block_per_lun" ref="addcbf9869e4c98da059ad64ad0b1d122" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#addcbf9869e4c98da059ad64ad0b1d122">cvmx_nand_onfi_param_page_t::bad_block_per_lun</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 102: Number of bits per cell. </p>

</div>
</div>
<a class="anchor" id="a4003ec382ecf00ceae2d21b4ff395e50"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::bits_ecc" ref="a4003ec382ecf00ceae2d21b4ff395e50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a4003ec382ecf00ceae2d21b4ff395e50">cvmx_nand_onfi_param_page_t::bits_ecc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 111: Partial programming attributes</p>
<ul>
<li>5-7 Reserved</li>
<li>4 1 = partial page layout is partial page data followed by partial page spare</li>
<li>1-3 Reserved</li>
<li>0 1 = partial page programming has constraints. </li>
</ul>
</p>

</div>
</div>
<a class="anchor" id="a56c4411da756a9d5067d0ed39388ffbb"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::bits_per_cell" ref="a56c4411da756a9d5067d0ed39388ffbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a56c4411da756a9d5067d0ed39388ffbb">cvmx_nand_onfi_param_page_t::bits_per_cell</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 101: Number of address cycles</p>
<ul>
<li>4-7 Column address cycles</li>
<li>0-3 Row address cycles. </li>
</ul>
</p>

</div>
</div>
<a class="anchor" id="abe42015593c691d08a03d7ace14459d7"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::block_endurance" ref="abe42015593c691d08a03d7ace14459d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#abe42015593c691d08a03d7ace14459d7">cvmx_nand_onfi_param_page_t::block_endurance</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bytes 103-104: Bad blocks maximum per LUN. </p>

</div>
</div>
<a class="anchor" id="af0711ca9048e8439cff687e9c93be868"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::blocks_per_lun" ref="af0711ca9048e8439cff687e9c93be868" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#af0711ca9048e8439cff687e9c93be868">cvmx_nand_onfi_param_page_t::blocks_per_lun</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bytes 92-95: Number of pages per block. </p>

</div>
</div>
<a class="anchor" id="ab56d7a73588fdc6d1d532991608136f2"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::cache_timing_mode" ref="ab56d7a73588fdc6d1d532991608136f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#ab56d7a73588fdc6d1d532991608136f2">cvmx_nand_onfi_param_page_t::cache_timing_mode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 129-130: Timing mode support</p>
<ul>
<li>6-15 Reserved (0)</li>
<li>5 1 = supports timing mode 5</li>
<li>4 1 = supports timing mode 4</li>
<li>3 1 = supports timing mode 3</li>
<li>2 1 = supports timing mode 2</li>
<li>1 1 = supports timing mode 1</li>
<li>0 1 = supports timing mode 0, shall be 1. </li>
</ul>
</p>

</div>
</div>
<a class="anchor" id="a7fd30bdcc2c5eb126280ca661204273d"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::crc" ref="a7fd30bdcc2c5eb126280ca661204273d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a7fd30bdcc2c5eb126280ca661204273d">cvmx_nand_onfi_param_page_t::crc</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 166-253: Vendor specific. </p>

</div>
</div>
<a class="anchor" id="addfd6c6a0fefc80a54343ce6975170e6"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::date_code" ref="addfd6c6a0fefc80a54343ce6975170e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#addfd6c6a0fefc80a54343ce6975170e6">cvmx_nand_onfi_param_page_t::date_code</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 64: JEDEC manufacturer ID. </p>

</div>
</div>
<a class="anchor" id="aa86d75549c5facddff71078538418b4a"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::extended_param_page_len" ref="aa86d75549c5facddff71078538418b4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#aa86d75549c5facddff71078538418b4a">cvmx_nand_onfi_param_page_t::extended_param_page_len</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bytes 10-11: Reserved. </p>

</div>
</div>
<a class="anchor" id="a902cf967f6195d72d53550ffca3a8451"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::features" ref="a902cf967f6195d72d53550ffca3a8451" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a902cf967f6195d72d53550ffca3a8451">cvmx_nand_onfi_param_page_t::features</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bytes 4-5: ONFI revision number</p>
<ul>
<li>2-15 Reserved (0)</li>
<li>1 1 = supports ONFI version 1.0</li>
<li>0 Reserved (0). </li>
</ul>
</p>

</div>
</div>
<a class="anchor" id="aa85e680731bfee61403f8ccfaf78749f"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::good_block_endurance" ref="aa85e680731bfee61403f8ccfaf78749f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#aa85e680731bfee61403f8ccfaf78749f">cvmx_nand_onfi_param_page_t::good_block_endurance</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 107: Guaranteed valid blocks at beginning of target. </p>

</div>
</div>
<a class="anchor" id="a896d18d705777f91cde7782aef4714cf"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::good_blocks" ref="a896d18d705777f91cde7782aef4714cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a896d18d705777f91cde7782aef4714cf">cvmx_nand_onfi_param_page_t::good_blocks</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bytes 105-106: Block endurance. </p>

</div>
</div>
<a class="anchor" id="a2bef93bab756f8c841f3237aeecd9e8b"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::interleaved_address_bits" ref="a2bef93bab756f8c841f3237aeecd9e8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a2bef93bab756f8c841f3237aeecd9e8b">cvmx_nand_onfi_param_page_t::interleaved_address_bits</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 112: Number of bits ECC correctability. </p>

</div>
</div>
<a class="anchor" id="a2ecfa8a05b1156c9d9f84a209c2874d0"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::interleaved_attrib" ref="a2ecfa8a05b1156c9d9f84a209c2874d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a2ecfa8a05b1156c9d9f84a209c2874d0">cvmx_nand_onfi_param_page_t::interleaved_attrib</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 113: Number of interleaved address bits</p>
<ul>
<li>4-7 Reserved (0)</li>
<li>0-3 Number of interleaved address bits. </li>
</ul>
</p>

</div>
</div>
<a class="anchor" id="a1ebacd9360af9b85f666adf57fbfdf52"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::jedec_id" ref="a1ebacd9360af9b85f666adf57fbfdf52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a1ebacd9360af9b85f666adf57fbfdf52">cvmx_nand_onfi_param_page_t::jedec_id</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bytes 40-63: Device model (20 ASCII characters). </p>

</div>
</div>
<a class="anchor" id="a64b6609cf1942375d7a3c28359a6fda4"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::manufacturer" ref="a64b6609cf1942375d7a3c28359a6fda4" args="[12]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a64b6609cf1942375d7a3c28359a6fda4">cvmx_nand_onfi_param_page_t::manufacturer</a>[12]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bytes 15-31: Reserved. </p>

</div>
</div>
<a class="anchor" id="a1c9b1e6dd12e641d6e3318763a10ecc3"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::model" ref="a1c9b1e6dd12e641d6e3318763a10ecc3" args="[20]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a1c9b1e6dd12e641d6e3318763a10ecc3">cvmx_nand_onfi_param_page_t::model</a>[20]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bytes 32-43: Device manufacturer (12 ASCII characters). </p>

</div>
</div>
<a class="anchor" id="ab880b60075301b3c2e71ebff521a0f50"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::num_param_pages" ref="ab880b60075301b3c2e71ebff521a0f50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#ab880b60075301b3c2e71ebff521a0f50">cvmx_nand_onfi_param_page_t::num_param_pages</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Extended parameter page length. </p>

</div>
</div>
<a class="anchor" id="a4a6eb2f5ab9847b270da053f8046995d"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::number_lun" ref="a4a6eb2f5ab9847b270da053f8046995d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a4a6eb2f5ab9847b270da053f8046995d">cvmx_nand_onfi_param_page_t::number_lun</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bytes 96-99: Number of blocks per logical unit (LUN). </p>

</div>
</div>
<a class="anchor" id="a6a5e12e0c252550ed0c18721bdf08dac"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::onfi" ref="a6a5e12e0c252550ed0c18721bdf08dac" args="[4]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a6a5e12e0c252550ed0c18721bdf08dac">cvmx_nand_onfi_param_page_t::onfi</a>[4]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a12d6c448131ee65af567b9e5b1e7fb80"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::optional_commands" ref="a12d6c448131ee65af567b9e5b1e7fb80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a12d6c448131ee65af567b9e5b1e7fb80">cvmx_nand_onfi_param_page_t::optional_commands</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bytes 6-7: Features supported</p>
<ul>
<li>5-15 Reserved (0)</li>
<li>4 1 = supports odd to even page Copyback</li>
<li>3 1 = supports interleaved operations</li>
<li>2 1 = supports non-sequential page programming</li>
<li>1 1 = supports multiple LUN operations</li>
<li>0 1 = supports 16-bit data bus width. </li>
</ul>
</p>

</div>
</div>
<a class="anchor" id="a5022fe7df4d0233f82bba55cbd66aa9b"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::page_data_bytes" ref="a5022fe7df4d0233f82bba55cbd66aa9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a5022fe7df4d0233f82bba55cbd66aa9b">cvmx_nand_onfi_param_page_t::page_data_bytes</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bytes 67-79: Reserved. </p>

</div>
</div>
<a class="anchor" id="a083c17cec65b27f58ea02fd9e09e62a9"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::page_spare_bytes" ref="a083c17cec65b27f58ea02fd9e09e62a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a083c17cec65b27f58ea02fd9e09e62a9">cvmx_nand_onfi_param_page_t::page_spare_bytes</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bytes 80-83: Number of data bytes per page. </p>

</div>
</div>
<a class="anchor" id="a8ff7194944509e2fbac7152e1d33fefa"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::pages_per_block" ref="a8ff7194944509e2fbac7152e1d33fefa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a8ff7194944509e2fbac7152e1d33fefa">cvmx_nand_onfi_param_page_t::pages_per_block</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bytes 90-91: Number of spare bytes per partial page. </p>

</div>
</div>
<a class="anchor" id="a9f3b9733f555faf3af591c149b94efd9"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::partial_page_data_bytes" ref="a9f3b9733f555faf3af591c149b94efd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a9f3b9733f555faf3af591c149b94efd9">cvmx_nand_onfi_param_page_t::partial_page_data_bytes</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bytes 84-85: Number of spare bytes per page. </p>

</div>
</div>
<a class="anchor" id="a38ea919db4902f507fba56071751dd68"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::partial_page_spare_bytes" ref="a38ea919db4902f507fba56071751dd68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a38ea919db4902f507fba56071751dd68">cvmx_nand_onfi_param_page_t::partial_page_spare_bytes</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bytes 86-89: Number of data bytes per partial page. </p>

</div>
</div>
<a class="anchor" id="a2fd7d42ab21233b9908b731f86ff88dd"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::partial_program_attrib" ref="a2fd7d42ab21233b9908b731f86ff88dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a2fd7d42ab21233b9908b731f86ff88dd">cvmx_nand_onfi_param_page_t::partial_program_attrib</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 110: Number of programs per page. </p>

</div>
</div>
<a class="anchor" id="aa9d3d36358a21f0dad8a4bb05eda7e6b"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::pin_capacitance" ref="aa9d3d36358a21f0dad8a4bb05eda7e6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#aa9d3d36358a21f0dad8a4bb05eda7e6b">cvmx_nand_onfi_param_page_t::pin_capacitance</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bytes 115-127: Reserved (0). </p>

</div>
</div>
<a class="anchor" id="a3d6fdb517106849684c876e3cf6d7f24"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::programs_per_page" ref="a3d6fdb517106849684c876e3cf6d7f24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a3d6fdb517106849684c876e3cf6d7f24">cvmx_nand_onfi_param_page_t::programs_per_page</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bytes 108-109: Block endurance for guaranteed valid blocks. </p>

</div>
</div>
<a class="anchor" id="a495d2963d6615971b08b0eebf847e49f"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::reserved_10_11" ref="a495d2963d6615971b08b0eebf847e49f" args="[2]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a495d2963d6615971b08b0eebf847e49f">cvmx_nand_onfi_param_page_t::reserved_10_11</a>[2]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bytes 8-9: Optional commands supported</p>
<ul>
<li>6-15 Reserved (0)</li>
<li>5 1 = supports Read Unique ID</li>
<li>4 1 = supports Copyback</li>
<li>3 1 = supports Read Status Enhanced</li>
<li>2 1 = supports Get Features and Set Features</li>
<li>1 1 = supports Read Cache commands</li>
<li>0 1 = supports Page Cache Program command. </li>
</ul>
</p>

</div>
</div>
<a class="anchor" id="a8d06ac671edef7c5821386542686e446"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::reserved_115_127" ref="a8d06ac671edef7c5821386542686e446" args="[13]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a8d06ac671edef7c5821386542686e446">cvmx_nand_onfi_param_page_t::reserved_115_127</a>[13]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 114: Interleaved operation attributes</p>
<ul>
<li>4-7 Reserved (0)</li>
<li>3 Address restrictions for program cache</li>
<li>2 1 = program cache supported</li>
<li>1 1 = no block address restrictions</li>
<li>0 Overlapped / concurrent interleaving support. </li>
</ul>
</p>

</div>
</div>
<a class="anchor" id="a35ac8f314151e25aa4704b3c5696e0d2"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::reserved_141_163" ref="a35ac8f314151e25aa4704b3c5696e0d2" args="[23]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a35ac8f314151e25aa4704b3c5696e0d2">cvmx_nand_onfi_param_page_t::reserved_141_163</a>[23]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 139-140: Minimum change column setup time (ns). </p>

</div>
</div>
<a class="anchor" id="a1e335a5aa6a02b4f4ca4ce17d72c1093"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::reserved_15_31" ref="a1e335a5aa6a02b4f4ca4ce17d72c1093" args="[17]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a1e335a5aa6a02b4f4ca4ce17d72c1093">cvmx_nand_onfi_param_page_t::reserved_15_31</a>[17]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Number of parameter pages. </p>

</div>
</div>
<a class="anchor" id="ab6419a66a8f06b1d9baaced1751c23e4"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::reserved_67_79" ref="ab6419a66a8f06b1d9baaced1751c23e4" args="[13]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#ab6419a66a8f06b1d9baaced1751c23e4">cvmx_nand_onfi_param_page_t::reserved_67_79</a>[13]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 65-66: Date code. </p>

</div>
</div>
<a class="anchor" id="a38953abc28efb9dba6e6475ec46f8828"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::revision_number" ref="a38953abc28efb9dba6e6475ec46f8828" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a38953abc28efb9dba6e6475ec46f8828">cvmx_nand_onfi_param_page_t::revision_number</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Bytes 0-3: The ASCII characters 'O', 'N', 'F', 'I'. </p>

</div>
</div>
<a class="anchor" id="a05c40ec5aad1af566c7c53ee79df78e9"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::t_bers" ref="a05c40ec5aad1af566c7c53ee79df78e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a05c40ec5aad1af566c7c53ee79df78e9">cvmx_nand_onfi_param_page_t::t_bers</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 133-134: Maximum page program time (us). </p>

</div>
</div>
<a class="anchor" id="ae4262ed96e69aa143b51265caac10d8b"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::t_ccs" ref="ae4262ed96e69aa143b51265caac10d8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#ae4262ed96e69aa143b51265caac10d8b">cvmx_nand_onfi_param_page_t::t_ccs</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 137-148: Maximum page read time (us). </p>

</div>
</div>
<a class="anchor" id="a35a436547a85474d4316f83387030709"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::t_prog" ref="a35a436547a85474d4316f83387030709" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a35a436547a85474d4316f83387030709">cvmx_nand_onfi_param_page_t::t_prog</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 131-132: Program cache timing mode support</p>
<ul>
<li>6-15 Reserved (0)</li>
<li>5 1 = supports timing mode 5</li>
<li>4 1 = supports timing mode 4</li>
<li>3 1 = supports timing mode 3</li>
<li>2 1 = supports timing mode 2</li>
<li>1 1 = supports timing mode 1</li>
<li>0 1 = supports timing mode 0. </li>
</ul>
</p>

</div>
</div>
<a class="anchor" id="a967d10f3186b0147c41a5471c924ee08"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::t_r" ref="a967d10f3186b0147c41a5471c924ee08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a967d10f3186b0147c41a5471c924ee08">cvmx_nand_onfi_param_page_t::t_r</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 135-136: Maximum block erase time (us). </p>

</div>
</div>
<a class="anchor" id="a8bbd5e51128ac8a38ab06f386d590a0c"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::timing_mode" ref="a8bbd5e51128ac8a38ab06f386d590a0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a8bbd5e51128ac8a38ab06f386d590a0c">cvmx_nand_onfi_param_page_t::timing_mode</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 128: I/O pin capacitance. </p>

</div>
</div>
<a class="anchor" id="a809abdb7dda197bb2478014f22418f77"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::vendor_revision" ref="a809abdb7dda197bb2478014f22418f77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#a809abdb7dda197bb2478014f22418f77">cvmx_nand_onfi_param_page_t::vendor_revision</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 141-163: Reserved (0). </p>

</div>
</div>
<a class="anchor" id="aa5de2a62bcf29dd62b2238e8ffed020a"></a><!-- doxytag: member="cvmx_nand_onfi_param_page_t::vendor_specific" ref="aa5de2a62bcf29dd62b2238e8ffed020a" args="[88]" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t <a class="el" href="structcvmx__nand__onfi__param__page__t.html#aa5de2a62bcf29dd62b2238e8ffed020a">cvmx_nand_onfi_param_page_t::vendor_specific</a>[88]</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Byte 164-165: Vendor specific Revision number. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="cvmx-nand_8h_source.html">cvmx-nand.h</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
