#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Jan 29 16:42:33 2018
# Process ID: 14080
# Current directory: D:/Projects/Bean/BERT/project_3/project_3.runs/design_1_data_recovery_0_0_synth_1
# Command line: vivado.exe -log design_1_data_recovery_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_data_recovery_0_0.tcl
# Log file: D:/Projects/Bean/BERT/project_3/project_3.runs/design_1_data_recovery_0_0_synth_1/design_1_data_recovery_0_0.vds
# Journal file: D:/Projects/Bean/BERT/project_3/project_3.runs/design_1_data_recovery_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_data_recovery_0_0.tcl -notrace
Command: synth_design -top design_1_data_recovery_0_0 -part xc7vx485tffg1761-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-1223] The version limit for your license is '2018.01' and will expire in 2 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 327.676 ; gain = 71.219
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_data_recovery_0_0' [d:/Projects/Bean/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_data_recovery_0_0/synth/design_1_data_recovery_0_0.vhd:69]
INFO: [Synth 8-3491] module 'data_recovery' declared at 'D:/Projects/Bean/BERT/project_3/project_3.srcs/sources_1/new/data_recovery.vhd:69' bound to instance 'U0' of component 'data_recovery' [d:/Projects/Bean/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_data_recovery_0_0/synth/design_1_data_recovery_0_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'data_recovery' [D:/Projects/Bean/BERT/project_3/project_3.srcs/sources_1/new/data_recovery.vhd:82]
INFO: [Synth 8-3491] module 'FDC' declared at 'D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_a0' of component 'fdc' [D:/Projects/Bean/BERT/project_3/project_3.srcs/sources_1/new/data_recovery.vhd:193]
INFO: [Synth 8-638] synthesizing module 'FDC' [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDC' (1#1) [D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735]
INFO: [Synth 8-3491] module 'FDC' declared at 'D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_a1' of component 'fdc' [D:/Projects/Bean/BERT/project_3/project_3.srcs/sources_1/new/data_recovery.vhd:194]
INFO: [Synth 8-3491] module 'FDC' declared at 'D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_a2' of component 'fdc' [D:/Projects/Bean/BERT/project_3/project_3.srcs/sources_1/new/data_recovery.vhd:195]
INFO: [Synth 8-3491] module 'FDC' declared at 'D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_b0' of component 'fdc' [D:/Projects/Bean/BERT/project_3/project_3.srcs/sources_1/new/data_recovery.vhd:197]
INFO: [Synth 8-3491] module 'FDC' declared at 'D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_b1' of component 'fdc' [D:/Projects/Bean/BERT/project_3/project_3.srcs/sources_1/new/data_recovery.vhd:198]
INFO: [Synth 8-3491] module 'FDC' declared at 'D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_b2' of component 'fdc' [D:/Projects/Bean/BERT/project_3/project_3.srcs/sources_1/new/data_recovery.vhd:199]
INFO: [Synth 8-3491] module 'FDC' declared at 'D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_c0' of component 'fdc' [D:/Projects/Bean/BERT/project_3/project_3.srcs/sources_1/new/data_recovery.vhd:201]
INFO: [Synth 8-3491] module 'FDC' declared at 'D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_c1' of component 'fdc' [D:/Projects/Bean/BERT/project_3/project_3.srcs/sources_1/new/data_recovery.vhd:202]
INFO: [Synth 8-3491] module 'FDC' declared at 'D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_c2' of component 'fdc' [D:/Projects/Bean/BERT/project_3/project_3.srcs/sources_1/new/data_recovery.vhd:203]
INFO: [Synth 8-3491] module 'FDC' declared at 'D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_d0' of component 'fdc' [D:/Projects/Bean/BERT/project_3/project_3.srcs/sources_1/new/data_recovery.vhd:205]
INFO: [Synth 8-3491] module 'FDC' declared at 'D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_d1' of component 'fdc' [D:/Projects/Bean/BERT/project_3/project_3.srcs/sources_1/new/data_recovery.vhd:206]
INFO: [Synth 8-3491] module 'FDC' declared at 'D:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:3735' bound to instance 'ff_d2' of component 'fdc' [D:/Projects/Bean/BERT/project_3/project_3.srcs/sources_1/new/data_recovery.vhd:207]
INFO: [Synth 8-256] done synthesizing module 'data_recovery' (2#1) [D:/Projects/Bean/BERT/project_3/project_3.srcs/sources_1/new/data_recovery.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'design_1_data_recovery_0_0' (3#1) [d:/Projects/Bean/BERT/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_data_recovery_0_0/synth/design_1_data_recovery_0_0.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 367.754 ; gain = 111.297
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 367.754 ; gain = 111.297
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  FDC => FDCE: 12 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 805.977 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 805.977 ; gain = 549.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 805.977 ; gain = 549.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 805.977 ; gain = 549.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 805.977 ; gain = 549.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module data_recovery 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 805.977 ; gain = 549.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 805.977 ; gain = 549.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 805.977 ; gain = 549.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 805.977 ; gain = 549.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 805.977 ; gain = 549.520
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 805.977 ; gain = 549.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 805.977 ; gain = 549.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 805.977 ; gain = 549.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 805.977 ; gain = 549.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 805.977 ; gain = 549.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     9|
|2     |LUT3 |     2|
|3     |LUT4 |     5|
|4     |LUT6 |     5|
|5     |FDC  |    12|
|6     |FDCE |    19|
|7     |FDPE |     6|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------------+------+
|      |Instance |Module        |Cells |
+------+---------+--------------+------+
|1     |top      |              |    58|
|2     |  U0     |data_recovery |    58|
+------+---------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:56 . Memory (MB): peak = 805.977 ; gain = 549.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 805.977 ; gain = 111.297
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 805.977 ; gain = 549.520
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  FDC => FDCE: 12 instances

32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:01 . Memory (MB): peak = 805.977 ; gain = 563.020
INFO: [Common 17-1381] The checkpoint 'D:/Projects/Bean/BERT/project_3/project_3.runs/design_1_data_recovery_0_0_synth_1/design_1_data_recovery_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'D:/Projects/Bean/BERT/project_3/project_3.runs/design_1_data_recovery_0_0_synth_1/design_1_data_recovery_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 805.977 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jan 29 16:43:43 2018...
