{
  "module_name": "io.h",
  "hash_id": "ac52abdc50d407ea6a06408d26805800e9f1bbf3b59738f28a1c73fe5cfdfa86",
  "original_prompt": "Ingested from linux-6.6.14/include/asm-generic/io.h",
  "human_readable_source": " \n \n#ifndef __ASM_GENERIC_IO_H\n#define __ASM_GENERIC_IO_H\n\n#include <asm/page.h>  \n#include <linux/string.h>  \n#include <linux/types.h>\n#include <linux/instruction_pointer.h>\n\n#ifdef CONFIG_GENERIC_IOMAP\n#include <asm-generic/iomap.h>\n#endif\n\n#include <asm/mmiowb.h>\n#include <asm-generic/pci_iomap.h>\n\n#ifndef __io_br\n#define __io_br()      barrier()\n#endif\n\n \n#ifndef __io_ar\n#ifdef rmb\n#define __io_ar(v)      rmb()\n#else\n#define __io_ar(v)      barrier()\n#endif\n#endif\n\n \n#ifndef __io_bw\n#ifdef wmb\n#define __io_bw()      wmb()\n#else\n#define __io_bw()      barrier()\n#endif\n#endif\n\n \n#ifndef __io_aw\n#define __io_aw()      mmiowb_set_pending()\n#endif\n\n#ifndef __io_pbw\n#define __io_pbw()     __io_bw()\n#endif\n\n#ifndef __io_paw\n#define __io_paw()     __io_aw()\n#endif\n\n#ifndef __io_pbr\n#define __io_pbr()     __io_br()\n#endif\n\n#ifndef __io_par\n#define __io_par(v)     __io_ar(v)\n#endif\n\n \n#if IS_ENABLED(CONFIG_TRACE_MMIO_ACCESS) && !(defined(__DISABLE_TRACE_MMIO__))\n#include <linux/tracepoint-defs.h>\n\nDECLARE_TRACEPOINT(rwmmio_write);\nDECLARE_TRACEPOINT(rwmmio_post_write);\nDECLARE_TRACEPOINT(rwmmio_read);\nDECLARE_TRACEPOINT(rwmmio_post_read);\n\nvoid log_write_mmio(u64 val, u8 width, volatile void __iomem *addr,\n\t\t    unsigned long caller_addr, unsigned long caller_addr0);\nvoid log_post_write_mmio(u64 val, u8 width, volatile void __iomem *addr,\n\t\t\t unsigned long caller_addr, unsigned long caller_addr0);\nvoid log_read_mmio(u8 width, const volatile void __iomem *addr,\n\t\t   unsigned long caller_addr, unsigned long caller_addr0);\nvoid log_post_read_mmio(u64 val, u8 width, const volatile void __iomem *addr,\n\t\t\tunsigned long caller_addr, unsigned long caller_addr0);\n\n#else\n\nstatic inline void log_write_mmio(u64 val, u8 width, volatile void __iomem *addr,\n\t\t\t\t  unsigned long caller_addr, unsigned long caller_addr0) {}\nstatic inline void log_post_write_mmio(u64 val, u8 width, volatile void __iomem *addr,\n\t\t\t\t       unsigned long caller_addr, unsigned long caller_addr0) {}\nstatic inline void log_read_mmio(u8 width, const volatile void __iomem *addr,\n\t\t\t\t unsigned long caller_addr, unsigned long caller_addr0) {}\nstatic inline void log_post_read_mmio(u64 val, u8 width, const volatile void __iomem *addr,\n\t\t\t\t      unsigned long caller_addr, unsigned long caller_addr0) {}\n\n#endif  \n\n \n\n#ifndef __raw_readb\n#define __raw_readb __raw_readb\nstatic inline u8 __raw_readb(const volatile void __iomem *addr)\n{\n\treturn *(const volatile u8 __force *)addr;\n}\n#endif\n\n#ifndef __raw_readw\n#define __raw_readw __raw_readw\nstatic inline u16 __raw_readw(const volatile void __iomem *addr)\n{\n\treturn *(const volatile u16 __force *)addr;\n}\n#endif\n\n#ifndef __raw_readl\n#define __raw_readl __raw_readl\nstatic inline u32 __raw_readl(const volatile void __iomem *addr)\n{\n\treturn *(const volatile u32 __force *)addr;\n}\n#endif\n\n#ifdef CONFIG_64BIT\n#ifndef __raw_readq\n#define __raw_readq __raw_readq\nstatic inline u64 __raw_readq(const volatile void __iomem *addr)\n{\n\treturn *(const volatile u64 __force *)addr;\n}\n#endif\n#endif  \n\n#ifndef __raw_writeb\n#define __raw_writeb __raw_writeb\nstatic inline void __raw_writeb(u8 value, volatile void __iomem *addr)\n{\n\t*(volatile u8 __force *)addr = value;\n}\n#endif\n\n#ifndef __raw_writew\n#define __raw_writew __raw_writew\nstatic inline void __raw_writew(u16 value, volatile void __iomem *addr)\n{\n\t*(volatile u16 __force *)addr = value;\n}\n#endif\n\n#ifndef __raw_writel\n#define __raw_writel __raw_writel\nstatic inline void __raw_writel(u32 value, volatile void __iomem *addr)\n{\n\t*(volatile u32 __force *)addr = value;\n}\n#endif\n\n#ifdef CONFIG_64BIT\n#ifndef __raw_writeq\n#define __raw_writeq __raw_writeq\nstatic inline void __raw_writeq(u64 value, volatile void __iomem *addr)\n{\n\t*(volatile u64 __force *)addr = value;\n}\n#endif\n#endif  \n\n \n\n#ifndef readb\n#define readb readb\nstatic inline u8 readb(const volatile void __iomem *addr)\n{\n\tu8 val;\n\n\tlog_read_mmio(8, addr, _THIS_IP_, _RET_IP_);\n\t__io_br();\n\tval = __raw_readb(addr);\n\t__io_ar(val);\n\tlog_post_read_mmio(val, 8, addr, _THIS_IP_, _RET_IP_);\n\treturn val;\n}\n#endif\n\n#ifndef readw\n#define readw readw\nstatic inline u16 readw(const volatile void __iomem *addr)\n{\n\tu16 val;\n\n\tlog_read_mmio(16, addr, _THIS_IP_, _RET_IP_);\n\t__io_br();\n\tval = __le16_to_cpu((__le16 __force)__raw_readw(addr));\n\t__io_ar(val);\n\tlog_post_read_mmio(val, 16, addr, _THIS_IP_, _RET_IP_);\n\treturn val;\n}\n#endif\n\n#ifndef readl\n#define readl readl\nstatic inline u32 readl(const volatile void __iomem *addr)\n{\n\tu32 val;\n\n\tlog_read_mmio(32, addr, _THIS_IP_, _RET_IP_);\n\t__io_br();\n\tval = __le32_to_cpu((__le32 __force)__raw_readl(addr));\n\t__io_ar(val);\n\tlog_post_read_mmio(val, 32, addr, _THIS_IP_, _RET_IP_);\n\treturn val;\n}\n#endif\n\n#ifdef CONFIG_64BIT\n#ifndef readq\n#define readq readq\nstatic inline u64 readq(const volatile void __iomem *addr)\n{\n\tu64 val;\n\n\tlog_read_mmio(64, addr, _THIS_IP_, _RET_IP_);\n\t__io_br();\n\tval = __le64_to_cpu((__le64 __force)__raw_readq(addr));\n\t__io_ar(val);\n\tlog_post_read_mmio(val, 64, addr, _THIS_IP_, _RET_IP_);\n\treturn val;\n}\n#endif\n#endif  \n\n#ifndef writeb\n#define writeb writeb\nstatic inline void writeb(u8 value, volatile void __iomem *addr)\n{\n\tlog_write_mmio(value, 8, addr, _THIS_IP_, _RET_IP_);\n\t__io_bw();\n\t__raw_writeb(value, addr);\n\t__io_aw();\n\tlog_post_write_mmio(value, 8, addr, _THIS_IP_, _RET_IP_);\n}\n#endif\n\n#ifndef writew\n#define writew writew\nstatic inline void writew(u16 value, volatile void __iomem *addr)\n{\n\tlog_write_mmio(value, 16, addr, _THIS_IP_, _RET_IP_);\n\t__io_bw();\n\t__raw_writew((u16 __force)cpu_to_le16(value), addr);\n\t__io_aw();\n\tlog_post_write_mmio(value, 16, addr, _THIS_IP_, _RET_IP_);\n}\n#endif\n\n#ifndef writel\n#define writel writel\nstatic inline void writel(u32 value, volatile void __iomem *addr)\n{\n\tlog_write_mmio(value, 32, addr, _THIS_IP_, _RET_IP_);\n\t__io_bw();\n\t__raw_writel((u32 __force)__cpu_to_le32(value), addr);\n\t__io_aw();\n\tlog_post_write_mmio(value, 32, addr, _THIS_IP_, _RET_IP_);\n}\n#endif\n\n#ifdef CONFIG_64BIT\n#ifndef writeq\n#define writeq writeq\nstatic inline void writeq(u64 value, volatile void __iomem *addr)\n{\n\tlog_write_mmio(value, 64, addr, _THIS_IP_, _RET_IP_);\n\t__io_bw();\n\t__raw_writeq((u64 __force)__cpu_to_le64(value), addr);\n\t__io_aw();\n\tlog_post_write_mmio(value, 64, addr, _THIS_IP_, _RET_IP_);\n}\n#endif\n#endif  \n\n \n#ifndef readb_relaxed\n#define readb_relaxed readb_relaxed\nstatic inline u8 readb_relaxed(const volatile void __iomem *addr)\n{\n\tu8 val;\n\n\tlog_read_mmio(8, addr, _THIS_IP_, _RET_IP_);\n\tval = __raw_readb(addr);\n\tlog_post_read_mmio(val, 8, addr, _THIS_IP_, _RET_IP_);\n\treturn val;\n}\n#endif\n\n#ifndef readw_relaxed\n#define readw_relaxed readw_relaxed\nstatic inline u16 readw_relaxed(const volatile void __iomem *addr)\n{\n\tu16 val;\n\n\tlog_read_mmio(16, addr, _THIS_IP_, _RET_IP_);\n\tval = __le16_to_cpu((__le16 __force)__raw_readw(addr));\n\tlog_post_read_mmio(val, 16, addr, _THIS_IP_, _RET_IP_);\n\treturn val;\n}\n#endif\n\n#ifndef readl_relaxed\n#define readl_relaxed readl_relaxed\nstatic inline u32 readl_relaxed(const volatile void __iomem *addr)\n{\n\tu32 val;\n\n\tlog_read_mmio(32, addr, _THIS_IP_, _RET_IP_);\n\tval = __le32_to_cpu((__le32 __force)__raw_readl(addr));\n\tlog_post_read_mmio(val, 32, addr, _THIS_IP_, _RET_IP_);\n\treturn val;\n}\n#endif\n\n#if defined(readq) && !defined(readq_relaxed)\n#define readq_relaxed readq_relaxed\nstatic inline u64 readq_relaxed(const volatile void __iomem *addr)\n{\n\tu64 val;\n\n\tlog_read_mmio(64, addr, _THIS_IP_, _RET_IP_);\n\tval = __le64_to_cpu((__le64 __force)__raw_readq(addr));\n\tlog_post_read_mmio(val, 64, addr, _THIS_IP_, _RET_IP_);\n\treturn val;\n}\n#endif\n\n#ifndef writeb_relaxed\n#define writeb_relaxed writeb_relaxed\nstatic inline void writeb_relaxed(u8 value, volatile void __iomem *addr)\n{\n\tlog_write_mmio(value, 8, addr, _THIS_IP_, _RET_IP_);\n\t__raw_writeb(value, addr);\n\tlog_post_write_mmio(value, 8, addr, _THIS_IP_, _RET_IP_);\n}\n#endif\n\n#ifndef writew_relaxed\n#define writew_relaxed writew_relaxed\nstatic inline void writew_relaxed(u16 value, volatile void __iomem *addr)\n{\n\tlog_write_mmio(value, 16, addr, _THIS_IP_, _RET_IP_);\n\t__raw_writew((u16 __force)cpu_to_le16(value), addr);\n\tlog_post_write_mmio(value, 16, addr, _THIS_IP_, _RET_IP_);\n}\n#endif\n\n#ifndef writel_relaxed\n#define writel_relaxed writel_relaxed\nstatic inline void writel_relaxed(u32 value, volatile void __iomem *addr)\n{\n\tlog_write_mmio(value, 32, addr, _THIS_IP_, _RET_IP_);\n\t__raw_writel((u32 __force)__cpu_to_le32(value), addr);\n\tlog_post_write_mmio(value, 32, addr, _THIS_IP_, _RET_IP_);\n}\n#endif\n\n#if defined(writeq) && !defined(writeq_relaxed)\n#define writeq_relaxed writeq_relaxed\nstatic inline void writeq_relaxed(u64 value, volatile void __iomem *addr)\n{\n\tlog_write_mmio(value, 64, addr, _THIS_IP_, _RET_IP_);\n\t__raw_writeq((u64 __force)__cpu_to_le64(value), addr);\n\tlog_post_write_mmio(value, 64, addr, _THIS_IP_, _RET_IP_);\n}\n#endif\n\n \n#ifndef readsb\n#define readsb readsb\nstatic inline void readsb(const volatile void __iomem *addr, void *buffer,\n\t\t\t  unsigned int count)\n{\n\tif (count) {\n\t\tu8 *buf = buffer;\n\n\t\tdo {\n\t\t\tu8 x = __raw_readb(addr);\n\t\t\t*buf++ = x;\n\t\t} while (--count);\n\t}\n}\n#endif\n\n#ifndef readsw\n#define readsw readsw\nstatic inline void readsw(const volatile void __iomem *addr, void *buffer,\n\t\t\t  unsigned int count)\n{\n\tif (count) {\n\t\tu16 *buf = buffer;\n\n\t\tdo {\n\t\t\tu16 x = __raw_readw(addr);\n\t\t\t*buf++ = x;\n\t\t} while (--count);\n\t}\n}\n#endif\n\n#ifndef readsl\n#define readsl readsl\nstatic inline void readsl(const volatile void __iomem *addr, void *buffer,\n\t\t\t  unsigned int count)\n{\n\tif (count) {\n\t\tu32 *buf = buffer;\n\n\t\tdo {\n\t\t\tu32 x = __raw_readl(addr);\n\t\t\t*buf++ = x;\n\t\t} while (--count);\n\t}\n}\n#endif\n\n#ifdef CONFIG_64BIT\n#ifndef readsq\n#define readsq readsq\nstatic inline void readsq(const volatile void __iomem *addr, void *buffer,\n\t\t\t  unsigned int count)\n{\n\tif (count) {\n\t\tu64 *buf = buffer;\n\n\t\tdo {\n\t\t\tu64 x = __raw_readq(addr);\n\t\t\t*buf++ = x;\n\t\t} while (--count);\n\t}\n}\n#endif\n#endif  \n\n#ifndef writesb\n#define writesb writesb\nstatic inline void writesb(volatile void __iomem *addr, const void *buffer,\n\t\t\t   unsigned int count)\n{\n\tif (count) {\n\t\tconst u8 *buf = buffer;\n\n\t\tdo {\n\t\t\t__raw_writeb(*buf++, addr);\n\t\t} while (--count);\n\t}\n}\n#endif\n\n#ifndef writesw\n#define writesw writesw\nstatic inline void writesw(volatile void __iomem *addr, const void *buffer,\n\t\t\t   unsigned int count)\n{\n\tif (count) {\n\t\tconst u16 *buf = buffer;\n\n\t\tdo {\n\t\t\t__raw_writew(*buf++, addr);\n\t\t} while (--count);\n\t}\n}\n#endif\n\n#ifndef writesl\n#define writesl writesl\nstatic inline void writesl(volatile void __iomem *addr, const void *buffer,\n\t\t\t   unsigned int count)\n{\n\tif (count) {\n\t\tconst u32 *buf = buffer;\n\n\t\tdo {\n\t\t\t__raw_writel(*buf++, addr);\n\t\t} while (--count);\n\t}\n}\n#endif\n\n#ifdef CONFIG_64BIT\n#ifndef writesq\n#define writesq writesq\nstatic inline void writesq(volatile void __iomem *addr, const void *buffer,\n\t\t\t   unsigned int count)\n{\n\tif (count) {\n\t\tconst u64 *buf = buffer;\n\n\t\tdo {\n\t\t\t__raw_writeq(*buf++, addr);\n\t\t} while (--count);\n\t}\n}\n#endif\n#endif  \n\n#ifndef PCI_IOBASE\n#define PCI_IOBASE ((void __iomem *)0)\n#endif\n\n#ifndef IO_SPACE_LIMIT\n#define IO_SPACE_LIMIT 0xffff\n#endif\n\n \n\n#if !defined(inb) && !defined(_inb)\n#define _inb _inb\nstatic inline u8 _inb(unsigned long addr)\n{\n\tu8 val;\n\n\t__io_pbr();\n\tval = __raw_readb(PCI_IOBASE + addr);\n\t__io_par(val);\n\treturn val;\n}\n#endif\n\n#if !defined(inw) && !defined(_inw)\n#define _inw _inw\nstatic inline u16 _inw(unsigned long addr)\n{\n\tu16 val;\n\n\t__io_pbr();\n\tval = __le16_to_cpu((__le16 __force)__raw_readw(PCI_IOBASE + addr));\n\t__io_par(val);\n\treturn val;\n}\n#endif\n\n#if !defined(inl) && !defined(_inl)\n#define _inl _inl\nstatic inline u32 _inl(unsigned long addr)\n{\n\tu32 val;\n\n\t__io_pbr();\n\tval = __le32_to_cpu((__le32 __force)__raw_readl(PCI_IOBASE + addr));\n\t__io_par(val);\n\treturn val;\n}\n#endif\n\n#if !defined(outb) && !defined(_outb)\n#define _outb _outb\nstatic inline void _outb(u8 value, unsigned long addr)\n{\n\t__io_pbw();\n\t__raw_writeb(value, PCI_IOBASE + addr);\n\t__io_paw();\n}\n#endif\n\n#if !defined(outw) && !defined(_outw)\n#define _outw _outw\nstatic inline void _outw(u16 value, unsigned long addr)\n{\n\t__io_pbw();\n\t__raw_writew((u16 __force)cpu_to_le16(value), PCI_IOBASE + addr);\n\t__io_paw();\n}\n#endif\n\n#if !defined(outl) && !defined(_outl)\n#define _outl _outl\nstatic inline void _outl(u32 value, unsigned long addr)\n{\n\t__io_pbw();\n\t__raw_writel((u32 __force)cpu_to_le32(value), PCI_IOBASE + addr);\n\t__io_paw();\n}\n#endif\n\n#include <linux/logic_pio.h>\n\n#ifndef inb\n#define inb _inb\n#endif\n\n#ifndef inw\n#define inw _inw\n#endif\n\n#ifndef inl\n#define inl _inl\n#endif\n\n#ifndef outb\n#define outb _outb\n#endif\n\n#ifndef outw\n#define outw _outw\n#endif\n\n#ifndef outl\n#define outl _outl\n#endif\n\n#ifndef inb_p\n#define inb_p inb_p\nstatic inline u8 inb_p(unsigned long addr)\n{\n\treturn inb(addr);\n}\n#endif\n\n#ifndef inw_p\n#define inw_p inw_p\nstatic inline u16 inw_p(unsigned long addr)\n{\n\treturn inw(addr);\n}\n#endif\n\n#ifndef inl_p\n#define inl_p inl_p\nstatic inline u32 inl_p(unsigned long addr)\n{\n\treturn inl(addr);\n}\n#endif\n\n#ifndef outb_p\n#define outb_p outb_p\nstatic inline void outb_p(u8 value, unsigned long addr)\n{\n\toutb(value, addr);\n}\n#endif\n\n#ifndef outw_p\n#define outw_p outw_p\nstatic inline void outw_p(u16 value, unsigned long addr)\n{\n\toutw(value, addr);\n}\n#endif\n\n#ifndef outl_p\n#define outl_p outl_p\nstatic inline void outl_p(u32 value, unsigned long addr)\n{\n\toutl(value, addr);\n}\n#endif\n\n \n\n#ifndef insb\n#define insb insb\nstatic inline void insb(unsigned long addr, void *buffer, unsigned int count)\n{\n\treadsb(PCI_IOBASE + addr, buffer, count);\n}\n#endif\n\n#ifndef insw\n#define insw insw\nstatic inline void insw(unsigned long addr, void *buffer, unsigned int count)\n{\n\treadsw(PCI_IOBASE + addr, buffer, count);\n}\n#endif\n\n#ifndef insl\n#define insl insl\nstatic inline void insl(unsigned long addr, void *buffer, unsigned int count)\n{\n\treadsl(PCI_IOBASE + addr, buffer, count);\n}\n#endif\n\n#ifndef outsb\n#define outsb outsb\nstatic inline void outsb(unsigned long addr, const void *buffer,\n\t\t\t unsigned int count)\n{\n\twritesb(PCI_IOBASE + addr, buffer, count);\n}\n#endif\n\n#ifndef outsw\n#define outsw outsw\nstatic inline void outsw(unsigned long addr, const void *buffer,\n\t\t\t unsigned int count)\n{\n\twritesw(PCI_IOBASE + addr, buffer, count);\n}\n#endif\n\n#ifndef outsl\n#define outsl outsl\nstatic inline void outsl(unsigned long addr, const void *buffer,\n\t\t\t unsigned int count)\n{\n\twritesl(PCI_IOBASE + addr, buffer, count);\n}\n#endif\n\n#ifndef insb_p\n#define insb_p insb_p\nstatic inline void insb_p(unsigned long addr, void *buffer, unsigned int count)\n{\n\tinsb(addr, buffer, count);\n}\n#endif\n\n#ifndef insw_p\n#define insw_p insw_p\nstatic inline void insw_p(unsigned long addr, void *buffer, unsigned int count)\n{\n\tinsw(addr, buffer, count);\n}\n#endif\n\n#ifndef insl_p\n#define insl_p insl_p\nstatic inline void insl_p(unsigned long addr, void *buffer, unsigned int count)\n{\n\tinsl(addr, buffer, count);\n}\n#endif\n\n#ifndef outsb_p\n#define outsb_p outsb_p\nstatic inline void outsb_p(unsigned long addr, const void *buffer,\n\t\t\t   unsigned int count)\n{\n\toutsb(addr, buffer, count);\n}\n#endif\n\n#ifndef outsw_p\n#define outsw_p outsw_p\nstatic inline void outsw_p(unsigned long addr, const void *buffer,\n\t\t\t   unsigned int count)\n{\n\toutsw(addr, buffer, count);\n}\n#endif\n\n#ifndef outsl_p\n#define outsl_p outsl_p\nstatic inline void outsl_p(unsigned long addr, const void *buffer,\n\t\t\t   unsigned int count)\n{\n\toutsl(addr, buffer, count);\n}\n#endif\n\n#ifndef CONFIG_GENERIC_IOMAP\n#ifndef ioread8\n#define ioread8 ioread8\nstatic inline u8 ioread8(const volatile void __iomem *addr)\n{\n\treturn readb(addr);\n}\n#endif\n\n#ifndef ioread16\n#define ioread16 ioread16\nstatic inline u16 ioread16(const volatile void __iomem *addr)\n{\n\treturn readw(addr);\n}\n#endif\n\n#ifndef ioread32\n#define ioread32 ioread32\nstatic inline u32 ioread32(const volatile void __iomem *addr)\n{\n\treturn readl(addr);\n}\n#endif\n\n#ifdef CONFIG_64BIT\n#ifndef ioread64\n#define ioread64 ioread64\nstatic inline u64 ioread64(const volatile void __iomem *addr)\n{\n\treturn readq(addr);\n}\n#endif\n#endif  \n\n#ifndef iowrite8\n#define iowrite8 iowrite8\nstatic inline void iowrite8(u8 value, volatile void __iomem *addr)\n{\n\twriteb(value, addr);\n}\n#endif\n\n#ifndef iowrite16\n#define iowrite16 iowrite16\nstatic inline void iowrite16(u16 value, volatile void __iomem *addr)\n{\n\twritew(value, addr);\n}\n#endif\n\n#ifndef iowrite32\n#define iowrite32 iowrite32\nstatic inline void iowrite32(u32 value, volatile void __iomem *addr)\n{\n\twritel(value, addr);\n}\n#endif\n\n#ifdef CONFIG_64BIT\n#ifndef iowrite64\n#define iowrite64 iowrite64\nstatic inline void iowrite64(u64 value, volatile void __iomem *addr)\n{\n\twriteq(value, addr);\n}\n#endif\n#endif  \n\n#ifndef ioread16be\n#define ioread16be ioread16be\nstatic inline u16 ioread16be(const volatile void __iomem *addr)\n{\n\treturn swab16(readw(addr));\n}\n#endif\n\n#ifndef ioread32be\n#define ioread32be ioread32be\nstatic inline u32 ioread32be(const volatile void __iomem *addr)\n{\n\treturn swab32(readl(addr));\n}\n#endif\n\n#ifdef CONFIG_64BIT\n#ifndef ioread64be\n#define ioread64be ioread64be\nstatic inline u64 ioread64be(const volatile void __iomem *addr)\n{\n\treturn swab64(readq(addr));\n}\n#endif\n#endif  \n\n#ifndef iowrite16be\n#define iowrite16be iowrite16be\nstatic inline void iowrite16be(u16 value, void volatile __iomem *addr)\n{\n\twritew(swab16(value), addr);\n}\n#endif\n\n#ifndef iowrite32be\n#define iowrite32be iowrite32be\nstatic inline void iowrite32be(u32 value, volatile void __iomem *addr)\n{\n\twritel(swab32(value), addr);\n}\n#endif\n\n#ifdef CONFIG_64BIT\n#ifndef iowrite64be\n#define iowrite64be iowrite64be\nstatic inline void iowrite64be(u64 value, volatile void __iomem *addr)\n{\n\twriteq(swab64(value), addr);\n}\n#endif\n#endif  \n\n#ifndef ioread8_rep\n#define ioread8_rep ioread8_rep\nstatic inline void ioread8_rep(const volatile void __iomem *addr, void *buffer,\n\t\t\t       unsigned int count)\n{\n\treadsb(addr, buffer, count);\n}\n#endif\n\n#ifndef ioread16_rep\n#define ioread16_rep ioread16_rep\nstatic inline void ioread16_rep(const volatile void __iomem *addr,\n\t\t\t\tvoid *buffer, unsigned int count)\n{\n\treadsw(addr, buffer, count);\n}\n#endif\n\n#ifndef ioread32_rep\n#define ioread32_rep ioread32_rep\nstatic inline void ioread32_rep(const volatile void __iomem *addr,\n\t\t\t\tvoid *buffer, unsigned int count)\n{\n\treadsl(addr, buffer, count);\n}\n#endif\n\n#ifdef CONFIG_64BIT\n#ifndef ioread64_rep\n#define ioread64_rep ioread64_rep\nstatic inline void ioread64_rep(const volatile void __iomem *addr,\n\t\t\t\tvoid *buffer, unsigned int count)\n{\n\treadsq(addr, buffer, count);\n}\n#endif\n#endif  \n\n#ifndef iowrite8_rep\n#define iowrite8_rep iowrite8_rep\nstatic inline void iowrite8_rep(volatile void __iomem *addr,\n\t\t\t\tconst void *buffer,\n\t\t\t\tunsigned int count)\n{\n\twritesb(addr, buffer, count);\n}\n#endif\n\n#ifndef iowrite16_rep\n#define iowrite16_rep iowrite16_rep\nstatic inline void iowrite16_rep(volatile void __iomem *addr,\n\t\t\t\t const void *buffer,\n\t\t\t\t unsigned int count)\n{\n\twritesw(addr, buffer, count);\n}\n#endif\n\n#ifndef iowrite32_rep\n#define iowrite32_rep iowrite32_rep\nstatic inline void iowrite32_rep(volatile void __iomem *addr,\n\t\t\t\t const void *buffer,\n\t\t\t\t unsigned int count)\n{\n\twritesl(addr, buffer, count);\n}\n#endif\n\n#ifdef CONFIG_64BIT\n#ifndef iowrite64_rep\n#define iowrite64_rep iowrite64_rep\nstatic inline void iowrite64_rep(volatile void __iomem *addr,\n\t\t\t\t const void *buffer,\n\t\t\t\t unsigned int count)\n{\n\twritesq(addr, buffer, count);\n}\n#endif\n#endif  \n#endif  \n\n#ifdef __KERNEL__\n\n#include <linux/vmalloc.h>\n#define __io_virt(x) ((void __force *)(x))\n\n \n#ifndef virt_to_phys\n#define virt_to_phys virt_to_phys\nstatic inline unsigned long virt_to_phys(volatile void *address)\n{\n\treturn __pa((unsigned long)address);\n}\n#endif\n\n#ifndef phys_to_virt\n#define phys_to_virt phys_to_virt\nstatic inline void *phys_to_virt(unsigned long address)\n{\n\treturn __va(address);\n}\n#endif\n\n \n#ifndef CONFIG_MMU\n#ifndef ioremap\n#define ioremap ioremap\nstatic inline void __iomem *ioremap(phys_addr_t offset, size_t size)\n{\n\treturn (void __iomem *)(unsigned long)offset;\n}\n#endif\n\n#ifndef iounmap\n#define iounmap iounmap\nstatic inline void iounmap(volatile void __iomem *addr)\n{\n}\n#endif\n#elif defined(CONFIG_GENERIC_IOREMAP)\n#include <linux/pgtable.h>\n\nvoid __iomem *generic_ioremap_prot(phys_addr_t phys_addr, size_t size,\n\t\t\t\t   pgprot_t prot);\n\nvoid __iomem *ioremap_prot(phys_addr_t phys_addr, size_t size,\n\t\t\t   unsigned long prot);\nvoid iounmap(volatile void __iomem *addr);\nvoid generic_iounmap(volatile void __iomem *addr);\n\n#ifndef ioremap\n#define ioremap ioremap\nstatic inline void __iomem *ioremap(phys_addr_t addr, size_t size)\n{\n\t \n\treturn ioremap_prot(addr, size, _PAGE_IOREMAP);\n}\n#endif\n#endif  \n\n#ifndef ioremap_wc\n#define ioremap_wc ioremap\n#endif\n\n#ifndef ioremap_wt\n#define ioremap_wt ioremap\n#endif\n\n \n#ifndef ioremap_uc\n#define ioremap_uc ioremap_uc\nstatic inline void __iomem *ioremap_uc(phys_addr_t offset, size_t size)\n{\n\treturn NULL;\n}\n#endif\n\n \n#ifndef ioremap_np\n#define ioremap_np ioremap_np\nstatic inline void __iomem *ioremap_np(phys_addr_t offset, size_t size)\n{\n\treturn NULL;\n}\n#endif\n\n#ifdef CONFIG_HAS_IOPORT_MAP\n#ifndef CONFIG_GENERIC_IOMAP\n#ifndef ioport_map\n#define ioport_map ioport_map\nstatic inline void __iomem *ioport_map(unsigned long port, unsigned int nr)\n{\n\tport &= IO_SPACE_LIMIT;\n\treturn (port > MMIO_UPPER_LIMIT) ? NULL : PCI_IOBASE + port;\n}\n#define ARCH_HAS_GENERIC_IOPORT_MAP\n#endif\n\n#ifndef ioport_unmap\n#define ioport_unmap ioport_unmap\nstatic inline void ioport_unmap(void __iomem *p)\n{\n}\n#endif\n#else  \nextern void __iomem *ioport_map(unsigned long port, unsigned int nr);\nextern void ioport_unmap(void __iomem *p);\n#endif  \n#endif  \n\n#ifndef CONFIG_GENERIC_IOMAP\n#ifndef pci_iounmap\n#define ARCH_WANTS_GENERIC_PCI_IOUNMAP\n#endif\n#endif\n\n#ifndef xlate_dev_mem_ptr\n#define xlate_dev_mem_ptr xlate_dev_mem_ptr\nstatic inline void *xlate_dev_mem_ptr(phys_addr_t addr)\n{\n\treturn __va(addr);\n}\n#endif\n\n#ifndef unxlate_dev_mem_ptr\n#define unxlate_dev_mem_ptr unxlate_dev_mem_ptr\nstatic inline void unxlate_dev_mem_ptr(phys_addr_t phys, void *addr)\n{\n}\n#endif\n\n#ifndef memset_io\n#define memset_io memset_io\n \nstatic inline void memset_io(volatile void __iomem *addr, int value,\n\t\t\t     size_t size)\n{\n\tmemset(__io_virt(addr), value, size);\n}\n#endif\n\n#ifndef memcpy_fromio\n#define memcpy_fromio memcpy_fromio\n \nstatic inline void memcpy_fromio(void *buffer,\n\t\t\t\t const volatile void __iomem *addr,\n\t\t\t\t size_t size)\n{\n\tmemcpy(buffer, __io_virt(addr), size);\n}\n#endif\n\n#ifndef memcpy_toio\n#define memcpy_toio memcpy_toio\n \nstatic inline void memcpy_toio(volatile void __iomem *addr, const void *buffer,\n\t\t\t       size_t size)\n{\n\tmemcpy(__io_virt(addr), buffer, size);\n}\n#endif\n\nextern int devmem_is_allowed(unsigned long pfn);\n\n#endif  \n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}