{"top":"global.resnet",
"namespaces":{
  "global":{
    "modules":{
      "BitIO":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "modparams":{"mode":"String"}
      },
      "IO":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["out",["Array",16,"Bit"]]
        ]],
        "modparams":{"mode":"String"}
      },
      "MEM":{
        "type":["Record",[
          ["configs",["Array",2413,"BitIn"]],
          ["chain_data_in_0",["Array",16,"BitIn"]],
          ["chain_data_in_1",["Array",16,"BitIn"]],
          ["flush","BitIn"],
          ["config_read","BitIn"],
          ["ren_in_0","BitIn"],
          ["ren_in_1","BitIn"],
          ["config_en",["Array",2,"BitIn"]],
          ["config_write","BitIn"],
          ["config_data_in",["Array",32,"BitIn"]],
          ["clk_en","BitIn"],
          ["wen_in",["Array",2,"BitIn"]],
          ["config_addr_in",["Array",8,"BitIn"]],
          ["addr_in_0",["Array",16,"BitIn"]],
          ["addr_in_1",["Array",16,"BitIn"]],
          ["data_in_0",["Array",16,"BitIn"]],
          ["data_in_1",["Array",16,"BitIn"]],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["O2","Bit"],
          ["O3","Bit"],
          ["O4",["Array",16,"Bit"]],
          ["O5","Bit"],
          ["O6","Bit"],
          ["O7","Bit"],
          ["O8",["Array",32,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["op_hcompute_conv_stencil_1_write_0",["Array",16,"BitIn"]],
          ["op_hcompute_conv_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_2_write_0",["Array",16,"BitIn"]],
          ["op_hcompute_conv_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_3_read_0",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_3_write_0",["Array",16,"BitIn"]],
          ["op_hcompute_conv_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_4_read_0",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_4_write_0",["Array",16,"BitIn"]],
          ["op_hcompute_conv_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_5_read_0",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_5_write_0",["Array",16,"BitIn"]],
          ["op_hcompute_conv_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_conv_stencil_write_0",["Array",16,"BitIn"]],
          ["op_hcompute_conv_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read_0",["Array",16,"Bit"]],
          ["op_hcompute_hw_output_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_2_read_0",["Array",16,"Bit"]],
          ["op_hcompute_hw_output_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_read_0",["Array",16,"Bit"]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["reset","BitIn"]
        ]],
        "instances":{
          "ub_conv_stencil_BANK_0_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U0","config":{"agg2sram_0":{"cycle_starting_addr":[3608],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"agg2sram_1":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"in2agg_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0]},"in2agg_1":{"cycle_starting_addr":[0],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[11662],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0]},"tb2out_1":{"cycle_starting_addr":[11664],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[1,12]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":2,"num_outputs":2,"use_prebuilt_mem":true,"width":16}
          },
          "ub_conv_stencil_BANK_1_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U1","config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[3608],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"in2agg_1":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[11662],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0]},"tb2out_1":{"cycle_starting_addr":[11664],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[1,12]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":2,"num_outputs":2,"use_prebuilt_mem":true,"width":16}
          },
          "ub_conv_stencil_BANK_2_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U2","config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[3608],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"in2agg_1":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[11662],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0]},"tb2out_1":{"cycle_starting_addr":[11664],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[1,12]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":2,"num_outputs":2,"use_prebuilt_mem":true,"width":16}
          }
        },
        "connections":[
          ["ub_conv_stencil_BANK_1_garnet.data_in_0","self.op_hcompute_conv_stencil_1_write_0"],
          ["ub_conv_stencil_BANK_2_garnet.data_in_0","self.op_hcompute_conv_stencil_2_write_0"],
          ["ub_conv_stencil_BANK_0_garnet.O4","self.op_hcompute_conv_stencil_3_read_0"],
          ["ub_conv_stencil_BANK_0_garnet.data_in_0","self.op_hcompute_conv_stencil_3_write_0"],
          ["ub_conv_stencil_BANK_1_garnet.O4","self.op_hcompute_conv_stencil_4_read_0"],
          ["ub_conv_stencil_BANK_1_garnet.data_in_1","self.op_hcompute_conv_stencil_4_write_0"],
          ["ub_conv_stencil_BANK_2_garnet.O4","self.op_hcompute_conv_stencil_5_read_0"],
          ["ub_conv_stencil_BANK_2_garnet.data_in_1","self.op_hcompute_conv_stencil_5_write_0"],
          ["ub_conv_stencil_BANK_0_garnet.data_in_1","self.op_hcompute_conv_stencil_write_0"],
          ["ub_conv_stencil_BANK_1_garnet.O0","self.op_hcompute_hw_output_stencil_1_read_0"],
          ["ub_conv_stencil_BANK_2_garnet.O0","self.op_hcompute_hw_output_stencil_2_read_0"],
          ["ub_conv_stencil_BANK_0_garnet.O0","self.op_hcompute_hw_output_stencil_read_0"],
          ["ub_conv_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_conv_stencil_BANK_1_garnet.flush","self.reset"],
          ["ub_conv_stencil_BANK_2_garnet.flush","self.reset"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_write_0",["Array",16,"Bit"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2132_i2133_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2132_i2133_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2132_i2133_i131.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_write_0","inner_compute$i2132_i2133_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write_0",["Array",16,"Bit"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2137_i2138_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2137_i2138_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2137_i2138_i131.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write_0","inner_compute$i2137_i2138_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_2_write_0",["Array",16,"Bit"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "instances":{
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "inner_compute$i2142_i2143_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["inner_compute$i2142_i2143_i131.inst","inner_compute$c0.out"],
          ["self.clk","inner_compute$i2142_i2143_i131.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_2_write_0","inner_compute$i2142_i2143_i131.O0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_3_read_0",["Array",16,"BitIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_3_write_0",["Array",16,"Bit"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_0",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_1",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_2",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_3",["Array",16,"BitIn"]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_0",["Array",16,"BitIn"]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_1",["Array",16,"BitIn"]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_2",["Array",16,"BitIn"]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_3",["Array",16,"BitIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "instances":{
          "inner_compute$add_683_689_690_tree$_join_i2165_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_683_689_690_tree$opN_0$_join_i2161_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_683_689_690_tree$_join_i2165_i2127.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_3_write_0","inner_compute$add_683_689_690_tree$_join_i2165_i2127.O0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_3","inner_compute$add_683_689_690_tree$_join_i2165_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_3","inner_compute$add_683_689_690_tree$_join_i2165_i2127.data1"],
          ["inner_compute$add_683_689_690_tree$opN_0$_join_i2161_i1808.O0","inner_compute$add_683_689_690_tree$_join_i2165_i2127.data2"],
          ["inner_compute$c0.out","inner_compute$add_683_689_690_tree$_join_i2165_i2127.inst"],
          ["self.clk","inner_compute$add_683_689_690_tree$opN_0$_join_i2161_i1808.CLK"],
          ["inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.O0","inner_compute$add_683_689_690_tree$opN_0$_join_i2161_i1808.data1"],
          ["inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.O0","inner_compute$add_683_689_690_tree$opN_0$_join_i2161_i1808.data2"],
          ["inner_compute$c1.out","inner_compute$add_683_689_690_tree$opN_0$_join_i2161_i1808.inst"],
          ["self.clk","inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_0","inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_0","inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.data1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_3_read_0","inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.data2"],
          ["inner_compute$c2.out","inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.inst"],
          ["self.clk","inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_2","inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_2","inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.data1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.O0","inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.data2"],
          ["inner_compute$c3.out","inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.inst"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.inst","inner_compute$c4.out"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_1","inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_1","inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_4_read_0",["Array",16,"BitIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_4_write_0",["Array",16,"Bit"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_0",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_1",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_2",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_3",["Array",16,"BitIn"]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_0",["Array",16,"BitIn"]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_1",["Array",16,"BitIn"]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_2",["Array",16,"BitIn"]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_3",["Array",16,"BitIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "instances":{
          "inner_compute$add_718_724_725_tree$_join_i2190_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_718_724_725_tree$opN_0$_join_i2186_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_718_724_725_tree$_join_i2190_i2127.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_write_0","inner_compute$add_718_724_725_tree$_join_i2190_i2127.O0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_3","inner_compute$add_718_724_725_tree$_join_i2190_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_3","inner_compute$add_718_724_725_tree$_join_i2190_i2127.data1"],
          ["inner_compute$add_718_724_725_tree$opN_0$_join_i2186_i1808.O0","inner_compute$add_718_724_725_tree$_join_i2190_i2127.data2"],
          ["inner_compute$c0.out","inner_compute$add_718_724_725_tree$_join_i2190_i2127.inst"],
          ["self.clk","inner_compute$add_718_724_725_tree$opN_0$_join_i2186_i1808.CLK"],
          ["inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.O0","inner_compute$add_718_724_725_tree$opN_0$_join_i2186_i1808.data1"],
          ["inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.O0","inner_compute$add_718_724_725_tree$opN_0$_join_i2186_i1808.data2"],
          ["inner_compute$c1.out","inner_compute$add_718_724_725_tree$opN_0$_join_i2186_i1808.inst"],
          ["self.clk","inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_0","inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_0","inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.data1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_4_read_0","inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.data2"],
          ["inner_compute$c2.out","inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.inst"],
          ["self.clk","inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_2","inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_2","inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.data1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.O0","inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.data2"],
          ["inner_compute$c3.out","inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.inst"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.inst","inner_compute$c4.out"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_1","inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_1","inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_5_read_0",["Array",16,"BitIn"]],
          ["conv_stencil_op_hcompute_conv_stencil_5_write_0",["Array",16,"Bit"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_0",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_1",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_2",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_3",["Array",16,"BitIn"]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_0",["Array",16,"BitIn"]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_1",["Array",16,"BitIn"]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_2",["Array",16,"BitIn"]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_3",["Array",16,"BitIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "instances":{
          "inner_compute$add_753_759_760_tree$_join_i2215_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_753_759_760_tree$opN_0$_join_i2211_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","inner_compute$add_753_759_760_tree$_join_i2215_i2127.CLK"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_write_0","inner_compute$add_753_759_760_tree$_join_i2215_i2127.O0"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_2","inner_compute$add_753_759_760_tree$_join_i2215_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_2","inner_compute$add_753_759_760_tree$_join_i2215_i2127.data1"],
          ["inner_compute$add_753_759_760_tree$opN_0$_join_i2211_i1808.O0","inner_compute$add_753_759_760_tree$_join_i2215_i2127.data2"],
          ["inner_compute$c0.out","inner_compute$add_753_759_760_tree$_join_i2215_i2127.inst"],
          ["self.clk","inner_compute$add_753_759_760_tree$opN_0$_join_i2211_i1808.CLK"],
          ["inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.O0","inner_compute$add_753_759_760_tree$opN_0$_join_i2211_i1808.data1"],
          ["inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.O0","inner_compute$add_753_759_760_tree$opN_0$_join_i2211_i1808.data2"],
          ["inner_compute$c1.out","inner_compute$add_753_759_760_tree$opN_0$_join_i2211_i1808.inst"],
          ["self.clk","inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_3","inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_3","inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.data1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_5_read_0","inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.data2"],
          ["inner_compute$c2.out","inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.inst"],
          ["self.clk","inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_1","inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_1","inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.data1"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.O0","inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.data2"],
          ["inner_compute$c3.out","inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.inst"],
          ["inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.inst","inner_compute$c4.out"],
          ["self.clk","inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.CLK"],
          ["self.hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_0","inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.data0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_0","inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.data1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_0",["Array",16,"Bit"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0",["Array",16,"BitIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_0",["Array",16,"Bit"]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0",["Array",16,"BitIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "connections":[
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0","self.hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_read_0",["Array",16,"BitIn"]],
          ["hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0",["Array",16,"Bit"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0","self.conv_stencil_op_hcompute_hw_output_stencil_read_0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_1_read_0",["Array",16,"BitIn"]],
          ["hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0",["Array",16,"Bit"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0","self.conv_stencil_op_hcompute_hw_output_stencil_1_read_0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["conv_stencil_op_hcompute_hw_output_stencil_2_read_0",["Array",16,"BitIn"]],
          ["hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0",["Array",16,"Bit"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0","self.conv_stencil_op_hcompute_hw_output_stencil_2_read_0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2132_i2133_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2132_i2133_i131.inst","c0.out"],
          ["self.clk","i2132_i2133_i131.CLK"],
          ["self.out_conv_stencil","i2132_i2133_i131.O0"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2137_i2138_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2137_i2138_i131.inst","c0.out"],
          ["self.clk","i2137_i2138_i131.CLK"],
          ["self.out_conv_stencil","i2137_i2138_i131.O0"]
        ]
      },
      "hcompute_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "i2142_i2143_i131":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["i2142_i2143_i131.inst","c0.out"],
          ["self.clk","i2142_i2143_i131.CLK"],
          ["self.out_conv_stencil","i2142_i2143_i131.O0"]
        ]
      },
      "hcompute_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil_0",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_0",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_1",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_2",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_3",["Array",16,"BitIn"]],
          ["in2_hw_kernel_global_wrapper_stencil_0",["Array",16,"BitIn"]],
          ["in2_hw_kernel_global_wrapper_stencil_1",["Array",16,"BitIn"]],
          ["in2_hw_kernel_global_wrapper_stencil_2",["Array",16,"BitIn"]],
          ["in2_hw_kernel_global_wrapper_stencil_3",["Array",16,"BitIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_683_689_690_tree$_join_i2165_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_683_689_690_tree$opN_0$_join_i2161_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_683_689_690_tree$_join_i2165_i2127.CLK"],
          ["self.out_conv_stencil","add_683_689_690_tree$_join_i2165_i2127.O0"],
          ["self.in2_hw_kernel_global_wrapper_stencil_3","add_683_689_690_tree$_join_i2165_i2127.data0"],
          ["self.in1_hw_input_global_wrapper_stencil_3","add_683_689_690_tree$_join_i2165_i2127.data1"],
          ["add_683_689_690_tree$opN_0$_join_i2161_i1808.O0","add_683_689_690_tree$_join_i2165_i2127.data2"],
          ["c0.out","add_683_689_690_tree$_join_i2165_i2127.inst"],
          ["self.clk","add_683_689_690_tree$opN_0$_join_i2161_i1808.CLK"],
          ["add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.O0","add_683_689_690_tree$opN_0$_join_i2161_i1808.data1"],
          ["add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.O0","add_683_689_690_tree$opN_0$_join_i2161_i1808.data2"],
          ["c1.out","add_683_689_690_tree$opN_0$_join_i2161_i1808.inst"],
          ["self.clk","add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil_0","add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.data0"],
          ["self.in1_hw_input_global_wrapper_stencil_0","add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.data1"],
          ["self.in0_conv_stencil_0","add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.data2"],
          ["c2.out","add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.inst"],
          ["self.clk","add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil_2","add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.data0"],
          ["self.in1_hw_input_global_wrapper_stencil_2","add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.data1"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.O0","add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.data2"],
          ["c3.out","add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.inst"],
          ["mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.inst","c4.out"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil_1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil_1","mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.data1"]
        ]
      },
      "hcompute_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil_0",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_0",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_1",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_2",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_3",["Array",16,"BitIn"]],
          ["in2_hw_kernel_global_wrapper_stencil_0",["Array",16,"BitIn"]],
          ["in2_hw_kernel_global_wrapper_stencil_1",["Array",16,"BitIn"]],
          ["in2_hw_kernel_global_wrapper_stencil_2",["Array",16,"BitIn"]],
          ["in2_hw_kernel_global_wrapper_stencil_3",["Array",16,"BitIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_718_724_725_tree$_join_i2190_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_718_724_725_tree$opN_0$_join_i2186_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_718_724_725_tree$_join_i2190_i2127.CLK"],
          ["self.out_conv_stencil","add_718_724_725_tree$_join_i2190_i2127.O0"],
          ["self.in2_hw_kernel_global_wrapper_stencil_3","add_718_724_725_tree$_join_i2190_i2127.data0"],
          ["self.in1_hw_input_global_wrapper_stencil_3","add_718_724_725_tree$_join_i2190_i2127.data1"],
          ["add_718_724_725_tree$opN_0$_join_i2186_i1808.O0","add_718_724_725_tree$_join_i2190_i2127.data2"],
          ["c0.out","add_718_724_725_tree$_join_i2190_i2127.inst"],
          ["self.clk","add_718_724_725_tree$opN_0$_join_i2186_i1808.CLK"],
          ["add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.O0","add_718_724_725_tree$opN_0$_join_i2186_i1808.data1"],
          ["add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.O0","add_718_724_725_tree$opN_0$_join_i2186_i1808.data2"],
          ["c1.out","add_718_724_725_tree$opN_0$_join_i2186_i1808.inst"],
          ["self.clk","add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil_0","add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.data0"],
          ["self.in1_hw_input_global_wrapper_stencil_0","add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.data1"],
          ["self.in0_conv_stencil_0","add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.data2"],
          ["c2.out","add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.inst"],
          ["self.clk","add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil_2","add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.data0"],
          ["self.in1_hw_input_global_wrapper_stencil_2","add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.data1"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.O0","add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.data2"],
          ["c3.out","add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.inst"],
          ["mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.inst","c4.out"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil_1","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil_1","mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.data1"]
        ]
      },
      "hcompute_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_conv_stencil_0",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_0",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_1",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_2",["Array",16,"BitIn"]],
          ["in1_hw_input_global_wrapper_stencil_3",["Array",16,"BitIn"]],
          ["in2_hw_kernel_global_wrapper_stencil_0",["Array",16,"BitIn"]],
          ["in2_hw_kernel_global_wrapper_stencil_1",["Array",16,"BitIn"]],
          ["in2_hw_kernel_global_wrapper_stencil_2",["Array",16,"BitIn"]],
          ["in2_hw_kernel_global_wrapper_stencil_3",["Array",16,"BitIn"]],
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "add_753_759_760_tree$_join_i2215_i2127":{
            "modref":"global.my_PE_3input"
          },
          "add_753_759_760_tree$opN_0$_join_i2211_i1808":{
            "modref":"global.my_PE_3input"
          },
          "add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110":{
            "modref":"global.my_PE_3input"
          },
          "add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461":{
            "modref":"global.my_PE_3input"
          }
        },
        "connections":[
          ["self.clk","add_753_759_760_tree$_join_i2215_i2127.CLK"],
          ["self.out_conv_stencil","add_753_759_760_tree$_join_i2215_i2127.O0"],
          ["self.in2_hw_kernel_global_wrapper_stencil_2","add_753_759_760_tree$_join_i2215_i2127.data0"],
          ["self.in1_hw_input_global_wrapper_stencil_2","add_753_759_760_tree$_join_i2215_i2127.data1"],
          ["add_753_759_760_tree$opN_0$_join_i2211_i1808.O0","add_753_759_760_tree$_join_i2215_i2127.data2"],
          ["c0.out","add_753_759_760_tree$_join_i2215_i2127.inst"],
          ["self.clk","add_753_759_760_tree$opN_0$_join_i2211_i1808.CLK"],
          ["add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.O0","add_753_759_760_tree$opN_0$_join_i2211_i1808.data1"],
          ["add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.O0","add_753_759_760_tree$opN_0$_join_i2211_i1808.data2"],
          ["c1.out","add_753_759_760_tree$opN_0$_join_i2211_i1808.inst"],
          ["self.clk","add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil_3","add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.data0"],
          ["self.in1_hw_input_global_wrapper_stencil_3","add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.data1"],
          ["self.in0_conv_stencil_0","add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.data2"],
          ["c2.out","add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.inst"],
          ["self.clk","add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil_1","add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.data0"],
          ["self.in1_hw_input_global_wrapper_stencil_1","add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.data1"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.O0","add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.data2"],
          ["c3.out","add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.inst"],
          ["mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.inst","c4.out"],
          ["self.clk","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.CLK"],
          ["self.in2_hw_kernel_global_wrapper_stencil_0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.data0"],
          ["self.in1_hw_input_global_wrapper_stencil_0","mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.data1"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["in0_hw_input_stencil_0",["Array",16,"BitIn"]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil_0"]
        ]
      },
      "hcompute_hw_kernel_global_wrapper_stencil":{
        "type":["Record",[
          ["in0_hw_kernel_stencil_0",["Array",16,"BitIn"]],
          ["out_hw_kernel_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_kernel_global_wrapper_stencil","self.in0_hw_kernel_stencil_0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["in0_conv_stencil_0",["Array",16,"BitIn"]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil_0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["in0_conv_stencil_0",["Array",16,"BitIn"]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil_0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["in0_conv_stencil_0",["Array",16,"BitIn"]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil_0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["op_hcompute_conv_stencil_3_read_0",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_3_read_1",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_3_read_2",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_3_read_3",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_4_read_0",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_4_read_1",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_4_read_2",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_4_read_3",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_5_read_0",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_5_read_1",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_5_read_2",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_5_read_3",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_0",["Array",16,"BitIn"]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"],
          ["reset","BitIn"]
        ]],
        "instances":{
          "ub_hw_input_global_wrapper_stencil_BANK_0_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U3","config":{"agg2sram_0":{"cycle_starting_addr":[13],"cycle_stride":[16,120],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[4,120],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[3600],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U4","config":{"agg2sram_0":{"cycle_starting_addr":[14],"cycle_stride":[16,120],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[4,120],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[3600],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U5","config":{"agg2sram_0":{"cycle_starting_addr":[15],"cycle_stride":[16,120],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[4,120],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[3600],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U6","config":{"agg2sram_0":{"cycle_starting_addr":[16],"cycle_stride":[16,120],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[4,120],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[3599],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          }
        },
        "connections":[
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.O4","self.op_hcompute_conv_stencil_3_read_0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_garnet.O4","self.op_hcompute_conv_stencil_3_read_1"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_garnet.O4","self.op_hcompute_conv_stencil_3_read_2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_garnet.O4","self.op_hcompute_conv_stencil_3_read_3"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.O4","self.op_hcompute_conv_stencil_4_read_0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_garnet.O4","self.op_hcompute_conv_stencil_4_read_1"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_garnet.O4","self.op_hcompute_conv_stencil_4_read_2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_garnet.O4","self.op_hcompute_conv_stencil_4_read_3"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_garnet.O4","self.op_hcompute_conv_stencil_5_read_0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_garnet.O4","self.op_hcompute_conv_stencil_5_read_1"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_garnet.O4","self.op_hcompute_conv_stencil_5_read_2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.O4","self.op_hcompute_conv_stencil_5_read_3"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write_0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_garnet.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write_0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_garnet.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write_0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_garnet.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write_0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_garnet.flush","self.reset"]
        ]
      },
      "hw_kernel_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["op_hcompute_conv_stencil_3_read_0",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_3_read_1",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_3_read_2",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_3_read_3",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_4_read_0",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_4_read_1",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_4_read_2",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_4_read_3",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_5_read_0",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_5_read_1",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_5_read_2",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_5_read_3",["Array",16,"Bit"]],
          ["op_hcompute_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_0",["Array",16,"BitIn"]],
          ["op_hcompute_hw_kernel_global_wrapper_stencil_write_extra_ctrl","BitIn"],
          ["reset","BitIn"]
        ]],
        "instances":{
          "ub_hw_kernel_global_wrapper_stencil_BANK_0_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U7","config":{"agg2sram_0":{"cycle_starting_addr":[37],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_10_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U17","config":{"agg2sram_0":{"cycle_starting_addr":[44],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_11_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U18","config":{"agg2sram_0":{"cycle_starting_addr":[48],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[11],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_1_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U8","config":{"agg2sram_0":{"cycle_starting_addr":[41],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_2_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U9","config":{"agg2sram_0":{"cycle_starting_addr":[45],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_3_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U10","config":{"agg2sram_0":{"cycle_starting_addr":[38],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_4_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U11","config":{"agg2sram_0":{"cycle_starting_addr":[42],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_5_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U12","config":{"agg2sram_0":{"cycle_starting_addr":[46],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_6_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U13","config":{"agg2sram_0":{"cycle_starting_addr":[39],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_7_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U14","config":{"agg2sram_0":{"cycle_starting_addr":[43],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_8_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U15","config":{"agg2sram_0":{"cycle_starting_addr":[47],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "ub_hw_kernel_global_wrapper_stencil_BANK_9_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U16","config":{"agg2sram_0":{"cycle_starting_addr":[40],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          }
        },
        "connections":[
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0_garnet.O4","self.op_hcompute_conv_stencil_3_read_0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3_garnet.O4","self.op_hcompute_conv_stencil_3_read_1"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_9_garnet.O4","self.op_hcompute_conv_stencil_3_read_2"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_6_garnet.O4","self.op_hcompute_conv_stencil_3_read_3"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1_garnet.O4","self.op_hcompute_conv_stencil_4_read_0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_4_garnet.O4","self.op_hcompute_conv_stencil_4_read_1"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_10_garnet.O4","self.op_hcompute_conv_stencil_4_read_2"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_7_garnet.O4","self.op_hcompute_conv_stencil_4_read_3"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_5_garnet.O4","self.op_hcompute_conv_stencil_5_read_0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_11_garnet.O4","self.op_hcompute_conv_stencil_5_read_1"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_8_garnet.O4","self.op_hcompute_conv_stencil_5_read_2"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2_garnet.O4","self.op_hcompute_conv_stencil_5_read_3"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write_0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_10_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write_0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_11_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write_0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write_0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write_0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write_0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_4_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write_0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_5_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write_0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_6_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write_0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_7_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write_0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_8_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write_0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_9_garnet.data_in_0","self.op_hcompute_hw_kernel_global_wrapper_stencil_write_0"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_10_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_11_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_1_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_2_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_3_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_4_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_5_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_6_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_7_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_8_garnet.flush","self.reset"],
          ["ub_hw_kernel_global_wrapper_stencil_BANK_9_garnet.flush","self.reset"]
        ]
      },
      "my_PE_3input":{
        "type":["Record",[
          ["inst",["Array",82,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["data2",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U38":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U37":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U39":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U33":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U32":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U34":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_pt__U25":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_pt__U24":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_pt__U26":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_pt__U21":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_pt__U20":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_pt__U22":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U29":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U28":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U30":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "resnet":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0",["Array",16,"BitIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0",["Array",16,"BitIn"]],
          ["hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en","Bit"],
          ["hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0",["Array",16,"Bit"]],
          ["hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0",["Array",16,"Bit"]],
          ["hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0",["Array",16,"Bit"]],
          ["hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid","Bit"],
          ["reset","BitIn"]
        ]],
        "instances":{
          "conv_stencil$ub_conv_stencil_BANK_0_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U0","config":{"agg2sram_0":{"cycle_starting_addr":[3608],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"agg2sram_1":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"in2agg_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0]},"in2agg_1":{"cycle_starting_addr":[0],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[11662],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0]},"tb2out_1":{"cycle_starting_addr":[11664],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[1,12]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":2,"num_outputs":2,"use_prebuilt_mem":true,"width":16}
          },
          "conv_stencil$ub_conv_stencil_BANK_1_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U1","config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[3608],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"in2agg_1":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[11662],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0]},"tb2out_1":{"cycle_starting_addr":[11664],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[1,12]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":2,"num_outputs":2,"use_prebuilt_mem":true,"width":16}
          },
          "conv_stencil$ub_conv_stencil_BANK_2_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U2","config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,7]},"agg2sram_1":{"cycle_starting_addr":[3608],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,3,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,7,0,0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"write_data_starting_addr":[0],"write_data_stride":[1,12]},"in2agg_1":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"write_data_starting_addr":[0],"write_data_stride":[1,12,0,0]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[7,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,7,0,0],"write_data_starting_addr":[0],"write_data_stride":[1,3,0,0]},"sram2tb_1":{"cycle_starting_addr":[11662],"cycle_stride":[4,28],"dimensionality":2,"extent":[7,28],"read_data_starting_addr":[0],"read_data_stride":[1,7],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,12,0,0]},"tb2out_1":{"cycle_starting_addr":[11664],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28],"read_data_starting_addr":[0],"read_data_stride":[1,12]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":2,"num_outputs":2,"use_prebuilt_mem":true,"width":16}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U3","config":{"agg2sram_0":{"cycle_starting_addr":[13],"cycle_stride":[16,120],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[4,120],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[3600],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U4","config":{"agg2sram_0":{"cycle_starting_addr":[14],"cycle_stride":[16,120],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[4,120],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[3600],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U5","config":{"agg2sram_0":{"cycle_starting_addr":[15],"cycle_stride":[16,120],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[4,120],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[3600],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U6","config":{"agg2sram_0":{"cycle_starting_addr":[16],"cycle_stride":[16,120],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[4,120],"dimensionality":2,"extent":[30,30],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[3599],"cycle_stride":[4,32,896,2688],"dimensionality":4,"extent":[8,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,8,0,8],"write_data_starting_addr":[0],"write_data_stride":[1,0,0,0]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896,2688],"dimensionality":4,"extent":[28,28,3,3],"read_data_starting_addr":[0],"read_data_stride":[1,0,1,0]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_0_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U7","config":{"agg2sram_0":{"cycle_starting_addr":[37],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_10_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U17","config":{"agg2sram_0":{"cycle_starting_addr":[44],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[7],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_11_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U18","config":{"agg2sram_0":{"cycle_starting_addr":[48],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[11],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_1_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U8","config":{"agg2sram_0":{"cycle_starting_addr":[41],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_2_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U9","config":{"agg2sram_0":{"cycle_starting_addr":[45],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_3_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U10","config":{"agg2sram_0":{"cycle_starting_addr":[38],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_4_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U11","config":{"agg2sram_0":{"cycle_starting_addr":[42],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_5_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U12","config":{"agg2sram_0":{"cycle_starting_addr":[46],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_6_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U13","config":{"agg2sram_0":{"cycle_starting_addr":[39],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_7_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U14","config":{"agg2sram_0":{"cycle_starting_addr":[43],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_8_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U15","config":{"agg2sram_0":{"cycle_starting_addr":[47],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_9_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U16","config":{"agg2sram_0":{"cycle_starting_addr":[40],"cycle_stride":[48],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"in2agg_0":{"cycle_starting_addr":[3],"cycle_stride":[12],"dimensionality":1,"extent":[9],"write_data_starting_addr":[0],"write_data_stride":[1]},"sram2tb_0":{"cycle_starting_addr":[3602],"cycle_stride":[3584],"dimensionality":1,"extent":[3],"read_data_starting_addr":[0],"read_data_stride":[1],"write_data_starting_addr":[0],"write_data_stride":[1]},"tb2out_0":{"cycle_starting_addr":[3604],"cycle_stride":[1,32,896],"dimensionality":3,"extent":[28,28,9],"read_data_starting_addr":[0],"read_data_stride":[0,0,1]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "io16_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0":{
            "modref":"global.IO",
            "modargs":{"mode":["String","out"]},
            "metadata":{"in2glb_0":{"cycle_starting_addr":[11664],"cycle_stride":[1],"dimensionality":1,"extent":[784],"write_data_starting_addr":[0],"write_data_stride":[1]}}
          },
          "io16_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0":{
            "modref":"global.IO",
            "modargs":{"mode":["String","out"]},
            "metadata":{"in2glb_0":{"cycle_starting_addr":[11664],"cycle_stride":[1],"dimensionality":1,"extent":[784],"write_data_starting_addr":[0],"write_data_stride":[1]}}
          },
          "io16_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0":{
            "modref":"global.IO",
            "modargs":{"mode":["String","out"]},
            "metadata":{"in2glb_0":{"cycle_starting_addr":[11664],"cycle_stride":[1],"dimensionality":1,"extent":[784],"write_data_starting_addr":[0],"write_data_stride":[1]}}
          },
          "io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0":{
            "modref":"global.IO",
            "modargs":{"mode":["String","in"]},
            "metadata":{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[3600],"read_data_starting_addr":[0],"read_data_stride":[1]}}
          },
          "io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0":{
            "modref":"global.IO",
            "modargs":{"mode":["String","in"]},
            "metadata":{"glb2out_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[108],"read_data_starting_addr":[0],"read_data_stride":[1]}}
          },
          "io1_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid":{
            "modref":"global.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid":{
            "modref":"global.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid":{
            "modref":"global.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"global.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "op_hcompute_conv_stencil$inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "op_hcompute_conv_stencil$inner_compute$i2132_i2133_i131":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_1$inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$i2137_i2138_i131":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_2$inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000000000000010000"]}
          },
          "op_hcompute_conv_stencil_2$inner_compute$i2142_i2143_i131":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$_join_i2165_i2127":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$_join_i2161_i1808":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_3$inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$_join_i2190_i2127":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$_join_i2186_i1808":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_4$inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$_join_i2215_i2127":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$_join_i2211_i1808":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_conv_stencil_5$inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000090012"]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000110010"]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000100004000100010"]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080004000110010"]}
          },
          "op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461":{
            "modref":"global.my_PE_3input"
          },
          "op_hcompute_hw_output_stencil_1_port_controller_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U23","config":{"stencil_valid":{"cycle_starting_addr":[11664],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":true,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "op_hcompute_hw_output_stencil_2_port_controller_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U19","config":{"stencil_valid":{"cycle_starting_addr":[11664],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":true,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "op_hcompute_hw_output_stencil_port_controller_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U27","config":{"stencil_valid":{"cycle_starting_addr":[11664],"cycle_stride":[1,28],"dimensionality":2,"extent":[28,28]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":true,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          }
        },
        "connections":[
          ["io16_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0.in","conv_stencil$ub_conv_stencil_BANK_0_garnet.O0"],
          ["op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.data2","conv_stencil$ub_conv_stencil_BANK_0_garnet.O4"],
          ["op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$_join_i2165_i2127.O0","conv_stencil$ub_conv_stencil_BANK_0_garnet.data_in_0"],
          ["op_hcompute_conv_stencil$inner_compute$i2132_i2133_i131.O0","conv_stencil$ub_conv_stencil_BANK_0_garnet.data_in_1"],
          ["io1in_reset.out","conv_stencil$ub_conv_stencil_BANK_0_garnet.flush"],
          ["io16_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0.in","conv_stencil$ub_conv_stencil_BANK_1_garnet.O0"],
          ["op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.data2","conv_stencil$ub_conv_stencil_BANK_1_garnet.O4"],
          ["op_hcompute_conv_stencil_1$inner_compute$i2137_i2138_i131.O0","conv_stencil$ub_conv_stencil_BANK_1_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$_join_i2190_i2127.O0","conv_stencil$ub_conv_stencil_BANK_1_garnet.data_in_1"],
          ["io1in_reset.out","conv_stencil$ub_conv_stencil_BANK_1_garnet.flush"],
          ["io16_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0.in","conv_stencil$ub_conv_stencil_BANK_2_garnet.O0"],
          ["op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.data2","conv_stencil$ub_conv_stencil_BANK_2_garnet.O4"],
          ["op_hcompute_conv_stencil_2$inner_compute$i2142_i2143_i131.O0","conv_stencil$ub_conv_stencil_BANK_2_garnet.data_in_0"],
          ["op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$_join_i2215_i2127.O0","conv_stencil$ub_conv_stencil_BANK_2_garnet.data_in_1"],
          ["io1in_reset.out","conv_stencil$ub_conv_stencil_BANK_2_garnet.flush"],
          ["op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.data1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.O4"],
          ["op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.data1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.O4"],
          ["op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.data1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.O4"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_in_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.flush"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.data1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet.O4"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.data1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet.O4"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.data1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet.O4"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet.data_in_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet.flush"],
          ["op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$_join_i2165_i2127.data1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet.O4"],
          ["op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$_join_i2190_i2127.data1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet.O4"],
          ["op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$_join_i2215_i2127.data1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet.O4"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet.data_in_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet.flush"],
          ["op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.data1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet.O4"],
          ["op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.data1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet.O4"],
          ["op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.data1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet.O4"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet.data_in_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet.flush"],
          ["op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.data0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_0_garnet.O4"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_0_garnet.data_in_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_0_garnet.flush"],
          ["op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.data0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_10_garnet.O4"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_10_garnet.data_in_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_10_garnet.flush"],
          ["op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.data0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_11_garnet.O4"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_11_garnet.data_in_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_11_garnet.flush"],
          ["op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.data0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_1_garnet.O4"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_1_garnet.data_in_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_1_garnet.flush"],
          ["op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.data0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_2_garnet.O4"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_2_garnet.data_in_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_2_garnet.flush"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.data0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_3_garnet.O4"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_3_garnet.data_in_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_3_garnet.flush"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.data0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_4_garnet.O4"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_4_garnet.data_in_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_4_garnet.flush"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.data0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_5_garnet.O4"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_5_garnet.data_in_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_5_garnet.flush"],
          ["op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$_join_i2165_i2127.data0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_6_garnet.O4"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_6_garnet.data_in_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_6_garnet.flush"],
          ["op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$_join_i2190_i2127.data0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_7_garnet.O4"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_7_garnet.data_in_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_7_garnet.flush"],
          ["op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$_join_i2215_i2127.data0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_8_garnet.O4"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_8_garnet.data_in_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_8_garnet.flush"],
          ["op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.data0","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_9_garnet.O4"],
          ["io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_9_garnet.data_in_0"],
          ["io1in_reset.out","hw_kernel_global_wrapper_stencil$ub_hw_kernel_global_wrapper_stencil_BANK_9_garnet.flush"],
          ["self.hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0","io16_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0.out"],
          ["self.hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0","io16_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0.out"],
          ["self.hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0","io16_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0","io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.in"],
          ["self.hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0","io16in_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_0.in"],
          ["op_hcompute_hw_output_stencil_port_controller_garnet.O2","io1_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid.in"],
          ["self.hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid","io1_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid.out"],
          ["op_hcompute_hw_output_stencil_1_port_controller_garnet.O2","io1_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid.in"],
          ["self.hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid","io1_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid.out"],
          ["op_hcompute_hw_output_stencil_2_port_controller_garnet.O2","io1_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid.in"],
          ["self.hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid","io1_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid.out"],
          ["self.reset","io1in_reset.in"],
          ["op_hcompute_hw_output_stencil_1_port_controller_garnet.flush","io1in_reset.out"],
          ["op_hcompute_hw_output_stencil_2_port_controller_garnet.flush","io1in_reset.out"],
          ["op_hcompute_hw_output_stencil_port_controller_garnet.flush","io1in_reset.out"],
          ["op_hcompute_conv_stencil$inner_compute$i2132_i2133_i131.inst","op_hcompute_conv_stencil$inner_compute$c0.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$i2137_i2138_i131.inst","op_hcompute_conv_stencil_1$inner_compute$c0.out"],
          ["op_hcompute_conv_stencil_2$inner_compute$i2142_i2143_i131.inst","op_hcompute_conv_stencil_2$inner_compute$c0.out"],
          ["op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$_join_i2161_i1808.O0","op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$_join_i2165_i2127.data2"],
          ["op_hcompute_conv_stencil_3$inner_compute$c0.out","op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$_join_i2165_i2127.inst"],
          ["op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.O0","op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$_join_i2161_i1808.data1"],
          ["op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.O0","op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$_join_i2161_i1808.data2"],
          ["op_hcompute_conv_stencil_3$inner_compute$c1.out","op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$_join_i2161_i1808.inst"],
          ["op_hcompute_conv_stencil_3$inner_compute$c2.out","op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$opN_0$_join_i2153_i1110.inst"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.O0","op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.data2"],
          ["op_hcompute_conv_stencil_3$inner_compute$c3.out","op_hcompute_conv_stencil_3$inner_compute$add_683_689_690_tree$opN_0$opN_1$_join_i2160_i2127.inst"],
          ["op_hcompute_conv_stencil_3$inner_compute$mul_hw_kernel_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_684_i2156_i1461.inst","op_hcompute_conv_stencil_3$inner_compute$c4.out"],
          ["op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$_join_i2186_i1808.O0","op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$_join_i2190_i2127.data2"],
          ["op_hcompute_conv_stencil_4$inner_compute$c0.out","op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$_join_i2190_i2127.inst"],
          ["op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.O0","op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$_join_i2186_i1808.data1"],
          ["op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.O0","op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$_join_i2186_i1808.data2"],
          ["op_hcompute_conv_stencil_4$inner_compute$c1.out","op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$_join_i2186_i1808.inst"],
          ["op_hcompute_conv_stencil_4$inner_compute$c2.out","op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$opN_0$_join_i2178_i1110.inst"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.O0","op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.data2"],
          ["op_hcompute_conv_stencil_4$inner_compute$c3.out","op_hcompute_conv_stencil_4$inner_compute$add_718_724_725_tree$opN_0$opN_1$_join_i2185_i2127.inst"],
          ["op_hcompute_conv_stencil_4$inner_compute$mul_hw_kernel_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_719_i2181_i1461.inst","op_hcompute_conv_stencil_4$inner_compute$c4.out"],
          ["op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$_join_i2211_i1808.O0","op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$_join_i2215_i2127.data2"],
          ["op_hcompute_conv_stencil_5$inner_compute$c0.out","op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$_join_i2215_i2127.inst"],
          ["op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.O0","op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$_join_i2211_i1808.data1"],
          ["op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.O0","op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$_join_i2211_i1808.data2"],
          ["op_hcompute_conv_stencil_5$inner_compute$c1.out","op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$_join_i2211_i1808.inst"],
          ["op_hcompute_conv_stencil_5$inner_compute$c2.out","op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$opN_0$_join_i2203_i1110.inst"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.O0","op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.data2"],
          ["op_hcompute_conv_stencil_5$inner_compute$c3.out","op_hcompute_conv_stencil_5$inner_compute$add_753_759_760_tree$opN_0$opN_1$_join_i2210_i2127.inst"],
          ["op_hcompute_conv_stencil_5$inner_compute$mul_hw_kernel_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_754_i2206_i1461.inst","op_hcompute_conv_stencil_5$inner_compute$c4.out"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
