module tb_seq_detect_1011;
    reg clk, reset, in;
    wire detected;

    seq_detect_1011 uut(clk, reset, in, detected);

    always #5 clk = ~clk;

    initial begin
        $dumpfile("seq_detect.vcd"); $dumpvars(0, tb_seq_detect_1011);
        clk = 0; reset = 1; in = 0;
        #10 reset = 0;

        in = 1; #10;
        in = 0; #10;
        in = 1; #10;
        in = 1; #10;
        in = 0; #10;
        in = 1; #10;
        in = 1; #10;

        $finish;
    end
endmodule