<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="test_Verilog.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="add_test_Verilog.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="add_test_Verilog.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="add_test_Verilog.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="add_test_Verilog.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="add_test_Verilog.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="add_test_Verilog.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="add_test_Verilog.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="add_test_Verilog_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="add_test_Verilog_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="add_test_Verilog_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1545218007" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1545218007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545218064" xil_pn:in_ck="5391352962050300619" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5967370882666170786" xil_pn:start_ts="1545218062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="add_test_Verilog.vf"/>
    </transform>
    <transform xil_pn:end_ts="1545218066" xil_pn:in_ck="-5426548114395309463" xil_pn:name="TRANEXT_xstsynthesize_CPLD" xil_pn:prop_ck="6374129754309375545" xil_pn:start_ts="1545218064">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="add_test_Verilog.jhd"/>
      <outfile xil_pn:name="add_test_Verilog.lso"/>
      <outfile xil_pn:name="add_test_Verilog.prj"/>
      <outfile xil_pn:name="add_test_Verilog.syr"/>
      <outfile xil_pn:name="add_test_Verilog.xst"/>
      <outfile xil_pn:name="add_test_Verilog_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1545217998" xil_pn:in_ck="3865405327611402" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5227030799882486015" xil_pn:start_ts="1545217998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1545217998" xil_pn:in_ck="3865405327611402" xil_pn:name="TRAN_ngdbuild" xil_pn:prop_ck="5271358926975141487" xil_pn:start_ts="1545217998">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="NotReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
