Total Cycles:                                3948 (0.007896 msec)
Execution Cycles:                            1799 ( 45.57%)
Stall Cycles:                                2149 ( 54.43%)
Nops:                                           7 (  0.18%)
Executed operations:                         6044

Executed branches:                            127 (  2.10% ops)( 7.06% insts)
Not taken branches:                            12 (  0.20% ops)( 0.67% insts)( 9.45% br)
Taken branches:                               115 (  1.90% ops)( 6.39% insts)(90.55% br)
  Taken uncond branches:                       15 (  0.25% ops)( 0.83% insts)(11.81% br)
  Taken cond branches:                        100 (  1.65% ops)( 5.56% insts)(78.74% br)
Size of Loaded Code:                          704 Bytes

Instruction Memory Operations:
  Accesses:                                  2194
    Hits (Hit Rate):                         2184 ( 99.54%)
    Misses (Miss Rate):                        10 (  0.46%)
Instruction Memory Stall Cycles
  Total (in cycles):                          450 (100.00%)
    Due to Misses:                            450 (100.00%)
    Due to Bus Conflicts:                       0 (  0.00%)

Data Memory Operations:                     Cache          
  Accesses:                                  1312 (100.00%)
    Hits (Hit Rate):                         1268 ( 96.65%)
    Misses (Miss Rate):                        44 (  3.35%)
Data Memory Stall Cycles
  Total (in cycles):                         1584 (100.00%)
    Due to Misses:                           1584 (100.00%)
    Due to Bus Conflicts:                       0 (  0.00%)

Percentage Bus Bandwidth Consumed:          51.52%


Avg. IPC (no stalls):   3.36
Avg. IPC (with stalls): 1.53

  cycle counter =         1799
  total ops     =         6044
   width[ 0] =            1
   width[ 1] =          453
   width[ 2] =          226
   width[ 3] =          210
   width[ 4] =          101
   width[ 5] =          701
   width[ 6] =          100

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
         303     7.67           22     1.22          144     4.26          135     6.00 exit
        3645          1440           315  (others not profiled)

Simulation time  =     0.0070 s
Simulation speed =     0.8597 MOPS


ta_init using default

	CoreCkFreq           500
	BusCkFreq            200
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          36
	WBPenalty            33
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       36
	StrWBPenalty         33
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        45
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


