part=xc7z020clg400-1

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
syn.top=array_mult
syn.file=C:/repos/FPGA/lab2/matrix_mult.cpp
syn.file=C:/repos/FPGA/lab2/matrix_mult.h
tb.file=C:/repos/FPGA/lab2/tb_matrix_mult.cpp
csim.code_analyzer=1