// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module softmax_stable_ap_fixed_ap_fixed_softmax_config13_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        res_0_V,
        res_0_V_ap_vld,
        res_1_V,
        res_1_V_ap_vld,
        res_2_V,
        res_2_V_ap_vld,
        res_3_V,
        res_3_V_ap_vld,
        res_4_V,
        res_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_4_V_read;
output  [15:0] res_0_V;
output   res_0_V_ap_vld;
output  [15:0] res_1_V;
output   res_1_V_ap_vld;
output  [15:0] res_2_V;
output   res_2_V_ap_vld;
output  [15:0] res_3_V;
output   res_3_V_ap_vld;
output  [15:0] res_4_V;
output   res_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg res_0_V_ap_vld;
reg res_1_V_ap_vld;
reg res_2_V_ap_vld;
reg res_3_V_ap_vld;
reg res_4_V_ap_vld;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
reg    ap_block_pp0_stage0_11001;
wire   [9:0] exp_table1_address0;
reg    exp_table1_ce0;
wire   [17:0] exp_table1_q0;
wire   [9:0] exp_table1_address1;
reg    exp_table1_ce1;
wire   [17:0] exp_table1_q1;
wire   [9:0] exp_table1_address2;
reg    exp_table1_ce2;
wire   [17:0] exp_table1_q2;
wire   [9:0] exp_table1_address3;
reg    exp_table1_ce3;
wire   [17:0] exp_table1_q3;
wire   [9:0] exp_table1_address4;
reg    exp_table1_ce4;
wire   [17:0] exp_table1_q4;
wire   [9:0] invert_table2_address0;
reg    invert_table2_ce0;
wire   [17:0] invert_table2_q0;
reg  signed [15:0] data_4_V_read_1_reg_848;
reg  signed [15:0] data_4_V_read_1_reg_848_pp0_iter1_reg;
reg  signed [15:0] data_4_V_read_1_reg_848_pp0_iter2_reg;
reg  signed [15:0] data_3_V_read_1_reg_855;
reg  signed [15:0] data_3_V_read_1_reg_855_pp0_iter1_reg;
reg  signed [15:0] data_3_V_read_1_reg_855_pp0_iter2_reg;
reg  signed [15:0] data_2_V_read_1_reg_861;
reg  signed [15:0] data_2_V_read_1_reg_861_pp0_iter1_reg;
reg  signed [15:0] data_2_V_read_1_reg_861_pp0_iter2_reg;
reg  signed [15:0] data_1_V_read_1_reg_867;
reg  signed [15:0] data_1_V_read_1_reg_867_pp0_iter1_reg;
reg  signed [15:0] data_1_V_read_1_reg_867_pp0_iter2_reg;
reg  signed [15:0] data_0_V_read_1_reg_873;
reg  signed [15:0] data_0_V_read_1_reg_873_pp0_iter1_reg;
reg  signed [15:0] data_0_V_read_1_reg_873_pp0_iter2_reg;
wire   [0:0] icmp_ln1496_fu_205_p2;
reg   [0:0] icmp_ln1496_reg_879;
wire   [0:0] icmp_ln1496_1_fu_211_p2;
reg   [0:0] icmp_ln1496_1_reg_884;
wire   [15:0] select_ln85_2_fu_233_p3;
reg   [15:0] select_ln85_2_reg_889;
wire   [15:0] x_max_V_fu_245_p3;
reg   [15:0] x_max_V_reg_895;
wire   [9:0] y_V_fu_555_p3;
reg   [9:0] y_V_reg_900;
wire   [9:0] y_V_1_fu_589_p3;
reg   [9:0] y_V_1_reg_905;
wire   [9:0] y_V_2_fu_623_p3;
reg   [9:0] y_V_2_reg_910;
wire   [9:0] y_V_3_fu_657_p3;
reg   [9:0] y_V_3_reg_915;
reg   [9:0] y_V_3_reg_915_pp0_iter4_reg;
wire   [9:0] y_V_4_fu_691_p3;
reg   [9:0] y_V_4_reg_920;
reg  signed [17:0] exp_res_0_V_reg_945;
reg  signed [17:0] exp_res_0_V_reg_945_pp0_iter6_reg;
reg  signed [17:0] exp_res_0_V_reg_945_pp0_iter7_reg;
reg  signed [17:0] exp_res_0_V_reg_945_pp0_iter8_reg;
reg  signed [17:0] exp_res_0_V_reg_945_pp0_iter9_reg;
reg  signed [17:0] exp_res_1_V_reg_951;
reg  signed [17:0] exp_res_1_V_reg_951_pp0_iter6_reg;
reg  signed [17:0] exp_res_1_V_reg_951_pp0_iter7_reg;
reg  signed [17:0] exp_res_1_V_reg_951_pp0_iter8_reg;
reg  signed [17:0] exp_res_1_V_reg_951_pp0_iter9_reg;
reg  signed [17:0] exp_res_2_V_reg_957;
reg  signed [17:0] exp_res_2_V_reg_957_pp0_iter6_reg;
reg  signed [17:0] exp_res_2_V_reg_957_pp0_iter7_reg;
reg  signed [17:0] exp_res_2_V_reg_957_pp0_iter8_reg;
reg  signed [17:0] exp_res_2_V_reg_957_pp0_iter9_reg;
reg  signed [17:0] exp_res_4_V_reg_968;
reg  signed [17:0] exp_res_4_V_reg_968_pp0_iter6_reg;
reg  signed [17:0] exp_res_4_V_reg_968_pp0_iter7_reg;
reg  signed [17:0] exp_res_4_V_reg_968_pp0_iter8_reg;
reg  signed [17:0] exp_res_4_V_reg_968_pp0_iter9_reg;
reg  signed [17:0] exp_res_3_V_reg_974;
reg  signed [17:0] exp_res_3_V_reg_974_pp0_iter7_reg;
reg  signed [17:0] exp_res_3_V_reg_974_pp0_iter8_reg;
reg  signed [17:0] exp_res_3_V_reg_974_pp0_iter9_reg;
wire   [17:0] add_ln703_fu_719_p2;
reg   [17:0] add_ln703_reg_980;
wire   [17:0] add_ln703_1_fu_723_p2;
reg   [17:0] add_ln703_1_reg_985;
reg   [9:0] y_V_5_reg_990;
reg   [17:0] inv_exp_sum_V_reg_1000;
wire  signed [31:0] sext_ln1116_fu_750_p1;
wire  signed [31:0] grp_fu_818_p2;
reg  signed [31:0] mul_ln1118_reg_1039;
wire  signed [31:0] grp_fu_824_p2;
reg  signed [31:0] mul_ln1118_1_reg_1044;
wire  signed [31:0] grp_fu_830_p2;
reg  signed [31:0] mul_ln1118_2_reg_1049;
wire  signed [31:0] grp_fu_836_p2;
reg  signed [31:0] mul_ln1118_3_reg_1054;
wire  signed [31:0] grp_fu_842_p2;
reg  signed [31:0] mul_ln1118_4_reg_1059;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln306_fu_699_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln306_1_fu_703_p1;
wire   [63:0] zext_ln306_2_fu_707_p1;
wire   [63:0] zext_ln306_4_fu_711_p1;
wire   [63:0] zext_ln306_3_fu_715_p1;
wire   [63:0] zext_ln314_fu_746_p1;
reg    ap_block_pp0_stage0_01001;
wire  signed [15:0] icmp_ln1496_fu_205_p0;
wire  signed [15:0] icmp_ln1496_fu_205_p1;
wire  signed [15:0] icmp_ln1496_1_fu_211_p0;
wire  signed [15:0] icmp_ln1496_1_fu_211_p1;
wire   [15:0] select_ln85_fu_217_p3;
wire   [15:0] select_ln85_1_fu_222_p3;
wire   [0:0] icmp_ln1496_2_fu_227_p2;
wire   [0:0] icmp_ln1496_3_fu_241_p2;
wire  signed [16:0] sext_ln703_fu_251_p1;
wire  signed [16:0] sext_ln703_1_fu_254_p1;
wire   [16:0] sub_ln1193_fu_257_p2;
wire   [0:0] tmp_2_fu_271_p3;
wire   [0:0] tmp_fu_263_p3;
wire   [0:0] xor_ln786_fu_279_p2;
wire   [0:0] xor_ln340_fu_297_p2;
wire  signed [16:0] sext_ln703_2_fu_309_p1;
wire   [16:0] sub_ln1193_1_fu_312_p2;
wire   [0:0] tmp_6_fu_326_p3;
wire   [0:0] tmp_4_fu_318_p3;
wire   [0:0] xor_ln786_1_fu_334_p2;
wire   [0:0] xor_ln340_1_fu_352_p2;
wire  signed [16:0] sext_ln703_3_fu_364_p1;
wire   [16:0] sub_ln1193_2_fu_367_p2;
wire   [0:0] tmp_10_fu_381_p3;
wire   [0:0] tmp_8_fu_373_p3;
wire   [0:0] xor_ln786_2_fu_389_p2;
wire   [0:0] xor_ln340_2_fu_407_p2;
wire  signed [16:0] sext_ln703_4_fu_419_p1;
wire   [16:0] sub_ln1193_3_fu_422_p2;
wire   [0:0] tmp_12_fu_436_p3;
wire   [0:0] tmp_11_fu_428_p3;
wire   [0:0] xor_ln786_3_fu_444_p2;
wire   [0:0] xor_ln340_3_fu_462_p2;
wire  signed [16:0] sext_ln703_5_fu_474_p1;
wire   [16:0] sub_ln1193_4_fu_477_p2;
wire   [0:0] tmp_14_fu_491_p3;
wire   [0:0] tmp_13_fu_483_p3;
wire   [0:0] xor_ln786_4_fu_499_p2;
wire   [0:0] xor_ln340_4_fu_517_p2;
wire   [0:0] xor_ln340_5_fu_291_p2;
wire   [9:0] tmp_1_fu_529_p4;
wire   [0:0] and_ln786_fu_285_p2;
wire   [0:0] or_ln340_fu_303_p2;
wire   [9:0] select_ln340_fu_539_p3;
wire   [9:0] select_ln388_fu_547_p3;
wire   [0:0] xor_ln340_6_fu_346_p2;
wire   [9:0] tmp_3_fu_563_p4;
wire   [0:0] and_ln786_1_fu_340_p2;
wire   [0:0] or_ln340_1_fu_358_p2;
wire   [9:0] select_ln340_2_fu_573_p3;
wire   [9:0] select_ln388_1_fu_581_p3;
wire   [0:0] xor_ln340_7_fu_401_p2;
wire   [9:0] tmp_5_fu_597_p4;
wire   [0:0] and_ln786_2_fu_395_p2;
wire   [0:0] or_ln340_2_fu_413_p2;
wire   [9:0] select_ln340_4_fu_607_p3;
wire   [9:0] select_ln388_2_fu_615_p3;
wire   [0:0] xor_ln340_8_fu_456_p2;
wire   [9:0] tmp_7_fu_631_p4;
wire   [0:0] and_ln786_3_fu_450_p2;
wire   [0:0] or_ln340_3_fu_468_p2;
wire   [9:0] select_ln340_6_fu_641_p3;
wire   [9:0] select_ln388_3_fu_649_p3;
wire   [0:0] xor_ln340_9_fu_511_p2;
wire   [9:0] tmp_9_fu_665_p4;
wire   [0:0] and_ln786_4_fu_505_p2;
wire   [0:0] or_ln340_4_fu_523_p2;
wire   [9:0] select_ln340_8_fu_675_p3;
wire   [9:0] select_ln388_4_fu_683_p3;
wire   [17:0] add_ln703_2_fu_727_p2;
wire   [17:0] exp_sum_V_fu_731_p2;
wire  signed [17:0] grp_fu_818_p1;
wire  signed [17:0] grp_fu_824_p1;
wire  signed [17:0] grp_fu_830_p1;
wire  signed [17:0] grp_fu_836_p1;
wire  signed [17:0] grp_fu_842_p1;
reg    grp_fu_818_ce;
reg    grp_fu_824_ce;
reg    grp_fu_830_ce;
reg    grp_fu_836_ce;
reg    grp_fu_842_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to12;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
end

softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_exp_tcud #(
    .DataWidth( 18 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
exp_table1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_table1_address0),
    .ce0(exp_table1_ce0),
    .q0(exp_table1_q0),
    .address1(exp_table1_address1),
    .ce1(exp_table1_ce1),
    .q1(exp_table1_q1),
    .address2(exp_table1_address2),
    .ce2(exp_table1_ce2),
    .q2(exp_table1_q2),
    .address3(exp_table1_address3),
    .ce3(exp_table1_ce3),
    .q3(exp_table1_q3),
    .address4(exp_table1_address4),
    .ce4(exp_table1_ce4),
    .q4(exp_table1_q4)
);

softmax_stable_ap_fixed_ap_fixed_softmax_config13_s_inverdEe #(
    .DataWidth( 18 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
invert_table2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(invert_table2_address0),
    .ce0(invert_table2_ce0),
    .q0(invert_table2_q0)
);

myproject_axi_mul_mul_18s_18s_32_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 32 ))
myproject_axi_mul_mul_18s_18s_32_3_1_U679(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_res_0_V_reg_945_pp0_iter9_reg),
    .din1(grp_fu_818_p1),
    .ce(grp_fu_818_ce),
    .dout(grp_fu_818_p2)
);

myproject_axi_mul_mul_18s_18s_32_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 32 ))
myproject_axi_mul_mul_18s_18s_32_3_1_U680(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_res_1_V_reg_951_pp0_iter9_reg),
    .din1(grp_fu_824_p1),
    .ce(grp_fu_824_ce),
    .dout(grp_fu_824_p2)
);

myproject_axi_mul_mul_18s_18s_32_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 32 ))
myproject_axi_mul_mul_18s_18s_32_3_1_U681(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_res_2_V_reg_957_pp0_iter9_reg),
    .din1(grp_fu_830_p1),
    .ce(grp_fu_830_ce),
    .dout(grp_fu_830_p2)
);

myproject_axi_mul_mul_18s_18s_32_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 32 ))
myproject_axi_mul_mul_18s_18s_32_3_1_U682(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_res_3_V_reg_974_pp0_iter9_reg),
    .din1(grp_fu_836_p1),
    .ce(grp_fu_836_ce),
    .dout(grp_fu_836_p2)
);

myproject_axi_mul_mul_18s_18s_32_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 32 ))
myproject_axi_mul_mul_18s_18s_32_3_1_U683(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(exp_res_4_V_reg_968_pp0_iter9_reg),
    .din1(grp_fu_842_p1),
    .ce(grp_fu_842_ce),
    .dout(grp_fu_842_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln703_1_reg_985 <= add_ln703_1_fu_723_p2;
        add_ln703_reg_980 <= add_ln703_fu_719_p2;
        data_0_V_read_1_reg_873_pp0_iter2_reg <= data_0_V_read_1_reg_873_pp0_iter1_reg;
        data_1_V_read_1_reg_867_pp0_iter2_reg <= data_1_V_read_1_reg_867_pp0_iter1_reg;
        data_2_V_read_1_reg_861_pp0_iter2_reg <= data_2_V_read_1_reg_861_pp0_iter1_reg;
        data_3_V_read_1_reg_855_pp0_iter2_reg <= data_3_V_read_1_reg_855_pp0_iter1_reg;
        data_4_V_read_1_reg_848_pp0_iter2_reg <= data_4_V_read_1_reg_848_pp0_iter1_reg;
        exp_res_0_V_reg_945_pp0_iter6_reg <= exp_res_0_V_reg_945;
        exp_res_0_V_reg_945_pp0_iter7_reg <= exp_res_0_V_reg_945_pp0_iter6_reg;
        exp_res_0_V_reg_945_pp0_iter8_reg <= exp_res_0_V_reg_945_pp0_iter7_reg;
        exp_res_0_V_reg_945_pp0_iter9_reg <= exp_res_0_V_reg_945_pp0_iter8_reg;
        exp_res_1_V_reg_951_pp0_iter6_reg <= exp_res_1_V_reg_951;
        exp_res_1_V_reg_951_pp0_iter7_reg <= exp_res_1_V_reg_951_pp0_iter6_reg;
        exp_res_1_V_reg_951_pp0_iter8_reg <= exp_res_1_V_reg_951_pp0_iter7_reg;
        exp_res_1_V_reg_951_pp0_iter9_reg <= exp_res_1_V_reg_951_pp0_iter8_reg;
        exp_res_2_V_reg_957_pp0_iter6_reg <= exp_res_2_V_reg_957;
        exp_res_2_V_reg_957_pp0_iter7_reg <= exp_res_2_V_reg_957_pp0_iter6_reg;
        exp_res_2_V_reg_957_pp0_iter8_reg <= exp_res_2_V_reg_957_pp0_iter7_reg;
        exp_res_2_V_reg_957_pp0_iter9_reg <= exp_res_2_V_reg_957_pp0_iter8_reg;
        exp_res_3_V_reg_974_pp0_iter7_reg <= exp_res_3_V_reg_974;
        exp_res_3_V_reg_974_pp0_iter8_reg <= exp_res_3_V_reg_974_pp0_iter7_reg;
        exp_res_3_V_reg_974_pp0_iter9_reg <= exp_res_3_V_reg_974_pp0_iter8_reg;
        exp_res_4_V_reg_968_pp0_iter6_reg <= exp_res_4_V_reg_968;
        exp_res_4_V_reg_968_pp0_iter7_reg <= exp_res_4_V_reg_968_pp0_iter6_reg;
        exp_res_4_V_reg_968_pp0_iter8_reg <= exp_res_4_V_reg_968_pp0_iter7_reg;
        exp_res_4_V_reg_968_pp0_iter9_reg <= exp_res_4_V_reg_968_pp0_iter8_reg;
        inv_exp_sum_V_reg_1000 <= invert_table2_q0;
        mul_ln1118_1_reg_1044 <= grp_fu_824_p2;
        mul_ln1118_2_reg_1049 <= grp_fu_830_p2;
        mul_ln1118_3_reg_1054 <= grp_fu_836_p2;
        mul_ln1118_4_reg_1059 <= grp_fu_842_p2;
        mul_ln1118_reg_1039 <= grp_fu_818_p2;
        x_max_V_reg_895 <= x_max_V_fu_245_p3;
        y_V_1_reg_905 <= y_V_1_fu_589_p3;
        y_V_2_reg_910 <= y_V_2_fu_623_p3;
        y_V_3_reg_915 <= y_V_3_fu_657_p3;
        y_V_3_reg_915_pp0_iter4_reg <= y_V_3_reg_915;
        y_V_4_reg_920 <= y_V_4_fu_691_p3;
        y_V_5_reg_990 <= {{exp_sum_V_fu_731_p2[17:8]}};
        y_V_reg_900 <= y_V_fu_555_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        data_0_V_read_1_reg_873 <= data_0_V_read;
        data_0_V_read_1_reg_873_pp0_iter1_reg <= data_0_V_read_1_reg_873;
        data_1_V_read_1_reg_867 <= data_1_V_read;
        data_1_V_read_1_reg_867_pp0_iter1_reg <= data_1_V_read_1_reg_867;
        data_2_V_read_1_reg_861 <= data_2_V_read;
        data_2_V_read_1_reg_861_pp0_iter1_reg <= data_2_V_read_1_reg_861;
        data_3_V_read_1_reg_855 <= data_3_V_read;
        data_3_V_read_1_reg_855_pp0_iter1_reg <= data_3_V_read_1_reg_855;
        data_4_V_read_1_reg_848 <= data_4_V_read;
        data_4_V_read_1_reg_848_pp0_iter1_reg <= data_4_V_read_1_reg_848;
        icmp_ln1496_1_reg_884 <= icmp_ln1496_1_fu_211_p2;
        icmp_ln1496_reg_879 <= icmp_ln1496_fu_205_p2;
        select_ln85_2_reg_889 <= select_ln85_2_fu_233_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        exp_res_0_V_reg_945 <= exp_table1_q0;
        exp_res_1_V_reg_951 <= exp_table1_q1;
        exp_res_2_V_reg_957 <= exp_table1_q2;
        exp_res_4_V_reg_968 <= exp_table1_q3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        exp_res_3_V_reg_974 <= exp_table1_q4;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to12 = 1'b1;
    end else begin
        ap_idle_pp0_0to12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to12 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        exp_table1_ce0 = 1'b1;
    end else begin
        exp_table1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        exp_table1_ce1 = 1'b1;
    end else begin
        exp_table1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        exp_table1_ce2 = 1'b1;
    end else begin
        exp_table1_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        exp_table1_ce3 = 1'b1;
    end else begin
        exp_table1_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        exp_table1_ce4 = 1'b1;
    end else begin
        exp_table1_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_818_ce = 1'b1;
    end else begin
        grp_fu_818_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_824_ce = 1'b1;
    end else begin
        grp_fu_824_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_830_ce = 1'b1;
    end else begin
        grp_fu_830_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_836_ce = 1'b1;
    end else begin
        grp_fu_836_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_842_ce = 1'b1;
    end else begin
        grp_fu_842_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        invert_table2_ce0 = 1'b1;
    end else begin
        invert_table2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        res_0_V_ap_vld = 1'b1;
    end else begin
        res_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        res_1_V_ap_vld = 1'b1;
    end else begin
        res_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        res_2_V_ap_vld = 1'b1;
    end else begin
        res_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        res_3_V_ap_vld = 1'b1;
    end else begin
        res_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter13 == 1'b1))) begin
        res_4_V_ap_vld = 1'b1;
    end else begin
        res_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln703_1_fu_723_p2 = ($signed(exp_res_4_V_reg_968) + $signed(exp_res_2_V_reg_957));

assign add_ln703_2_fu_727_p2 = ($signed(exp_res_3_V_reg_974) + $signed(add_ln703_1_reg_985));

assign add_ln703_fu_719_p2 = ($signed(exp_res_1_V_reg_951) + $signed(exp_res_0_V_reg_945));

assign and_ln786_1_fu_340_p2 = (xor_ln786_1_fu_334_p2 & tmp_4_fu_318_p3);

assign and_ln786_2_fu_395_p2 = (xor_ln786_2_fu_389_p2 & tmp_8_fu_373_p3);

assign and_ln786_3_fu_450_p2 = (xor_ln786_3_fu_444_p2 & tmp_11_fu_428_p3);

assign and_ln786_4_fu_505_p2 = (xor_ln786_4_fu_499_p2 & tmp_13_fu_483_p3);

assign and_ln786_fu_285_p2 = (xor_ln786_fu_279_p2 & tmp_fu_263_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1))));
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign exp_sum_V_fu_731_p2 = (add_ln703_reg_980 + add_ln703_2_fu_727_p2);

assign exp_table1_address0 = zext_ln306_fu_699_p1;

assign exp_table1_address1 = zext_ln306_1_fu_703_p1;

assign exp_table1_address2 = zext_ln306_2_fu_707_p1;

assign exp_table1_address3 = zext_ln306_4_fu_711_p1;

assign exp_table1_address4 = zext_ln306_3_fu_715_p1;

assign grp_fu_818_p1 = sext_ln1116_fu_750_p1;

assign grp_fu_824_p1 = sext_ln1116_fu_750_p1;

assign grp_fu_830_p1 = sext_ln1116_fu_750_p1;

assign grp_fu_836_p1 = sext_ln1116_fu_750_p1;

assign grp_fu_842_p1 = sext_ln1116_fu_750_p1;

assign icmp_ln1496_1_fu_211_p0 = data_2_V_read;

assign icmp_ln1496_1_fu_211_p1 = data_3_V_read;

assign icmp_ln1496_1_fu_211_p2 = (($signed(icmp_ln1496_1_fu_211_p0) < $signed(icmp_ln1496_1_fu_211_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1496_2_fu_227_p2 = (($signed(select_ln85_fu_217_p3) < $signed(select_ln85_1_fu_222_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1496_3_fu_241_p2 = (($signed(select_ln85_2_reg_889) < $signed(data_4_V_read_1_reg_848_pp0_iter1_reg)) ? 1'b1 : 1'b0);

assign icmp_ln1496_fu_205_p0 = data_0_V_read;

assign icmp_ln1496_fu_205_p1 = data_1_V_read;

assign icmp_ln1496_fu_205_p2 = (($signed(icmp_ln1496_fu_205_p0) < $signed(icmp_ln1496_fu_205_p1)) ? 1'b1 : 1'b0);

assign invert_table2_address0 = zext_ln314_fu_746_p1;

assign or_ln340_1_fu_358_p2 = (xor_ln340_1_fu_352_p2 | tmp_6_fu_326_p3);

assign or_ln340_2_fu_413_p2 = (xor_ln340_2_fu_407_p2 | tmp_10_fu_381_p3);

assign or_ln340_3_fu_468_p2 = (xor_ln340_3_fu_462_p2 | tmp_12_fu_436_p3);

assign or_ln340_4_fu_523_p2 = (xor_ln340_4_fu_517_p2 | tmp_14_fu_491_p3);

assign or_ln340_fu_303_p2 = (xor_ln340_fu_297_p2 | tmp_2_fu_271_p3);

assign res_0_V = {{mul_ln1118_reg_1039[31:16]}};

assign res_1_V = {{mul_ln1118_1_reg_1044[31:16]}};

assign res_2_V = {{mul_ln1118_2_reg_1049[31:16]}};

assign res_3_V = {{mul_ln1118_3_reg_1054[31:16]}};

assign res_4_V = {{mul_ln1118_4_reg_1059[31:16]}};

assign select_ln340_2_fu_573_p3 = ((xor_ln340_6_fu_346_p2[0:0] === 1'b1) ? 10'd511 : tmp_3_fu_563_p4);

assign select_ln340_4_fu_607_p3 = ((xor_ln340_7_fu_401_p2[0:0] === 1'b1) ? 10'd511 : tmp_5_fu_597_p4);

assign select_ln340_6_fu_641_p3 = ((xor_ln340_8_fu_456_p2[0:0] === 1'b1) ? 10'd511 : tmp_7_fu_631_p4);

assign select_ln340_8_fu_675_p3 = ((xor_ln340_9_fu_511_p2[0:0] === 1'b1) ? 10'd511 : tmp_9_fu_665_p4);

assign select_ln340_fu_539_p3 = ((xor_ln340_5_fu_291_p2[0:0] === 1'b1) ? 10'd511 : tmp_1_fu_529_p4);

assign select_ln388_1_fu_581_p3 = ((and_ln786_1_fu_340_p2[0:0] === 1'b1) ? 10'd512 : tmp_3_fu_563_p4);

assign select_ln388_2_fu_615_p3 = ((and_ln786_2_fu_395_p2[0:0] === 1'b1) ? 10'd512 : tmp_5_fu_597_p4);

assign select_ln388_3_fu_649_p3 = ((and_ln786_3_fu_450_p2[0:0] === 1'b1) ? 10'd512 : tmp_7_fu_631_p4);

assign select_ln388_4_fu_683_p3 = ((and_ln786_4_fu_505_p2[0:0] === 1'b1) ? 10'd512 : tmp_9_fu_665_p4);

assign select_ln388_fu_547_p3 = ((and_ln786_fu_285_p2[0:0] === 1'b1) ? 10'd512 : tmp_1_fu_529_p4);

assign select_ln85_1_fu_222_p3 = ((icmp_ln1496_1_reg_884[0:0] === 1'b1) ? data_3_V_read_1_reg_855 : data_2_V_read_1_reg_861);

assign select_ln85_2_fu_233_p3 = ((icmp_ln1496_2_fu_227_p2[0:0] === 1'b1) ? select_ln85_1_fu_222_p3 : select_ln85_fu_217_p3);

assign select_ln85_fu_217_p3 = ((icmp_ln1496_reg_879[0:0] === 1'b1) ? data_1_V_read_1_reg_867 : data_0_V_read_1_reg_873);

assign sext_ln1116_fu_750_p1 = $signed(inv_exp_sum_V_reg_1000);

assign sext_ln703_1_fu_254_p1 = $signed(x_max_V_reg_895);

assign sext_ln703_2_fu_309_p1 = data_1_V_read_1_reg_867_pp0_iter2_reg;

assign sext_ln703_3_fu_364_p1 = data_2_V_read_1_reg_861_pp0_iter2_reg;

assign sext_ln703_4_fu_419_p1 = data_3_V_read_1_reg_855_pp0_iter2_reg;

assign sext_ln703_5_fu_474_p1 = data_4_V_read_1_reg_848_pp0_iter2_reg;

assign sext_ln703_fu_251_p1 = data_0_V_read_1_reg_873_pp0_iter2_reg;

assign sub_ln1193_1_fu_312_p2 = ($signed(sext_ln703_2_fu_309_p1) - $signed(sext_ln703_1_fu_254_p1));

assign sub_ln1193_2_fu_367_p2 = ($signed(sext_ln703_3_fu_364_p1) - $signed(sext_ln703_1_fu_254_p1));

assign sub_ln1193_3_fu_422_p2 = ($signed(sext_ln703_4_fu_419_p1) - $signed(sext_ln703_1_fu_254_p1));

assign sub_ln1193_4_fu_477_p2 = ($signed(sext_ln703_5_fu_474_p1) - $signed(sext_ln703_1_fu_254_p1));

assign sub_ln1193_fu_257_p2 = ($signed(sext_ln703_fu_251_p1) - $signed(sext_ln703_1_fu_254_p1));

assign tmp_10_fu_381_p3 = sub_ln1193_2_fu_367_p2[32'd15];

assign tmp_11_fu_428_p3 = sub_ln1193_3_fu_422_p2[32'd16];

assign tmp_12_fu_436_p3 = sub_ln1193_3_fu_422_p2[32'd15];

assign tmp_13_fu_483_p3 = sub_ln1193_4_fu_477_p2[32'd16];

assign tmp_14_fu_491_p3 = sub_ln1193_4_fu_477_p2[32'd15];

assign tmp_1_fu_529_p4 = {{sub_ln1193_fu_257_p2[15:6]}};

assign tmp_2_fu_271_p3 = sub_ln1193_fu_257_p2[32'd15];

assign tmp_3_fu_563_p4 = {{sub_ln1193_1_fu_312_p2[15:6]}};

assign tmp_4_fu_318_p3 = sub_ln1193_1_fu_312_p2[32'd16];

assign tmp_5_fu_597_p4 = {{sub_ln1193_2_fu_367_p2[15:6]}};

assign tmp_6_fu_326_p3 = sub_ln1193_1_fu_312_p2[32'd15];

assign tmp_7_fu_631_p4 = {{sub_ln1193_3_fu_422_p2[15:6]}};

assign tmp_8_fu_373_p3 = sub_ln1193_2_fu_367_p2[32'd16];

assign tmp_9_fu_665_p4 = {{sub_ln1193_4_fu_477_p2[15:6]}};

assign tmp_fu_263_p3 = sub_ln1193_fu_257_p2[32'd16];

assign x_max_V_fu_245_p3 = ((icmp_ln1496_3_fu_241_p2[0:0] === 1'b1) ? data_4_V_read_1_reg_848_pp0_iter1_reg : select_ln85_2_reg_889);

assign xor_ln340_1_fu_352_p2 = (tmp_4_fu_318_p3 ^ 1'd1);

assign xor_ln340_2_fu_407_p2 = (tmp_8_fu_373_p3 ^ 1'd1);

assign xor_ln340_3_fu_462_p2 = (tmp_11_fu_428_p3 ^ 1'd1);

assign xor_ln340_4_fu_517_p2 = (tmp_13_fu_483_p3 ^ 1'd1);

assign xor_ln340_5_fu_291_p2 = (tmp_fu_263_p3 ^ tmp_2_fu_271_p3);

assign xor_ln340_6_fu_346_p2 = (tmp_6_fu_326_p3 ^ tmp_4_fu_318_p3);

assign xor_ln340_7_fu_401_p2 = (tmp_8_fu_373_p3 ^ tmp_10_fu_381_p3);

assign xor_ln340_8_fu_456_p2 = (tmp_12_fu_436_p3 ^ tmp_11_fu_428_p3);

assign xor_ln340_9_fu_511_p2 = (tmp_14_fu_491_p3 ^ tmp_13_fu_483_p3);

assign xor_ln340_fu_297_p2 = (tmp_fu_263_p3 ^ 1'd1);

assign xor_ln786_1_fu_334_p2 = (tmp_6_fu_326_p3 ^ 1'd1);

assign xor_ln786_2_fu_389_p2 = (tmp_10_fu_381_p3 ^ 1'd1);

assign xor_ln786_3_fu_444_p2 = (tmp_12_fu_436_p3 ^ 1'd1);

assign xor_ln786_4_fu_499_p2 = (tmp_14_fu_491_p3 ^ 1'd1);

assign xor_ln786_fu_279_p2 = (tmp_2_fu_271_p3 ^ 1'd1);

assign y_V_1_fu_589_p3 = ((or_ln340_1_fu_358_p2[0:0] === 1'b1) ? select_ln340_2_fu_573_p3 : select_ln388_1_fu_581_p3);

assign y_V_2_fu_623_p3 = ((or_ln340_2_fu_413_p2[0:0] === 1'b1) ? select_ln340_4_fu_607_p3 : select_ln388_2_fu_615_p3);

assign y_V_3_fu_657_p3 = ((or_ln340_3_fu_468_p2[0:0] === 1'b1) ? select_ln340_6_fu_641_p3 : select_ln388_3_fu_649_p3);

assign y_V_4_fu_691_p3 = ((or_ln340_4_fu_523_p2[0:0] === 1'b1) ? select_ln340_8_fu_675_p3 : select_ln388_4_fu_683_p3);

assign y_V_fu_555_p3 = ((or_ln340_fu_303_p2[0:0] === 1'b1) ? select_ln340_fu_539_p3 : select_ln388_fu_547_p3);

assign zext_ln306_1_fu_703_p1 = y_V_1_reg_905;

assign zext_ln306_2_fu_707_p1 = y_V_2_reg_910;

assign zext_ln306_3_fu_715_p1 = y_V_3_reg_915_pp0_iter4_reg;

assign zext_ln306_4_fu_711_p1 = y_V_4_reg_920;

assign zext_ln306_fu_699_p1 = y_V_reg_900;

assign zext_ln314_fu_746_p1 = y_V_5_reg_990;

endmodule //softmax_stable_ap_fixed_ap_fixed_softmax_config13_s
