b	1000fc <_boot>		
b	1000a0 <Undefined>		
b	1000b0 <SVCHandler>		
b	1000e8 <PrefetchAbortHandler>		
b	1000d4 <DataAbortHandler>		
nop	{0}		
b	100020 <IRQHandler>		
b	100060 <FIQHandler>		
push	{r0, r1, r2, r3, ip, lr}		
vpush	{d0-d7}		
vpush	{d16-d31}		
vmrs	r1, fpscr		
push	{r1}		; (str r1, [sp, #-4]!)
vmrs	r1, fpexc		
push	{r1}		; (str r1, [sp, #-4]!)
bl	1008ac <IRQInterrupt>		
pop	{r1}		; (ldr r1, [sp], #4)
vmsr	fpexc, r1		
pop	{r1}		; (ldr r1, [sp], #4)
vmsr	fpscr, r1		
vpop	{d16-d31}		
vpop	{d0-d7}		
pop	{r0, r1, r2, r3, ip, lr}		
subs	pc, lr, #4		
push	{r0, r1, r2, r3, ip, lr}		
vpush	{d0-d7}		
vpush	{d16-d31}		
vmrs	r1, fpscr		
push	{r1}		; (str r1, [sp, #-4]!)
vmrs	r1, fpexc		
push	{r1}		; (str r1, [sp, #-4]!)
bl	100898 <FIQInterrupt>		
pop	{r1}		; (ldr r1, [sp], #4)
vmsr	fpexc, r1		
pop	{r1}		; (ldr r1, [sp], #4)
vmsr	fpscr, r1		
vpop	{d16-d31}		
vpop	{d0-d7}		
pop	{r0, r1, r2, r3, ip, lr}		
subs	pc, lr, #4		
push	{r0, r1, r2, r3, ip, lr}		
pop	{r0, r1, r2, r3, ip, lr}		
b	1000fc <_boot>		
movs	pc, lr		
push	{r0, r1, r2, r3, ip, lr}		
tst	r0, #32		
ldrhne	r0, [lr, #-2]		
bicne	r0, r0, #65280	; 0xff00	
ldreq	r0, [lr, #-4]		
biceq	r0, r0, #-16777216	; 0xff000000	
bl	1008c0 <SWInterrupt>		
pop	{r0, r1, r2, r3, ip, lr}		
movs	pc, lr		
dsb	sy		
push	{r0, r1, r2, r3, ip, lr}		
bl	1008d4 <DataAbortInterrupt>		
pop	{r0, r1, r2, r3, ip, lr}		
subs	pc, lr, #8		
dsb	sy		
push	{r0, r1, r2, r3, ip, lr}		
bl	1008e8 <PrefetchAbortInterrupt>		
pop	{r0, r1, r2, r3, ip, lr}		
subs	pc, lr, #4		
mrc	15, 0, r1, cr0, cr0, {5}		
and	r1, r1, #15		
cmp	r1, #0		
beq	100114 <OKToRun>		
wfe			
b	10010c <EndlessLoop0>		
mrc	15, 0, r0, cr0, cr0, {0}		
and	r5, r0, #15728640	; 0xf00000	
and	r6, r0, #15		
orr	r6, r6, r5, lsr #16		
cmp	r6, #34	; 0x22	
mrcle	15, 0, sl, cr15, cr0, {1}		
orrle	sl, sl, #16		
mcrle	15, 0, sl, cr15, cr0, {1}		
teq	r5, #2097152	; 0x200000	
mrceq	15, 0, sl, cr15, cr0, {1}		
orreq	sl, sl, #64	; 0x40	
mcreq	15, 0, sl, cr15, cr0, {1}		
ldr	r0, [pc, #636]	; 1003c8 <finished+0x14>	
mcr	15, 0, r0, cr12, cr0, {0}		
ldr	r7, [pc, #632]	; 1003cc <finished+0x18>	
ldr	r0, [r7]		
orr	r0, r0, #1		
str	r0, [r7]		
ldr	r7, [pc, #620]	; 1003d0 <finished+0x1c>	
ldr	r6, [pc, #620]	; 1003d4 <finished+0x20>	
str	r6, [r7]		
mrc	15, 0, r0, cr1, cr0, {1}		
orr	r0, r0, #64	; 0x40	
orr	r0, r0, #1		
mcr	15, 0, r0, cr1, cr0, {1}		
mov	r0, #0		
mcr	15, 0, r0, cr8, cr7, {0}		
mcr	15, 0, r0, cr7, cr5, {0}		
mcr	15, 0, r0, cr7, cr5, {6}		
bl	100338 <invalidate_dcache>		
ldr	r0, [pc, #580]	; 1003d8 <finished+0x24>	
mov	r1, #0		
str	r1, [r0]		
ldr	r0, [pc, #572]	; 1003dc <finished+0x28>	
ldr	r1, [r0]		
ldr	r2, [pc, #568]	; 1003e0 <finished+0x2c>	
orr	r1, r1, r2		
str	r1, [r0]		
ldr	r0, [pc, #560]	; 1003e4 <finished+0x30>	
ldr	r1, [pc, #560]	; 1003e8 <finished+0x34>	
str	r1, [r0]		
ldr	r0, [pc, #556]	; 1003ec <finished+0x38>	
ldr	r1, [pc, #556]	; 1003f0 <finished+0x3c>	
str	r1, [r0]		
ldr	r0, [pc, #552]	; 1003f4 <finished+0x40>	
ldr	r2, [pc, #516]	; 1003d4 <finished+0x20>	
str	r2, [r0]		
ldr	r0, [pc, #544]	; 1003f8 <finished+0x44>	
ldr	r1, [r0]		
cmp	r1, #0		
bne	1001d4 <Sync>		
ldr	r0, [pc, #532]	; 1003fc <finished+0x48>	
ldr	r1, [r0]		
ldr	r0, [pc, #528]	; 100400 <finished+0x4c>	
str	r1, [r0]		
mrc	15, 0, r0, cr1, cr0, {0}		
bic	r0, r0, #1		
mcr	15, 0, r0, cr1, cr0, {0}		
mrs	r0, CPSR		
mvn	r1, #31		
and	r2, r1, r0		
orr	r2, r2, #18		
msr	CPSR_fc, r2		
ldr	sp, [pc, #492]	; 100404 <finished+0x50>	
mrs	r0, CPSR		
mvn	r1, #31		
and	r2, r1, r0		
orr	r2, r2, #19		
msr	CPSR_fc, r2		
ldr	sp, [pc, #472]	; 100408 <finished+0x54>	
mrs	r0, CPSR		
mvn	r1, #31		
and	r2, r1, r0		
orr	r2, r2, #23		
msr	CPSR_fc, r2		
ldr	sp, [pc, #452]	; 10040c <finished+0x58>	
mrs	r0, CPSR		
mvn	r1, #31		
and	r2, r1, r0		
orr	r2, r2, #17		
msr	CPSR_fc, r2		
ldr	sp, [pc, #432]	; 100410 <finished+0x5c>	
mrs	r0, CPSR		
mvn	r1, #31		
and	r2, r1, r0		
orr	r2, r2, #27		
msr	CPSR_fc, r2		
ldr	sp, [pc, #412]	; 100414 <finished+0x60>	
mrs	r0, CPSR		
mvn	r1, #31		
and	r2, r1, r0		
orr	r2, r2, #31		
msr	CPSR_fc, r2		
ldr	sp, [pc, #392]	; 100418 <finished+0x64>	
ldr	r0, [pc, #392]	; 10041c <finished+0x68>	
orr	r0, r0, #91	; 0x5b	
mcr	15, 0, r0, cr2, cr0, {0}		
mvn	r0, #0		
mcr	15, 0, r0, cr3, cr0, {0}		
ldr	r0, [pc, #376]	; 100420 <finished+0x6c>	
mcr	15, 0, r0, cr1, cr0, {0}		
dsb	sy		
isb	sy		
ldr	r0, [pc, #364]	; 100424 <finished+0x70>	
ldr	r1, [pc, #364]	; 100428 <finished+0x74>	
str	r1, [r0]		
ldr	r0, [pc, #360]	; 10042c <finished+0x78>	
ldr	r1, [pc, #360]	; 100430 <finished+0x7c>	
str	r1, [r0]		
ldr	r0, [pc, #356]	; 100434 <finished+0x80>	
ldr	r1, [pc, #356]	; 100438 <finished+0x84>	
str	r1, [r0]		
ldr	r0, [pc, #252]	; 1003d8 <finished+0x24>	
ldr	r1, [r0]		
mov	r2, #1		
orr	r1, r1, r2		
str	r1, [r0]		
nop			; (mov r0, r0)
mrc	15, 0, r1, cr1, cr0, {2}		
orr	r1, r1, #15728640	; 0xf00000	
mcr	15, 0, r1, cr1, cr0, {2}		
vmrs	r1, fpexc		
orr	r1, r1, #1073741824	; 0x40000000	
vmsr	fpexc, r1		
mrc	15, 0, r0, cr1, cr0, {0}		
orr	r0, r0, #2048	; 0x800	
mcr	15, 0, r0, cr1, cr0, {0}		
mrc	15, 0, r0, cr1, cr0, {1}		
orr	r0, r0, #4		
orr	r0, r0, #2		
mcr	15, 0, r0, cr1, cr0, {1}		
mrs	r0, CPSR		
bic	r0, r0, #256	; 0x100	
msr	CPSR_fsx, r0		
b	100910 <_start>		
and	r0, r0, r0		
b	100334 <Sync+0x160>		
mrc	15, 1, r0, cr0, cr0, {1}		
ands	r3, r0, #117440512	; 0x7000000	
lsr	r3, r3, #23		
beq	1003b4 <finished>		
mov	sl, #0		
add	r2, sl, sl, lsr #1		
lsr	r1, r0, r2		
and	r1, r1, #7		
cmp	r1, #2		
blt	1003a8 <skip>		
mcr	15, 2, sl, cr0, cr0, {0}		
isb	sy		
mrc	15, 1, r1, cr0, cr0, {0}		
and	r2, r1, #7		
add	r2, r2, #4		
ldr	r4, [pc, #192]	; 10043c <finished+0x88>	
ands	r4, r4, r1, lsr #3		
clz	r5, r4		
ldr	r7, [pc, #184]	; 100440 <finished+0x8c>	
ands	r7, r7, r1, lsr #13		
mov	r9, r4		
orr	fp, sl, r9, lsl r5		
orr	fp, fp, r7, lsl r2		
mcr	15, 0, fp, cr7, cr6, {2}		
subs	r9, r9, #1		
bge	10038c <loop3>		
subs	r7, r7, #1		
bge	100388 <loop2>		
add	sl, sl, #2		
cmp	r3, sl		
bgt	10034c <loop1>		
mov	sl, #0		
mcr	15, 2, sl, cr0, cr0, {0}		
dsb	sy		
isb	sy		
bx	lr		
andseq	r0, r0, r0		
		; <UNDEFINED> instruction: 0xf8f00000	
		; <UNDEFINED> instruction: 0xf8f0000c	
strdeq	pc, [r0], -pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0xf8f02100	
		; <UNDEFINED> instruction: 0xf8f02104	
eorsvc	r0, r6, #0		
		; <UNDEFINED> instruction: 0xf8f02108	
andeq	r0, r0, r1, lsl r1		
		; <UNDEFINED> instruction: 0xf8f0210c	
andeq	r0, r0, r1, lsr #2		
		; <UNDEFINED> instruction: 0xf8f0277c	
		; <UNDEFINED> instruction: 0xf8f02730	
		; <UNDEFINED> instruction: 0xf8f0221c	
		; <UNDEFINED> instruction: 0xf8f02220	
andseq	r5, r1, r0, ror #14		
andseq	r5, r1, r0, ror #30		
andseq	r6, r1, r0, ror #6		
andseq	r6, r1, r0, ror #14		
andseq	r6, r1, r0, ror #22		
andseq	r5, r1, r0, ror #6		
andseq	ip, r0, r0		
andeq	r1, r0, r5		
		; <UNDEFINED> instruction: 0xf8000008	
andeq	sp, r0, sp, lsl #30		
		; <UNDEFINED> instruction: 0xf8000a1c	
andeq	r0, r2, r2, lsl #4		
		; <UNDEFINED> instruction: 0xf8000004	
andeq	r7, r0, fp, ror r6		
strdeq	r0, [r0], -pc	; <UNPREDICTABLE>	
strdeq	r7, [r0], -pc	; <UNPREDICTABLE>	
ldr	r3, [pc, #36]	; 100470 <deregister_tm_clones+0x2c>	
movw	r0, #47188	; 0xb854	
movt	r0, #16		
rsb	r3, r0, r3		
cmp	r3, #6		
bxls	lr		
movw	r3, #0		
movt	r3, #0		
cmp	r3, #0		
bxeq	lr		
bx	r3		
andseq	fp, r0, r7, asr r8		
movw	r3, #47188	; 0xb854	
movw	r0, #47188	; 0xb854	
movt	r3, #16		
movt	r0, #16		
rsb	r1, r0, r3		
asr	r1, r1, #2		
add	r1, r1, r1, lsr #31		
asrs	r1, r1, #1		
bxeq	lr		
movw	r3, #0		
movt	r3, #0		
cmp	r3, #0		
bxeq	lr		
bx	r3		
push	{r4, lr}		
movw	r4, #20		
movt	r4, #17		
ldrb	r3, [r4]		
cmp	r3, #0		
popne	{r4, pc}		
bl	100444 <deregister_tm_clones>		
movw	r3, #0		
movt	r3, #0		
cmp	r3, #0		
beq	1004e4 <__do_global_dtors_aux+0x38>		
movw	r0, #47188	; 0xb854	
movt	r0, #16		
nop	{0}		
mov	r3, #1		
strb	r3, [r4]		
pop	{r4, pc}		
push	{r3, lr}		
movw	r3, #0		
movt	r3, #0		
cmp	r3, #0		
beq	100518 <frame_dummy+0x28>		
movw	r0, #47188	; 0xb854	
movw	r1, #24		
movt	r0, #16		
movt	r1, #17		
nop	{0}		
movw	r0, #47184	; 0xb850	
movt	r0, #16		
ldr	r3, [r0]		
cmp	r3, #0		
bne	100534 <frame_dummy+0x44>		
pop	{r3, lr}		
b	100474 <register_tm_clones>		
movw	r3, #0		
movt	r3, #0		
cmp	r3, #0		
beq	10052c <frame_dummy+0x3c>		
blx	r3		
b	10052c <frame_dummy+0x3c>		
push	{fp}		; (str fp, [sp, #-4]!)
add	fp, sp, #0		
sub	sp, sp, #20		
str	r0, [fp, #-16]		
str	r1, [fp, #-20]	; 0xffffffec	
mov	r3, #0		
str	r3, [fp, #-8]		
b	1005c8 <init_matrix+0x7c>		
mov	r3, #0		
str	r3, [fp, #-12]		
b	1005b0 <init_matrix+0x64>		
ldr	r2, [fp, #-8]		
mov	r3, r2		
lsl	r3, r3, #2		
add	r3, r3, r2		
lsl	r3, r3, #4		
mov	r2, r3		
ldr	r3, [fp, #-16]		
add	r3, r3, r2		
ldr	r1, [fp, #-20]	; 0xffffffec	
ldr	r2, [fp, #-12]		
str	r1, [r3, r2, lsl #2]		
ldr	r3, [fp, #-12]		
add	r3, r3, #1		
str	r3, [fp, #-12]		
ldr	r3, [fp, #-12]		
cmp	r3, #19		
ble	100578 <init_matrix+0x2c>		
ldr	r3, [fp, #-8]		
add	r3, r3, #1		
str	r3, [fp, #-8]		
ldr	r3, [fp, #-8]		
cmp	r3, #19		
ble	10056c <init_matrix+0x20>		
sub	sp, fp, #0		
pop	{fp}		; (ldr fp, [sp], #4)
bx	lr		
push	{fp}		; (str fp, [sp, #-4]!)
add	fp, sp, #0		
sub	sp, sp, #36	; 0x24	
str	r0, [fp, #-24]	; 0xffffffe8	
str	r1, [fp, #-28]	; 0xffffffe4	
str	r2, [fp, #-32]	; 0xffffffe0	
mov	r3, #0		
str	r3, [fp, #-8]		
b	1006ec <multi_matrix+0x10c>		
mov	r3, #0		
str	r3, [fp, #-12]		
b	1006d4 <multi_matrix+0xf4>		
mov	r3, #0		
str	r3, [fp, #-20]	; 0xffffffec	
mov	r3, #0		
str	r3, [fp, #-16]		
b	100690 <multi_matrix+0xb0>		
ldr	r2, [fp, #-8]		
mov	r3, r2		
lsl	r3, r3, #2		
add	r3, r3, r2		
lsl	r3, r3, #4		
mov	r2, r3		
ldr	r3, [fp, #-24]	; 0xffffffe8	
add	r3, r3, r2		
ldr	r2, [fp, #-16]		
ldr	r1, [r3, r2, lsl #2]		
ldr	r2, [fp, #-16]		
mov	r3, r2		
lsl	r3, r3, #2		
add	r3, r3, r2		
lsl	r3, r3, #4		
mov	r2, r3		
ldr	r3, [fp, #-28]	; 0xffffffe4	
add	r3, r3, r2		
ldr	r2, [fp, #-12]		
ldr	r3, [r3, r2, lsl #2]		
mul	r2, r3, r1		
ldr	r3, [fp, #-20]	; 0xffffffec	
add	r3, r2, r3		
str	r3, [fp, #-20]	; 0xffffffec	
ldr	r3, [fp, #-16]		
add	r3, r3, #1		
str	r3, [fp, #-16]		
ldr	r3, [fp, #-16]		
cmp	r3, #19		
ble	100624 <multi_matrix+0x44>		
ldr	r2, [fp, #-8]		
mov	r3, r2		
lsl	r3, r3, #2		
add	r3, r3, r2		
lsl	r3, r3, #4		
mov	r2, r3		
ldr	r3, [fp, #-32]	; 0xffffffe0	
add	r3, r3, r2		
ldr	r1, [fp, #-20]	; 0xffffffec	
ldr	r2, [fp, #-12]		
str	r1, [r3, r2, lsl #2]		
ldr	r3, [fp, #-12]		
add	r3, r3, #1		
str	r3, [fp, #-12]		
ldr	r3, [fp, #-12]		
cmp	r3, #19		
ble	100610 <multi_matrix+0x30>		
ldr	r3, [fp, #-8]		
add	r3, r3, #1		
str	r3, [fp, #-8]		
ldr	r3, [fp, #-8]		
cmp	r3, #19		
ble	100604 <multi_matrix+0x24>		
sub	sp, fp, #0		
pop	{fp}		; (ldr fp, [sp], #4)
bx	lr		
push	{fp, lr}		
add	fp, sp, #4		
sub	sp, sp, #16		
str	r0, [fp, #-16]		
mov	r3, #0		
str	r3, [fp, #-8]		
b	10078c <print_matrix+0x88>		
mov	r3, #0		
str	r3, [fp, #-12]		
b	100774 <print_matrix+0x70>		
ldr	r2, [fp, #-8]		
mov	r3, r2		
lsl	r3, r3, #2		
add	r3, r3, r2		
lsl	r3, r3, #4		
mov	r2, r3		
ldr	r3, [fp, #-16]		
add	r3, r3, r2		
ldr	r2, [fp, #-12]		
ldr	r3, [r3, r2, lsl #2]		
movw	r0, #44384	; 0xad60	
movt	r0, #16		
ldr	r1, [fp, #-8]		
ldr	r2, [fp, #-12]		
bl	101854 <printf>		
ldr	r3, [fp, #-12]		
add	r3, r3, #1		
str	r3, [fp, #-12]		
ldr	r3, [fp, #-12]		
cmp	r3, #19		
ble	10072c <print_matrix+0x28>		
ldr	r3, [fp, #-8]		
add	r3, r3, #1		
str	r3, [fp, #-8]		
ldr	r3, [fp, #-8]		
cmp	r3, #19		
ble	100720 <print_matrix+0x1c>		
sub	sp, fp, #4		
pop	{fp, pc}		
push	{fp, lr}		
add	fp, sp, #4		
bl	100874 <init_platform>		
movw	r3, #44876	; 0xaf4c	
movt	r3, #16		
ldr	r3, [r3]		
mov	r0, r3		
mov	r1, #2		
bl	10054c <init_matrix>		
movw	r3, #44880	; 0xaf50	
movt	r3, #16		
ldr	r3, [r3]		
mov	r0, r3		
mov	r1, #1		
bl	10054c <init_matrix>		
movw	r3, #44884	; 0xaf54	
movt	r3, #16		
ldr	r3, [r3]		
mov	r0, r3		
mov	r1, #0		
bl	10054c <init_matrix>		
movw	r3, #44876	; 0xaf4c	
movt	r3, #16		
ldr	r1, [r3]		
movw	r3, #44880	; 0xaf50	
movt	r3, #16		
ldr	r2, [r3]		
movw	r3, #44884	; 0xaf54	
movt	r3, #16		
ldr	r3, [r3]		
mov	r0, r1		
mov	r1, r2		
mov	r2, r3		
bl	1005e0 <multi_matrix>		
bl	100888 <cleanup_platform>		
mov	r3, #0		
mov	r0, r3		
pop	{fp, pc}		
push	{fp}		; (str fp, [sp, #-4]!)
add	fp, sp, #0		
sub	sp, fp, #0		
pop	{fp}		; (ldr fp, [sp], #4)
bx	lr		
push	{fp, lr}		
add	fp, sp, #4		
bl	1010a4 <Xil_DCacheDisable>		
bl	1010c0 <Xil_ICacheDisable>		
pop	{fp, pc}		
push	{fp}		; (str fp, [sp, #-4]!)
add	fp, sp, #0		
sub	sp, fp, #0		
pop	{fp}		; (ldr fp, [sp], #4)
bx	lr		
push	{fp, lr}		
add	fp, sp, #4		
bl	100838 <enable_caches>		
bl	100860 <init_uart>		
pop	{fp, pc}		
push	{fp, lr}		
add	fp, sp, #4		
bl	10084c <disable_caches>		
pop	{fp, pc}		
movw	r3, #44888	; 0xaf58	
movt	r3, #16		
ldr	r2, [r3, #48]	; 0x30	
ldr	r0, [r3, #52]	; 0x34	
bx	r2		
movw	r3, #44888	; 0xaf58	
movt	r3, #16		
ldr	r2, [r3, #40]	; 0x28	
ldr	r0, [r3, #44]	; 0x2c	
bx	r2		
movw	r3, #44888	; 0xaf58	
movt	r3, #16		
ldr	r2, [r3, #16]		
ldr	r0, [r3, #20]		
bx	r2		
movw	r3, #44888	; 0xaf58	
movt	r3, #16		
ldr	r2, [r3, #32]		
ldr	r0, [r3, #36]	; 0x24	
bx	r2		
movw	r3, #44888	; 0xaf58	
movt	r3, #16		
ldr	r2, [r3, #24]		
ldr	r0, [r3, #28]		
bx	r2		
andseq	r0, r1, r4, lsl r0		
andseq	r0, r1, r4, lsl r0		
andseq	r0, r1, r4, lsl r0		
andseq	r1, r1, r4, asr r3		
andseq	r5, r1, r0, ror #6		
bl	1014e4 <__cpu_init>		
mov	r0, #0		
ldr	r1, [pc, #-36]	; 1008fc <PrefetchAbortInterrupt+0x14>	
ldr	r2, [pc, #-36]	; 100900 <PrefetchAbortInterrupt+0x18>	
cmp	r1, r2		
bge	100930 <_start+0x20>		
str	r0, [r1], #4		
b	100920 <_start+0x10>		
ldr	r1, [pc, #-52]	; 100904 <PrefetchAbortInterrupt+0x1c>	
ldr	r2, [pc, #-52]	; 100908 <PrefetchAbortInterrupt+0x20>	
cmp	r1, r2		
bge	100948 <_start+0x38>		
str	r0, [r1], #4		
b	100938 <_start+0x28>		
ldr	sp, [pc, #-68]	; 10090c <PrefetchAbortInterrupt+0x24>	
mov	r0, #0		
mov	r1, #0		
bl	101444 <XTime_SetTime>		
bl	1017a8 <__libc_init_array>		
mov	r0, #0		
mov	r1, #0		
bl	1007a0 <main>		
bl	101768 <__libc_fini_array>		
bl	101734 <exit>		
b	100970 <_start+0x60>		
push	{r3, r4, r5, lr}		
mov	r4, r0		
mrs	r5, CPSR		
orr	r3, r5, #192	; 0xc0	
msr	CPSR_fc, r3		
movw	r0, #10096	; 0x2770	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
dsb	sy		
mov	r3, #0		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r4, r4, #31		
mcr	15, 0, r4, cr7, cr6, {1}		
dsb	sy		
msr	CPSR_fc, r5		
pop	{r3, r4, r5, pc}		
mrs	r2, CPSR		
orr	r3, r2, #192	; 0xc0	
msr	CPSR_fc, r3		
cmp	r1, #0		
beq	1009fc <Xil_DCacheFlushRange+0x44>		
add	r1, r1, r0		
bic	r0, r0, #31		
cmp	r1, r0		
bls	1009fc <Xil_DCacheFlushRange+0x44>		
mov	r3, #8192	; 0x2000	
movt	r3, #63728	; 0xf8f0	
mcr	15, 0, r0, cr7, cr14, {1}		
str	r0, [r3, #2032]	; 0x7f0	
dsb	sy		
add	r0, r0, #32		
cmp	r1, r0		
bhi	1009e4 <Xil_DCacheFlushRange+0x2c>		
dsb	sy		
msr	CPSR_fc, r2		
bx	lr		
push	{r4, lr}		
mov	r1, r0		
mrs	r4, CPSR		
orr	r3, r4, #192	; 0xc0	
msr	CPSR_fc, r3		
mov	r3, #0		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r3, r0, #31		
mcr	15, 0, r3, cr7, cr10, {1}		
dsb	sy		
movw	r0, #10160	; 0x27b0	
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
dsb	sy		
msr	CPSR_fc, r4		
pop	{r4, pc}		
push	{r3, r4, r5, lr}		
mov	r4, r0		
mrs	r5, CPSR		
orr	r3, r5, #192	; 0xc0	
msr	CPSR_fc, r3		
movw	r0, #10096	; 0x2770	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
dsb	sy		
mov	r3, #1		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r4, r4, #31		
mcr	15, 0, r4, cr7, cr5, {1}		
dsb	sy		
msr	CPSR_fc, r5		
pop	{r3, r4, r5, pc}		
mrs	r2, CPSR		
orr	r3, r2, #192	; 0xc0	
msr	CPSR_fc, r3		
cmp	r1, #0		
beq	100ad8 <Xil_ICacheInvalidateRange+0x4c>		
add	r1, r1, r0		
mov	r3, #1		
bic	r0, r0, #31		
mcr	15, 2, r3, cr0, cr0, {0}		
cmp	r1, r0		
bls	100ad8 <Xil_ICacheInvalidateRange+0x4c>		
mov	r3, #8192	; 0x2000	
movt	r3, #63728	; 0xf8f0	
str	r0, [r3, #1904]	; 0x770	
dsb	sy		
mcr	15, 0, r0, cr7, cr5, {1}		
add	r0, r0, #32		
cmp	r1, r0		
bhi	100ac0 <Xil_ICacheInvalidateRange+0x34>		
dsb	sy		
msr	CPSR_fc, r2		
bx	lr		
push	{r3, r4, r5, r6, r7, lr}		
mrs	r6, CPSR		
orr	r3, r6, #192	; 0xc0	
msr	CPSR_fc, r3		
movw	r0, #13152	; 0x3360	
movw	r1, #21344	; 0x5360	
movt	r0, #17		
movt	r1, #17		
rsb	r1, r0, r1		
mov	r7, #0		
bl	1009b8 <Xil_DCacheFlushRange>		
mcr	15, 2, r7, cr0, cr0, {0}		
mrc	15, 1, r4, cr0, cr0, {0}		
ubfx	r0, r4, #13, #9		
ubfx	r5, r4, #3, #7		
add	r0, r0, #1		
add	r5, r5, #1		
lsl	r0, r0, #7		
mov	r1, r5		
bl	101524 <__aeabi_uidiv>		
and	r3, r4, #7		
add	r3, r3, #4		
mov	r1, #1		
lsl	r1, r1, r3		
mov	r4, r7		
lsr	r0, r0, r3		
cmp	r0, #0		
lsl	lr, r4, #30		
movne	r3, #0		
movne	r2, r3		
beq	100b78 <Xil_L1DCacheInvalidate+0x94>		
orr	ip, r2, lr		
mcr	15, 0, ip, cr7, cr6, {2}		
add	r3, r3, #1		
add	r2, r2, r1		
cmp	r3, r0		
bne	100b60 <Xil_L1DCacheInvalidate+0x7c>		
add	r4, r4, #1		
cmp	r5, r4		
bne	100b4c <Xil_L1DCacheInvalidate+0x68>		
dsb	sy		
msr	CPSR_fc, r6		
pop	{r3, r4, r5, r6, r7, pc}		
push	{r4, lr}		
mrc	15, 0, r4, cr1, cr0, {0}		
tst	r4, #4		
popne	{r4, pc}		
bl	100ae4 <Xil_L1DCacheInvalidate>		
orr	r4, r4, #4		
mcr	15, 0, r4, cr1, cr0, {0}		
pop	{r4, pc}		
mov	r3, #0		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r0, r0, #31		
mcr	15, 0, r0, cr7, cr6, {1}		
dsb	sy		
bx	lr		
mrs	r3, CPSR		
orr	r2, r3, #192	; 0xc0	
msr	CPSR_fc, r2		
cmp	r1, #0		
beq	100c04 <Xil_L1DCacheInvalidateRange+0x3c>		
add	r1, r1, r0		
mov	r2, #0		
bic	r0, r0, #31		
mcr	15, 2, r2, cr0, cr0, {0}		
cmp	r1, r0		
bls	100c04 <Xil_L1DCacheInvalidateRange+0x3c>		
mcr	15, 0, r0, cr7, cr6, {1}		
add	r0, r0, #32		
cmp	r1, r0		
bhi	100bf4 <Xil_L1DCacheInvalidateRange+0x2c>		
dsb	sy		
msr	CPSR_fc, r3		
bx	lr		
push	{r3, r4, r5, r6, r7, lr}		
mrs	r6, CPSR		
orr	r3, r6, #192	; 0xc0	
msr	CPSR_fc, r3		
mov	r7, #0		
mcr	15, 2, r7, cr0, cr0, {0}		
mrc	15, 1, r4, cr0, cr0, {0}		
ubfx	r0, r4, #13, #9		
ubfx	r5, r4, #3, #7		
add	r0, r0, #1		
add	r5, r5, #1		
lsl	r0, r0, #7		
mov	r1, r5		
bl	101524 <__aeabi_uidiv>		
and	r3, r4, #7		
add	r3, r3, #4		
mov	r1, #1		
lsl	r1, r1, r3		
mov	r4, r7		
lsr	r0, r0, r3		
cmp	r0, #0		
lsl	lr, r4, #30		
movne	r3, #0		
movne	r2, r3		
beq	100c8c <Xil_L1DCacheFlush+0x7c>		
orr	ip, r2, lr		
mcr	15, 0, ip, cr7, cr14, {2}		
add	r3, r3, #1		
add	r2, r2, r1		
cmp	r3, r0		
bne	100c74 <Xil_L1DCacheFlush+0x64>		
add	r4, r4, #1		
cmp	r5, r4		
bne	100c60 <Xil_L1DCacheFlush+0x50>		
dsb	sy		
msr	CPSR_fc, r6		
pop	{r3, r4, r5, r6, r7, pc}		
push	{r3, lr}		
bl	100c10 <Xil_L1DCacheFlush>		
mrc	15, 0, r3, cr1, cr0, {0}		
bic	r3, r3, #4		
mcr	15, 0, r3, cr1, cr0, {0}		
pop	{r3, pc}		
mov	r3, #0		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r0, r0, #31		
mcr	15, 0, r0, cr7, cr14, {1}		
dsb	sy		
bx	lr		
mrs	r3, CPSR		
orr	r2, r3, #192	; 0xc0	
msr	CPSR_fc, r2		
cmp	r1, #0		
beq	100d10 <Xil_L1DCacheFlushRange+0x3c>		
add	r1, r1, r0		
mov	r2, #0		
bic	r0, r0, #31		
mcr	15, 2, r2, cr0, cr0, {0}		
cmp	r1, r0		
bls	100d10 <Xil_L1DCacheFlushRange+0x3c>		
mcr	15, 0, r0, cr7, cr14, {1}		
add	r0, r0, #32		
cmp	r1, r0		
bhi	100d00 <Xil_L1DCacheFlushRange+0x2c>		
dsb	sy		
msr	CPSR_fc, r3		
bx	lr		
mov	r3, #0		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r0, r0, #31		
mcr	15, 0, r0, cr7, cr10, {1}		
dsb	sy		
bx	lr		
mrc	15, 0, r3, cr1, cr0, {0}		
ands	r2, r3, #4096	; 0x1000	
bxne	lr		
mcr	15, 0, r2, cr7, cr5, {0}		
orr	r3, r3, #4096	; 0x1000	
mcr	15, 0, r3, cr1, cr0, {0}		
bx	lr		
dsb	sy		
mov	r3, #0		
mcr	15, 0, r3, cr7, cr5, {0}		
mrc	15, 0, r3, cr1, cr0, {0}		
bic	r3, r3, #4096	; 0x1000	
mcr	15, 0, r3, cr1, cr0, {0}		
bx	lr		
mov	r3, #1		
mcr	15, 2, r3, cr0, cr0, {0}		
mov	r3, #0		
mcr	15, 0, r3, cr7, cr5, {0}		
dsb	sy		
bx	lr		
mov	r3, #1		
mcr	15, 2, r3, cr0, cr0, {0}		
bic	r0, r0, #31		
mcr	15, 0, r0, cr7, cr5, {1}		
dsb	sy		
bx	lr		
mrs	r3, CPSR		
orr	r2, r3, #192	; 0xc0	
msr	CPSR_fc, r2		
cmp	r1, #0		
beq	100dd8 <Xil_L1ICacheInvalidateRange+0x3c>		
add	r1, r1, r0		
mov	r2, #1		
bic	r0, r0, #31		
mcr	15, 2, r2, cr0, cr0, {0}		
cmp	r1, r0		
bls	100dd8 <Xil_L1ICacheInvalidateRange+0x3c>		
mcr	15, 0, r0, cr7, cr5, {1}		
add	r0, r0, #32		
cmp	r1, r0		
bhi	100dc8 <Xil_L1ICacheInvalidateRange+0x2c>		
dsb	sy		
msr	CPSR_fc, r3		
bx	lr		
movw	r0, #10108	; 0x277c	
movw	r1, #65535	; 0xffff	
push	{r3, lr}		
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
movw	r0, #10108	; 0x277c	
movt	r0, #63728	; 0xf8f0	
bl	101394 <Xil_In32>		
uxth	r1, r0		
cmp	r1, #0		
bne	100df8 <Xil_L2CacheInvalidate+0x14>		
mov	r0, #10048	; 0x2740	
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
dsb	sy		
pop	{r3, pc}		
push	{r4, lr}		
mrs	r4, CPSR		
orr	r3, r4, #192	; 0xc0	
msr	CPSR_fc, r3		
bl	100de4 <Xil_L2CacheInvalidate>		
bl	100ae4 <Xil_L1DCacheInvalidate>		
msr	CPSR_fc, r4		
pop	{r4, pc}		
push	{r4, lr}		
mrs	r4, CPSR		
orr	r3, r4, #192	; 0xc0	
msr	CPSR_fc, r3		
bl	100de4 <Xil_L2CacheInvalidate>		
mov	r3, #1		
mcr	15, 2, r3, cr0, cr0, {0}		
mov	r3, #0		
mcr	15, 0, r3, cr7, cr5, {0}		
dsb	sy		
msr	CPSR_fc, r4		
pop	{r4, pc}		
mov	r0, #8448	; 0x2100	
push	{r4, lr}		
movt	r0, #63728	; 0xf8f0	
bl	101394 <Xil_In32>		
ands	r4, r0, #1		
popne	{r4, pc}		
movw	r0, #8452	; 0x2104	
movt	r0, #63728	; 0xf8f0	
bl	101394 <Xil_In32>		
bic	r1, r0, #917504	; 0xe0000	
movw	r0, #8452	; 0x2104	
orr	r1, r1, #1912602624	; 0x72000000	
movt	r0, #63728	; 0xf8f0	
orr	r1, r1, #3538944	; 0x360000	
bl	1013ac <Xil_Out32>		
movw	r0, #8456	; 0x2108	
movt	r0, #63728	; 0xf8f0	
movw	r1, #273	; 0x111	
bl	1013ac <Xil_Out32>		
movw	r0, #8460	; 0x210c	
movw	r1, #289	; 0x121	
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
movw	r0, #8732	; 0x221c	
movt	r0, #63728	; 0xf8f0	
bl	101394 <Xil_In32>		
mov	r1, r0		
movw	r0, #8736	; 0x2220	
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
bl	100de4 <Xil_L2CacheInvalidate>		
mov	r0, #8448	; 0x2100	
movt	r0, #63728	; 0xf8f0	
bl	101394 <Xil_In32>		
orr	r1, r0, #1		
mov	r0, #8448	; 0x2100	
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
mov	r0, #10048	; 0x2740	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
dsb	sy		
pop	{r4, pc}		
push	{r3, lr}		
bl	100b90 <Xil_L1DCacheEnable>		
pop	{r3, lr}		
b	100e74 <Xil_L2CacheEnable>		
mrc	15, 0, r3, cr1, cr0, {0}		
ands	r2, r3, #4096	; 0x1000	
bne	100f4c <Xil_ICacheEnable+0x18>		
mcr	15, 0, r2, cr7, cr5, {0}		
orr	r3, r3, #4096	; 0x1000	
mcr	15, 0, r3, cr1, cr0, {0}		
b	100e74 <Xil_L2CacheEnable>		
mov	r1, r0		
movw	r0, #10096	; 0x2770	
push	{r3, lr}		
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
dsb	sy		
pop	{r3, pc}		
push	{r4, r5, r6, lr}		
mrs	r6, CPSR		
orr	r3, r6, #192	; 0xc0	
msr	CPSR_fc, r3		
cmp	r1, #0		
bne	100f90 <Xil_L2CacheInvalidateRange+0x24>		
dsb	sy		
msr	CPSR_fc, r6		
pop	{r4, r5, r6, pc}		
mov	r4, r0		
mov	r0, #12096	; 0x2f40	
add	r5, r1, r4		
movt	r0, #63728	; 0xf8f0	
mov	r1, #3		
bic	r4, r4, #31		
bl	1013ac <Xil_Out32>		
cmp	r5, r4		
movhi	r3, #8192	; 0x2000	
movthi	r3, #63728	; 0xf8f0	
bls	100fcc <Xil_L2CacheInvalidateRange+0x60>		
str	r4, [r3, #1904]	; 0x770	
add	r4, r4, #32		
cmp	r5, r4		
bhi	100fbc <Xil_L2CacheInvalidateRange+0x50>		
mov	r0, #12096	; 0x2f40	
mov	r1, #0		
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
b	100f84 <Xil_L2CacheInvalidateRange+0x18>		
mov	r0, #12096	; 0x2f40	
mov	r1, #3		
movt	r0, #63728	; 0xf8f0	
push	{r4, lr}		
bl	1013ac <Xil_Out32>		
movw	r0, #10236	; 0x27fc	
movt	r0, #63728	; 0xf8f0	
movw	r1, #65535	; 0xffff	
bl	1013ac <Xil_Out32>		
movw	r0, #10236	; 0x27fc	
movt	r0, #63728	; 0xf8f0	
bl	101394 <Xil_In32>		
uxth	r4, r0		
cmp	r4, #0		
bne	101004 <Xil_L2CacheFlush+0x24>		
mov	r0, #10048	; 0x2740	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
mov	r0, #12096	; 0x2f40	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
dsb	sy		
pop	{r4, pc}		
push	{r4, lr}		
mrs	r4, CPSR		
orr	r3, r4, #192	; 0xc0	
msr	CPSR_fc, r3		
bl	100c10 <Xil_L1DCacheFlush>		
bl	100fe0 <Xil_L2CacheFlush>		
msr	CPSR_fc, r4		
pop	{r4, pc}		
mov	r0, #8448	; 0x2100	
push	{r3, lr}		
movt	r0, #63728	; 0xf8f0	
bl	101394 <Xil_In32>		
tst	r0, #1		
popeq	{r3, pc}		
bl	100fe0 <Xil_L2CacheFlush>		
mov	r0, #8448	; 0x2100	
movt	r0, #63728	; 0xf8f0	
bl	101394 <Xil_In32>		
bic	r1, r0, #1		
mov	r0, #8448	; 0x2100	
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
dsb	sy		
pop	{r3, pc}		
push	{r3, lr}		
bl	101064 <Xil_L2CacheDisable>		
bl	100c10 <Xil_L1DCacheFlush>		
mrc	15, 0, r3, cr1, cr0, {0}		
bic	r3, r3, #4		
mcr	15, 0, r3, cr1, cr0, {0}		
pop	{r3, pc}		
push	{r3, lr}		
bl	101064 <Xil_L2CacheDisable>		
dsb	sy		
mov	r3, #0		
mcr	15, 0, r3, cr7, cr5, {0}		
mrc	15, 0, r3, cr1, cr0, {0}		
bic	r3, r3, #4096	; 0x1000	
mcr	15, 0, r3, cr1, cr0, {0}		
pop	{r3, pc}		
push	{r4, lr}		
mov	r4, r0		
movw	r0, #10160	; 0x27b0	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
movw	r0, #10096	; 0x2770	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
dsb	sy		
pop	{r4, pc}		
push	{r4, r5, r6, r7, r8, lr}		
mrs	r6, CPSR		
orr	r3, r6, #192	; 0xc0	
msr	CPSR_fc, r3		
cmp	r1, #0		
beq	101174 <Xil_DCacheInvalidateRange+0x60>		
mov	r4, r0		
add	r5, r0, r1		
mov	r7, #0		
mcr	15, 2, r7, cr0, cr0, {0}		
tst	r0, #31		
bne	1011d0 <Xil_DCacheInvalidateRange+0xbc>		
tst	r5, #31		
bne	101180 <Xil_DCacheInvalidateRange+0x6c>		
cmp	r4, r5		
bcs	101174 <Xil_DCacheInvalidateRange+0x60>		
mov	r3, #8192	; 0x2000	
movt	r3, #63728	; 0xf8f0	
str	r4, [r3, #1904]	; 0x770	
dsb	sy		
mcr	15, 0, r4, cr7, cr6, {1}		
add	r4, r4, #32		
cmp	r4, r5		
bcc	10115c <Xil_DCacheInvalidateRange+0x48>		
dsb	sy		
msr	CPSR_fc, r6		
pop	{r4, r5, r6, r7, r8, pc}		
bic	r5, r5, #31		
mov	r7, #0		
mcr	15, 2, r7, cr0, cr0, {0}		
mcr	15, 0, r5, cr7, cr14, {1}		
dsb	sy		
mov	r0, #12096	; 0x2f40	
mov	r1, #3		
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
mov	r0, r5		
bl	1010e4 <Xil_L2CacheFlushLine>		
mov	r0, #12096	; 0x2f40	
mov	r1, r7		
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
mov	r0, #10048	; 0x2740	
mov	r1, r7		
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
b	10114c <Xil_DCacheInvalidateRange+0x38>		
bic	r8, r0, #31		
mcr	15, 2, r7, cr0, cr0, {0}		
mcr	15, 0, r8, cr7, cr14, {1}		
dsb	sy		
mov	r0, #12096	; 0x2f40	
mov	r1, #3		
movt	r0, #63728	; 0xf8f0	
add	r4, r8, #32		
bl	1013ac <Xil_Out32>		
mov	r0, r8		
bl	1010e4 <Xil_L2CacheFlushLine>		
mov	r0, #12096	; 0x2f40	
mov	r1, r7		
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
mov	r0, #10048	; 0x2740	
mov	r1, r7		
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
tst	r5, #31		
beq	10114c <Xil_DCacheInvalidateRange+0x38>		
b	101180 <Xil_DCacheInvalidateRange+0x6c>		
push	{r3, r4, r5, r6, r7, lr}		
mov	r7, r0		
mrs	r6, CPSR		
orr	r3, r6, #192	; 0xc0	
msr	CPSR_fc, r3		
mov	r4, #0		
mcr	15, 2, r4, cr0, cr0, {0}		
bic	r3, r0, #31		
mcr	15, 0, r3, cr7, cr14, {1}		
dsb	sy		
mov	r5, #12096	; 0x2f40	
mov	r1, #3		
movt	r5, #63728	; 0xf8f0	
mov	r0, r5		
bl	1013ac <Xil_Out32>		
mov	r0, r7		
bl	1010e4 <Xil_L2CacheFlushLine>		
mov	r0, r5		
mov	r1, r4		
bl	1013ac <Xil_Out32>		
mov	r0, #10048	; 0x2740	
mov	r1, r4		
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
msr	CPSR_fc, r6		
pop	{r3, r4, r5, r6, r7, pc}		
push	{r3, r4, r5, r6, r7, lr}		
mrs	r7, CPSR		
orr	r3, r7, #192	; 0xc0	
msr	CPSR_fc, r3		
cmp	r1, #0		
bne	1012b4 <Xil_L2CacheFlushRange+0x24>		
dsb	sy		
msr	CPSR_fc, r7		
pop	{r3, r4, r5, r6, r7, pc}		
mov	r4, r0		
mov	r0, #12096	; 0x2f40	
add	r5, r1, r4		
movt	r0, #63728	; 0xf8f0	
bic	r4, r4, #31		
mov	r1, #3		
bl	1013ac <Xil_Out32>		
cmp	r5, r4		
movhi	r6, #8192	; 0x2000	
movthi	r6, #63728	; 0xf8f0	
bls	101300 <Xil_L2CacheFlushRange+0x70>		
mov	r0, #10048	; 0x2740	
str	r4, [r6, #2032]	; 0x7f0	
movt	r0, #63728	; 0xf8f0	
add	r4, r4, #32		
mov	r1, #0		
bl	1013ac <Xil_Out32>		
cmp	r5, r4		
bhi	1012e0 <Xil_L2CacheFlushRange+0x50>		
mov	r0, #12096	; 0x2f40	
mov	r1, #0		
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
b	1012a8 <Xil_L2CacheFlushRange+0x18>		
mov	r1, r0		
movw	r0, #10160	; 0x27b0	
push	{r3, lr}		
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
dsb	sy		
pop	{r3, pc}		
b	101330 <Xil_ExceptionNullHandler>		
mrc	15, 0, r3, cr5, cr0, {0}		
b	101338 <Xil_DataAbortHandler+0x4>		
mrc	15, 0, r3, cr5, cr0, {1}		
b	101340 <Xil_PrefetchAbortHandler+0x4>		
bx	lr		
movw	r3, #44888	; 0xaf58	
movt	r3, #16		
add	ip, r3, r0, lsl #3		
str	r1, [r3, r0, lsl #3]		
str	r2, [ip, #4]		
bx	lr		
movw	r3, #44888	; 0xaf58	
movw	r2, #4912	; 0x1330	
movt	r3, #16		
add	r1, r3, r0, lsl #3		
mov	ip, #0		
movt	r2, #16		
str	ip, [r1, #4]		
str	r2, [r3, r0, lsl #3]		
bx	lr		
ldrb	r0, [r0]		
bx	lr		
ldrh	r0, [r0]		
bx	lr		
ldr	r0, [r0]		
bx	lr		
strb	r1, [r0]		
bx	lr		
strh	r1, [r0]		
bx	lr		
str	r1, [r0]		
bx	lr		
ldrh	r0, [r0]		
rev16	r0, r0		
uxth	r0, r0		
bx	lr		
ldr	r3, [r0]		
uxth	r0, r3		
lsr	r3, r3, #16		
rev16	r3, r3		
lsr	r2, r0, #8		
orr	r0, r2, r0, lsl #8		
uxth	r3, r3		
orr	r0, r3, r0, lsl #16		
bx	lr		
rev16	r1, r1		
strh	r1, [r0]		
bx	lr		
uxth	r2, r1		
lsr	r1, r1, #16		
rev16	r1, r1		
lsr	r3, r2, #8		
orr	r3, r3, r2, lsl #8		
uxth	r1, r1		
orr	r1, r1, r3, lsl #16		
str	r1, [r0]		
bx	lr		
rev16	r0, r0		
uxth	r0, r0		
bx	lr		
uxth	r2, r0		
lsr	r0, r0, #16		
rev16	r0, r0		
lsr	r3, r2, #8		
orr	r3, r3, r2, lsl #8		
uxth	r0, r0		
orr	r0, r0, r3, lsl #16		
bx	lr		
push	{r4, r5, r6, lr}		
mov	r4, #520	; 0x208	
movt	r4, #63728	; 0xf8f0	
mov	r6, r0		
mov	r5, r1		
mov	r0, r4		
mov	r1, #0		
bl	1013ac <Xil_Out32>		
mov	r0, #512	; 0x200	
mov	r1, r6		
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
mov	r0, #516	; 0x204	
mov	r1, r5		
movt	r0, #63728	; 0xf8f0	
bl	1013ac <Xil_Out32>		
mov	r0, r4		
mov	r1, #1		
pop	{r4, r5, r6, lr}		
b	1013ac <Xil_Out32>		
push	{r4, r5, r6, r7, r8, lr}		
mov	r8, r0		
mov	r0, #516	; 0x204	
movt	r0, #63728	; 0xf8f0	
bl	101394 <Xil_In32>		
mov	r4, r0		
mov	r0, #512	; 0x200	
movt	r0, #63728	; 0xf8f0	
bl	101394 <Xil_In32>		
mov	r5, r0		
mov	r0, #516	; 0x204	
movt	r0, #63728	; 0xf8f0	
bl	101394 <Xil_In32>		
cmp	r0, r4		
bne	10149c <XTime_GetTime+0x8>		
mov	r6, #0		
mov	r7, r0		
orr	r6, r6, r5		
strd	r6, [r8]		
pop	{r4, r5, r6, r7, r8, pc}		
mov	r0, #0		
mcr	15, 0, r0, cr5, cr0, {0}		
mcr	15, 0, r0, cr5, cr0, {1}		
mcr	15, 0, r0, cr6, cr0, {0}		
mcr	15, 0, r0, cr6, cr0, {2}		
mcr	15, 0, r0, cr9, cr13, {2}		
mcr	15, 0, r0, cr13, cr0, {2}		
mcr	15, 0, r0, cr13, cr0, {3}		
mcr	15, 5, r0, cr15, cr5, {2}		
mov	r2, #-2147483648	; 0x80000000	
mcr	15, 0, r2, cr9, cr12, {3}		
mov	r2, #13		
mcr	15, 0, r2, cr9, cr12, {0}		
mov	r2, #-2147483648	; 0x80000000	
mcr	15, 0, r2, cr9, cr12, {1}		
bx	lr		
subs	r2, r1, #1		
bxeq	lr		
bcc	101704 <__aeabi_uidiv+0x1e0>		
cmp	r0, r1		
bls	1016e8 <__aeabi_uidiv+0x1c4>		
tst	r1, r2		
beq	1016f4 <__aeabi_uidiv+0x1d0>		
clz	r3, r0		
clz	r2, r1		
sub	r3, r2, r3		
rsbs	r3, r3, #31		
addne	r3, r3, r3, lsl #1		
mov	r2, #0		
addne	pc, pc, r3, lsl #2		
nop	{0}		
cmp	r0, r1, lsl #31		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #31		
cmp	r0, r1, lsl #30		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #30		
cmp	r0, r1, lsl #29		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #29		
cmp	r0, r1, lsl #28		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #28		
cmp	r0, r1, lsl #27		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #27		
cmp	r0, r1, lsl #26		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #26		
cmp	r0, r1, lsl #25		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #25		
cmp	r0, r1, lsl #24		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #24		
cmp	r0, r1, lsl #23		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #23		
cmp	r0, r1, lsl #22		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #22		
cmp	r0, r1, lsl #21		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #21		
cmp	r0, r1, lsl #20		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #20		
cmp	r0, r1, lsl #19		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #19		
cmp	r0, r1, lsl #18		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #18		
cmp	r0, r1, lsl #17		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #17		
cmp	r0, r1, lsl #16		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #16		
cmp	r0, r1, lsl #15		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #15		
cmp	r0, r1, lsl #14		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #14		
cmp	r0, r1, lsl #13		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #13		
cmp	r0, r1, lsl #12		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #12		
cmp	r0, r1, lsl #11		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #11		
cmp	r0, r1, lsl #10		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #10		
cmp	r0, r1, lsl #9		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #9		
cmp	r0, r1, lsl #8		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #8		
cmp	r0, r1, lsl #7		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #7		
cmp	r0, r1, lsl #6		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #6		
cmp	r0, r1, lsl #5		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #5		
cmp	r0, r1, lsl #4		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #4		
cmp	r0, r1, lsl #3		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #3		
cmp	r0, r1, lsl #2		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #2		
cmp	r0, r1, lsl #1		
adc	r2, r2, r2		
subcs	r0, r0, r1, lsl #1		
cmp	r0, r1		
adc	r2, r2, r2		
subcs	r0, r0, r1		
mov	r0, r2		
bx	lr		
moveq	r0, #1		
movne	r0, #0		
bx	lr		
clz	r2, r1		
rsb	r2, r2, #31		
lsr	r0, r0, r2		
bx	lr		
cmp	r0, #0		
mvnne	r0, #0		
b	101730 <__aeabi_idiv0>		
cmp	r1, #0		
beq	101704 <__aeabi_uidiv+0x1e0>		
push	{r0, r1, lr}		
bl	101524 <__aeabi_uidiv>		
pop	{r1, r2, lr}		
mul	r3, r2, r0		
sub	r1, r1, r3		
bx	lr		
bx	lr		
push	{r3, lr}		
mov	r1, #0		
mov	r4, r0		
bl	103988 <__call_exitprocs>		
movw	r3, #44404	; 0xad74	
movt	r3, #16		
ldr	r0, [r3]		
ldr	r3, [r0, #60]	; 0x3c	
cmp	r3, #0		
beq	101760 <exit+0x2c>		
blx	r3		
mov	r0, r4		
bl	10a468 <_exit>		
push	{r3, r4, r5, lr}		
movw	r3, #20		
movw	r5, #16		
movt	r3, #17		
movt	r5, #17		
rsb	r3, r5, r3		
asrs	r4, r3, #2		
addne	r5, r3, r5		
beq	1017a0 <__libc_fini_array+0x38>		
sub	r4, r4, #1		
ldr	r3, [r5, #-4]!		
blx	r3		
cmp	r4, #0		
bne	10178c <__libc_fini_array+0x24>		
pop	{r3, r4, r5, lr}		
b	10ad44 <_fini>		
push	{r4, r5, r6, lr}		
movw	r6, #8		
movw	r5, #8		
movt	r6, #17		
movt	r5, #17		
rsb	r6, r5, r6		
asrs	r6, r6, #2		
movne	r4, #0		
beq	1017e0 <__libc_init_array+0x38>		
add	r4, r4, #1		
ldr	r3, [r5], #4		
blx	r3		
cmp	r6, r4		
bne	1017cc <__libc_init_array+0x24>		
movw	r6, #16		
movw	r5, #8		
movt	r6, #17		
movt	r5, #17		
rsb	r6, r5, r6		
bl	10ad2c <_init>		
asrs	r6, r6, #2		
beq	10181c <__libc_init_array+0x74>		
mov	r4, #0		
add	r4, r4, #1		
ldr	r3, [r5], #4		
blx	r3		
cmp	r6, r4		
bne	101804 <__libc_init_array+0x5c>		
pop	{r4, r5, r6, pc}		
pop	{r4, r5, r6, pc}		
push	{r1, r2, r3}		
push	{lr}		; (str lr, [sp, #-4]!)
sub	sp, sp, #8		
add	ip, sp, #16		
ldr	r1, [r0, #8]		
ldr	r2, [sp, #12]		
mov	r3, ip		
str	ip, [sp, #4]		
bl	101898 <_vfprintf_r>		
add	sp, sp, #8		
pop	{lr}		; (ldr lr, [sp], #4)
add	sp, sp, #12		
bx	lr		
push	{r0, r1, r2, r3}		
movw	r1, #44944	; 0xaf90	
movt	r1, #16		
push	{lr}		; (str lr, [sp, #-4]!)
sub	sp, sp, #12		
ldr	r0, [r1]		
add	ip, sp, #20		
ldr	r2, [sp, #16]		
mov	r3, ip		
str	ip, [sp, #4]		
ldr	r1, [r0, #8]		
bl	101898 <_vfprintf_r>		
add	sp, sp, #12		
pop	{lr}		; (ldr lr, [sp], #4)
add	sp, sp, #16		
bx	lr		
andeq	r0, r0, r0		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
mov	r4, r3		
vpush	{d8-d9}		
mov	fp, r1		
mov	r5, r0		
sub	sp, sp, #268	; 0x10c	
str	r2, [sp, #36]	; 0x24	
str	r0, [sp, #40]	; 0x28	
bl	105a54 <_localeconv_r>		
str	r4, [sp, #52]	; 0x34	
ldr	r3, [r0]		
mov	r0, r3		
str	r3, [sp, #84]	; 0x54	
blx	107b80 <strlen>		
cmp	r5, #0		
str	r0, [sp, #88]	; 0x58	
beq	1018e8 <_vfprintf_r+0x50>		
ldr	r3, [r5, #56]	; 0x38	
cmp	r3, #0		
beq	101c2c <_vfprintf_r+0x394>		
ldrh	r3, [fp, #12]		
uxth	r2, r3		
tst	r2, #8192	; 0x2000	
bne	101910 <_vfprintf_r+0x78>		
orr	r2, r3, #8192	; 0x2000	
ldr	r3, [fp, #100]	; 0x64	
strh	r2, [fp, #12]		
uxth	r2, r2		
bic	r3, r3, #8192	; 0x2000	
str	r3, [fp, #100]	; 0x64	
tst	r2, #8		
beq	101b80 <_vfprintf_r+0x2e8>		
ldr	r3, [fp, #16]		
cmp	r3, #0		
beq	101b80 <_vfprintf_r+0x2e8>		
and	r2, r2, #26		
cmp	r2, #10		
beq	101c00 <_vfprintf_r+0x368>		
vldr	d8, [pc, #952]	; 101cf0 <_vfprintf_r+0x458>	
add	r8, sp, #200	; 0xc8	
movw	r1, #44408	; 0xad78	
movw	r0, #26215	; 0x6667	
mov	r9, r8		
mov	r3, #0		
movt	r1, #16		
movt	r0, #26214	; 0x6666	
str	r3, [sp, #76]	; 0x4c	
str	r3, [sp, #92]	; 0x5c	
str	r3, [sp, #104]	; 0x68	
str	r3, [sp, #44]	; 0x2c	
str	r1, [sp, #80]	; 0x50	
str	r0, [sp, #108]	; 0x6c	
str	r3, [sp, #156]	; 0x9c	
str	r3, [sp, #152]	; 0x98	
str	r8, [sp, #148]	; 0x94	
ldr	r4, [sp, #36]	; 0x24	
ldrb	r3, [r4]		
cmp	r3, #37	; 0x25	
cmpne	r3, #0		
beq	101c38 <_vfprintf_r+0x3a0>		
ldrb	r3, [r4, #1]!		
cmp	r3, #37	; 0x25	
cmpne	r3, #0		
bne	101988 <_vfprintf_r+0xf0>		
ldr	r2, [sp, #36]	; 0x24	
subs	r5, r4, r2		
beq	1019dc <_vfprintf_r+0x144>		
ldr	r3, [sp, #152]	; 0x98	
str	r2, [r9]		
add	r3, r3, #1		
ldr	r2, [sp, #156]	; 0x9c	
cmp	r3, #7		
str	r5, [r9, #4]		
str	r3, [sp, #152]	; 0x98	
addle	r9, r9, #8		
add	r3, r2, r5		
str	r3, [sp, #156]	; 0x9c	
bgt	101ba8 <_vfprintf_r+0x310>		
ldr	r3, [sp, #44]	; 0x2c	
add	r3, r3, r5		
str	r3, [sp, #44]	; 0x2c	
ldrb	r3, [r4]		
cmp	r3, #0		
beq	101bc8 <_vfprintf_r+0x330>		
ldrb	r6, [r4, #1]		
mov	r3, #0		
add	r1, r4, #1		
mov	r2, r3		
strb	r3, [sp, #119]	; 0x77	
str	r3, [sp, #48]	; 0x30	
str	r3, [sp, #28]		
mvn	r7, #0		
add	r3, r1, #1		
sub	r1, r6, #32		
cmp	r1, #88	; 0x58	
ldrls	pc, [pc, r1, lsl #2]		
b	1023b8 <_vfprintf_r+0xb20>		
andseq	r1, r0, r8, lsr #31		
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x00101fbc	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x00101fd4	
		; <UNDEFINED> instruction: 0x00101ffc	
		; <UNDEFINED> instruction: 0x001023b8	
andseq	r1, r0, r0, lsl #29		
andseq	r2, r0, r4, ror #4		
		; <UNDEFINED> instruction: 0x001023b8	
andseq	r2, r0, ip		
andseq	r2, r0, r4, lsr #32		
andseq	r2, r0, r4, lsr #32		
andseq	r2, r0, r4, lsr #32		
andseq	r2, r0, r4, lsr #32		
andseq	r2, r0, r4, lsr #32		
andseq	r2, r0, r4, lsr #32		
andseq	r2, r0, r4, lsr #32		
andseq	r2, r0, r4, lsr #32		
andseq	r2, r0, r4, lsr #32		
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
andseq	r2, r0, ip, lsr #1		
andseq	r2, r0, r8, lsl #2		
		; <UNDEFINED> instruction: 0x001023b8	
andseq	r2, r0, r8, lsl #2		
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
mulseq	r0, r0, r1		
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
andseq	r2, r0, r8, lsr #5		
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
andseq	r2, r0, r4, ror r3		
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
andseq	r2, r0, ip, ror #5		
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
andseq	r2, r0, r0, lsr r3		
andseq	r2, r0, r8, lsr #3		
andseq	r2, r0, r8, lsl #2		
andseq	r2, r0, r8, lsl #2		
andseq	r2, r0, r8, lsl #2		
andseq	r2, r0, r8, ror #3		
andseq	r2, r0, r8, lsr #3		
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
andseq	r2, r0, r0, lsl #4		
		; <UNDEFINED> instruction: 0x001023b8	
andseq	r2, r0, ip, lsr #4		
mulseq	r0, r8, lr		
andseq	r2, r0, ip, asr #32		
mulseq	r0, r4, r0		
		; <UNDEFINED> instruction: 0x001023b8	
andseq	r1, r0, r8, asr #29		
		; <UNDEFINED> instruction: 0x001023b8	
andseq	r1, r0, r0, asr #24		
		; <UNDEFINED> instruction: 0x001023b8	
		; <UNDEFINED> instruction: 0x001023b8	
andseq	r1, r0, ip, lsr pc		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
bl	103830 <__swsetup_r>		
cmp	r0, #0		
ldrheq	r2, [fp, #12]		
beq	101924 <_vfprintf_r+0x8c>		
mvn	r0, #0		
add	sp, sp, #268	; 0x10c	
vpop	{d8-d9}		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
mov	r9, r8		
b	1019d0 <_vfprintf_r+0x138>		
ldr	r3, [sp, #156]	; 0x9c	
cmp	r3, #0		
beq	101be4 <_vfprintf_r+0x34c>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
ldrh	r3, [fp, #12]		
tst	r3, #64	; 0x40	
bne	101b98 <_vfprintf_r+0x300>		
ldr	r0, [sp, #44]	; 0x2c	
add	sp, sp, #268	; 0x10c	
vpop	{d8-d9}		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldrsh	r3, [fp, #14]		
cmp	r3, #0		
blt	101930 <_vfprintf_r+0x98>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
ldr	r2, [sp, #36]	; 0x24	
mov	r3, r4		
bl	103788 <__sbprintf>		
add	sp, sp, #268	; 0x10c	
vpop	{d8-d9}		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldr	r0, [sp, #40]	; 0x28	
bl	1054b0 <__sinit>		
b	1018e8 <_vfprintf_r+0x50>		
ldr	r4, [sp, #36]	; 0x24	
b	1019dc <_vfprintf_r+0x144>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
tst	r3, #32		
beq	102390 <_vfprintf_r+0xaf8>		
ldr	r3, [sp, #52]	; 0x34	
mov	r2, #1		
add	r3, r3, #7		
bic	r3, r3, #7		
add	r1, r3, #8		
str	r1, [sp, #52]	; 0x34	
ldrd	r4, [r3]		
mov	r3, #0		
str	r7, [sp, #68]	; 0x44	
mov	sl, r3		
strb	r3, [sp, #119]	; 0x77	
cmp	r7, #0		
ldrge	r3, [sp, #28]		
bicge	r3, r3, #128	; 0x80	
strge	r3, [sp, #28]		
orrs	r3, r4, r5		
movne	r3, #1		
moveq	r3, #0		
cmp	r7, #0		
orrne	r3, r3, #1		
cmp	r3, #0		
beq	1027dc <_vfprintf_r+0xf44>		
cmp	r2, #1		
beq	102b38 <_vfprintf_r+0x12a0>		
cmp	r2, #2		
mov	r2, r8		
bne	101cfc <_vfprintf_r+0x464>		
ldr	r1, [sp, #92]	; 0x5c	
and	r3, r4, #15		
lsr	r4, r4, #4		
orr	r4, r4, r5, lsl #28		
lsr	r5, r5, #4		
ldrb	r3, [r1, r3]		
orrs	r0, r4, r5		
strb	r3, [r2, #-1]!		
bne	101cc0 <_vfprintf_r+0x428>		
mov	r3, r2		
str	r2, [sp, #64]	; 0x40	
rsb	r5, r3, r8		
b	101d58 <_vfprintf_r+0x4c0>		
andseq	sl, r0, r8, lsl #27		
and	r3, r4, #7		
lsr	r4, r4, #3		
orr	r4, r4, r5, lsl #29		
lsr	r5, r5, #3		
orrs	r1, r4, r5		
add	r3, r3, #48	; 0x30	
strb	r3, [r2, #-1]!		
bne	101cfc <_vfprintf_r+0x464>		
ldr	r1, [sp, #28]		
str	r2, [sp, #64]	; 0x40	
tst	r1, #1		
moveq	r3, r2		
rsbeq	r5, r3, r8		
beq	101d58 <_vfprintf_r+0x4c0>		
cmp	r3, #48	; 0x30	
ldr	r3, [sp, #64]	; 0x40	
beq	101ce8 <_vfprintf_r+0x450>		
sub	r3, r3, #1		
str	r3, [sp, #64]	; 0x40	
mov	r1, r3		
rsb	r5, r1, r8		
mov	r3, #48	; 0x30	
strb	r3, [r2, #-1]		
cmp	r5, r7		
mov	r3, #0		
str	r3, [sp, #72]	; 0x48	
movge	r3, r5		
movlt	r3, r7		
str	r3, [sp, #32]		
cmp	sl, #0		
beq	101d84 <_vfprintf_r+0x4ec>		
ldr	r3, [sp, #32]		
add	r3, r3, #1		
str	r3, [sp, #32]		
ldr	r3, [sp, #28]		
ands	r3, r3, #2		
str	r3, [sp, #56]	; 0x38	
ldrne	r3, [sp, #32]		
addne	r3, r3, #2		
strne	r3, [sp, #32]		
ldr	r3, [sp, #28]		
ands	r3, r3, #132	; 0x84	
str	r3, [sp, #60]	; 0x3c	
bne	102418 <_vfprintf_r+0xb80>		
ldr	r3, [sp, #48]	; 0x30	
ldr	r2, [sp, #32]		
rsb	r4, r2, r3		
cmp	r4, #0		
ble	102418 <_vfprintf_r+0xb80>		
cmp	r4, #16		
ble	103408 <_vfprintf_r+0x1b70>		
movw	sl, #44408	; 0xad78	
str	r6, [sp, #96]	; 0x60	
str	r5, [sp, #100]	; 0x64	
movt	sl, #16		
ldr	r1, [sp, #156]	; 0x9c	
mov	r7, #16		
ldr	r2, [sp, #152]	; 0x98	
ldr	r5, [sp, #40]	; 0x28	
ldr	r6, [sp, #80]	; 0x50	
b	101dfc <_vfprintf_r+0x564>		
sub	r4, r4, #16		
cmp	r4, #16		
ble	101e4c <_vfprintf_r+0x5b4>		
add	r2, r2, #1		
add	r1, r1, #16		
cmp	r2, #7		
stm	r9, {r6, r7}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r1, [sp, #156]	; 0x9c	
ble	101df0 <_vfprintf_r+0x558>		
mov	r0, r5		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
sub	r4, r4, #16		
ldr	r1, [sp, #156]	; 0x9c	
cmp	r4, #16		
ldr	r2, [sp, #152]	; 0x98	
bgt	101dfc <_vfprintf_r+0x564>		
ldr	r6, [sp, #96]	; 0x60	
ldr	r5, [sp, #100]	; 0x64	
add	r2, r2, #1		
add	r3, r4, r1		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
str	sl, [r9]		
str	r4, [r9, #4]		
bgt	1023f8 <_vfprintf_r+0xb60>		
add	r9, r9, #8		
ldrb	sl, [sp, #119]	; 0x77	
b	10241c <_vfprintf_r+0xb84>		
mov	r1, r3		
ldr	r0, [sp, #28]		
ldrb	r6, [r3]		
orr	r0, r0, #4		
str	r0, [sp, #28]		
b	101a08 <_vfprintf_r+0x170>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
ands	r5, r3, #32		
beq	1022c4 <_vfprintf_r+0xa2c>		
ldr	r3, [sp, #52]	; 0x34	
mov	r2, #0		
add	r3, r3, #7		
bic	r3, r3, #7		
add	r1, r3, #8		
str	r1, [sp, #52]	; 0x34	
ldrd	r4, [r3]		
b	101c6c <_vfprintf_r+0x3d4>		
str	r3, [sp, #36]	; 0x24	
mov	r4, #0		
ldr	r3, [sp, #52]	; 0x34	
mov	r5, r7		
strb	r4, [sp, #119]	; 0x77	
add	r7, r3, #4		
ldr	r2, [r3]		
cmp	r2, r4		
str	r2, [sp, #64]	; 0x40	
beq	103480 <_vfprintf_r+0x1be8>		
cmp	r5, #0		
ldr	r0, [sp, #64]	; 0x40	
blt	1033e4 <_vfprintf_r+0x1b4c>		
mov	r1, r4		
mov	r2, r5		
blx	106370 <memchr>		
cmp	r0, #0		
beq	10357c <_vfprintf_r+0x1ce4>		
ldr	r3, [sp, #64]	; 0x40	
str	r4, [sp, #68]	; 0x44	
rsb	r3, r3, r0		
str	r7, [sp, #52]	; 0x34	
cmp	r3, r5		
str	r4, [sp, #72]	; 0x48	
ldrb	sl, [sp, #119]	; 0x77	
movlt	r5, r3		
bic	r3, r5, r5, asr #31		
str	r3, [sp, #32]		
b	101d70 <_vfprintf_r+0x4d8>		
str	r3, [sp, #36]	; 0x24	
movw	r3, #44808	; 0xaf08	
movt	r3, #16		
str	r3, [sp, #92]	; 0x5c	
ldr	r3, [sp, #28]		
strb	r2, [sp, #119]	; 0x77	
tst	r3, #32		
beq	10230c <_vfprintf_r+0xa74>		
ldr	r3, [sp, #52]	; 0x34	
add	r3, r3, #7		
bic	r3, r3, #7		
add	r2, r3, #8		
str	r2, [sp, #52]	; 0x34	
ldrd	r4, [r3]		
ldr	r3, [sp, #28]		
tst	r3, #1		
beq	102a50 <_vfprintf_r+0x11b8>		
orrs	r3, r4, r5		
beq	102a50 <_vfprintf_r+0x11b8>		
ldr	r3, [sp, #28]		
mov	r2, #2		
strb	r6, [sp, #121]	; 0x79	
orr	r3, r3, #2		
str	r3, [sp, #28]		
mov	r3, #48	; 0x30	
strb	r3, [sp, #120]	; 0x78	
b	101c6c <_vfprintf_r+0x3d4>		
cmp	r2, #0		
ldrb	r6, [r3]		
mov	r1, r3		
moveq	r2, #32		
b	101a08 <_vfprintf_r+0x170>		
ldr	r1, [sp, #28]		
orr	r1, r1, #1		
str	r1, [sp, #28]		
mov	r1, r3		
ldrb	r6, [r3]		
b	101a08 <_vfprintf_r+0x170>		
ldr	r1, [sp, #52]	; 0x34	
add	r1, r1, #4		
ldr	r0, [r1, #-4]		
cmp	r0, #0		
str	r0, [sp, #48]	; 0x30	
blt	1032c4 <_vfprintf_r+0x1a2c>		
str	r1, [sp, #52]	; 0x34	
mov	r1, r3		
ldrb	r6, [r3]		
b	101a08 <_vfprintf_r+0x170>		
ldrb	r6, [r3]		
mov	r1, r3		
mov	r2, #43	; 0x2b	
b	101a08 <_vfprintf_r+0x170>		
ldr	r1, [sp, #28]		
orr	r1, r1, #128	; 0x80	
str	r1, [sp, #28]		
mov	r1, r3		
ldrb	r6, [r3]		
b	101a08 <_vfprintf_r+0x170>		
sub	r0, r6, #48	; 0x30	
mov	r1, #0		
add	r1, r1, r1, lsl #2		
ldrb	r6, [r3], #1		
add	r1, r0, r1, lsl #1		
sub	r0, r6, #48	; 0x30	
cmp	r0, #9		
bls	10202c <_vfprintf_r+0x794>		
str	r1, [sp, #48]	; 0x30	
b	101a0c <_vfprintf_r+0x174>		
ldr	r2, [sp, #52]	; 0x34	
mov	r6, #120	; 0x78	
ldr	r1, [sp, #28]		
mov	r5, #0		
str	r3, [sp, #36]	; 0x24	
movw	r3, #44808	; 0xaf08	
ldr	r4, [r2]		
movt	r3, #16		
add	r2, r2, #4		
orr	r1, r1, #2		
str	r2, [sp, #52]	; 0x34	
mov	r2, #2		
str	r3, [sp, #92]	; 0x5c	
mov	r3, #48	; 0x30	
str	r1, [sp, #28]		
strb	r6, [sp, #121]	; 0x79	
strb	r3, [sp, #120]	; 0x78	
b	101c6c <_vfprintf_r+0x3d4>		
ldr	r1, [sp, #28]		
orr	r1, r1, #32		
str	r1, [sp, #28]		
mov	r1, r3		
ldrb	r6, [r3]		
b	101a08 <_vfprintf_r+0x170>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
strb	r2, [sp, #119]	; 0x77	
orr	r3, r3, #16		
str	r3, [sp, #28]		
ldr	r3, [sp, #28]		
tst	r3, #32		
beq	1021bc <_vfprintf_r+0x924>		
ldr	r3, [sp, #52]	; 0x34	
add	r3, r3, #7		
bic	r3, r3, #7		
add	r2, r3, #8		
str	r2, [sp, #52]	; 0x34	
ldrd	r2, [r3]		
mov	r4, r2		
mov	r5, r3		
cmp	r2, #0		
sbcs	r3, r3, #0		
blt	102eac <_vfprintf_r+0x1614>		
ldrb	sl, [sp, #119]	; 0x77	
mov	r2, #1		
str	r7, [sp, #68]	; 0x44	
b	101c7c <_vfprintf_r+0x3e4>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #52]	; 0x34	
strb	r2, [sp, #119]	; 0x77	
add	r3, r3, #7		
bic	r3, r3, #7		
add	r2, r3, #8		
str	r2, [sp, #52]	; 0x34	
vldr	d8, [r3]		
vmov	r0, r1, d8		
bl	107700 <__fpclassifyd>		
cmp	r0, #1		
bne	102ec8 <_vfprintf_r+0x1630>		
vcmpe.f64	d8, #0.0		
ldr	ip, [sp, #28]		
movw	r3, #44772	; 0xaee4	
mov	r1, #3		
movw	r2, #44776	; 0xaee8	
movt	r3, #16		
mov	r0, #0		
movt	r2, #16		
vmrs	APSR_nzcv, fpscr		
movmi	sl, #45	; 0x2d	
ldrbpl	sl, [sp, #119]	; 0x77	
bic	ip, ip, #128	; 0x80	
strbmi	sl, [sp, #119]	; 0x77	
cmp	r6, #71	; 0x47	
str	r1, [sp, #32]		
mov	r5, r1		
movle	r2, r3		
str	r0, [sp, #68]	; 0x44	
str	ip, [sp, #28]		
str	r2, [sp, #64]	; 0x40	
str	r0, [sp, #72]	; 0x48	
b	101d70 <_vfprintf_r+0x4d8>		
ldr	r1, [sp, #28]		
orr	r1, r1, #8		
str	r1, [sp, #28]		
mov	r1, r3		
ldrb	r6, [r3]		
b	101a08 <_vfprintf_r+0x170>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
strb	r2, [sp, #119]	; 0x77	
tst	r3, #32		
bne	1020cc <_vfprintf_r+0x834>		
ldr	r3, [sp, #28]		
tst	r3, #16		
beq	10307c <_vfprintf_r+0x17e4>		
ldr	r3, [sp, #52]	; 0x34	
ldr	r4, [r3]		
add	r3, r3, #4		
str	r3, [sp, #52]	; 0x34	
asr	r5, r4, #31		
mov	r2, r4		
mov	r3, r5		
b	1020ec <_vfprintf_r+0x854>		
ldr	r1, [sp, #28]		
orr	r1, r1, #64	; 0x40	
str	r1, [sp, #28]		
mov	r1, r3		
ldrb	r6, [r3]		
b	101a08 <_vfprintf_r+0x170>		
ldrb	r6, [r3]		
ldr	r1, [sp, #28]		
cmp	r6, #108	; 0x6c	
orreq	r1, r1, #32		
orrne	r1, r1, #16		
streq	r1, [sp, #28]		
addeq	r1, r3, #1		
strne	r1, [sp, #28]		
movne	r1, r3		
ldrbeq	r6, [r3, #1]		
b	101a08 <_vfprintf_r+0x170>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
strb	r2, [sp, #119]	; 0x77	
tst	r3, #32		
beq	1030ac <_vfprintf_r+0x1814>		
ldr	r1, [sp, #44]	; 0x2c	
ldr	r2, [sp, #52]	; 0x34	
vdup.32	d16, r1		
add	r2, r2, #4		
ldr	r3, [r2, #-4]		
vshr.s64	d16, d16, #32		
str	r2, [sp, #52]	; 0x34	
vstr	d16, [r3]		
b	101974 <_vfprintf_r+0xdc>		
ldrb	r6, [r3]		
add	r1, r3, #1		
cmp	r6, #42	; 0x2a	
beq	10371c <_vfprintf_r+0x1e84>		
sub	r0, r6, #48	; 0x30	
mov	r3, r1		
cmp	r0, #9		
mov	r7, #0		
bhi	101a0c <_vfprintf_r+0x174>		
add	r7, r7, r7, lsl #2		
ldrb	r6, [r3], #1		
add	r7, r0, r7, lsl #1		
sub	r0, r6, #48	; 0x30	
cmp	r0, #9		
bls	102288 <_vfprintf_r+0x9f0>		
orr	r7, r7, r7, asr #31		
b	101a0c <_vfprintf_r+0x174>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
orr	r3, r3, #16		
str	r3, [sp, #28]		
ldr	r3, [sp, #28]		
ands	r5, r3, #32		
bne	101ea8 <_vfprintf_r+0x610>		
ldr	r3, [sp, #28]		
ands	r3, r3, #16		
beq	103024 <_vfprintf_r+0x178c>		
ldr	r3, [sp, #52]	; 0x34	
mov	r2, r5		
mov	r5, #0		
add	r3, r3, #4		
ldr	r4, [r3, #-4]		
str	r3, [sp, #52]	; 0x34	
b	101c6c <_vfprintf_r+0x3d4>		
str	r3, [sp, #36]	; 0x24	
movw	r3, #44788	; 0xaef4	
movt	r3, #16		
str	r3, [sp, #92]	; 0x5c	
ldr	r3, [sp, #28]		
strb	r2, [sp, #119]	; 0x77	
tst	r3, #32		
bne	101f5c <_vfprintf_r+0x6c4>		
ldr	r3, [sp, #28]		
tst	r3, #16		
beq	10304c <_vfprintf_r+0x17b4>		
ldr	r3, [sp, #52]	; 0x34	
mov	r5, #0		
add	r3, r3, #4		
ldr	r4, [r3, #-4]		
str	r3, [sp, #52]	; 0x34	
b	101f74 <_vfprintf_r+0x6dc>		
ldr	r0, [sp, #52]	; 0x34	
mov	r1, #1		
str	r3, [sp, #36]	; 0x24	
mov	r3, #0		
mov	sl, r3		
add	r0, r0, #4		
ldr	r2, [r0, #-4]		
mov	r5, r1		
strb	r3, [sp, #119]	; 0x77	
str	r3, [sp, #68]	; 0x44	
str	r3, [sp, #72]	; 0x48	
add	r3, sp, #160	; 0xa0	
str	r1, [sp, #32]		
str	r0, [sp, #52]	; 0x34	
strb	r2, [sp, #160]	; 0xa0	
str	r3, [sp, #64]	; 0x40	
b	101d84 <_vfprintf_r+0x4ec>		
str	r3, [sp, #36]	; 0x24	
ldr	r3, [sp, #28]		
orr	r3, r3, #16		
str	r3, [sp, #28]		
ldr	r3, [sp, #28]		
tst	r3, #32		
bne	101c50 <_vfprintf_r+0x3b8>		
ldr	r3, [sp, #28]		
tst	r3, #16		
beq	1030fc <_vfprintf_r+0x1864>		
ldr	r3, [sp, #52]	; 0x34	
ldr	r4, [r3]		
mov	r2, #1		
add	r3, r3, #4		
mov	r5, #0		
str	r3, [sp, #52]	; 0x34	
b	101c6c <_vfprintf_r+0x3d4>		
cmp	r6, #0		
str	r3, [sp, #36]	; 0x24	
strb	r2, [sp, #119]	; 0x77	
beq	101bc8 <_vfprintf_r+0x330>		
mov	r3, #0		
mov	r2, #1		
mov	sl, r3		
strb	r3, [sp, #119]	; 0x77	
str	r3, [sp, #68]	; 0x44	
mov	r5, r2		
str	r3, [sp, #72]	; 0x48	
add	r3, sp, #160	; 0xa0	
str	r2, [sp, #32]		
strb	r6, [sp, #160]	; 0xa0	
str	r3, [sp, #64]	; 0x40	
b	101d84 <_vfprintf_r+0x4ec>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldrb	sl, [sp, #119]	; 0x77	
mov	r9, r8		
ldr	r3, [sp, #156]	; 0x9c	
cmp	sl, #0		
beq	102454 <_vfprintf_r+0xbbc>		
ldr	r2, [sp, #152]	; 0x98	
add	r3, r3, #1		
add	r1, sp, #119	; 0x77	
str	r3, [sp, #156]	; 0x9c	
add	r2, r2, #1		
str	r1, [r9]		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
mov	r2, #1		
str	r2, [r9, #4]		
addle	r9, r9, #8		
bgt	102a08 <_vfprintf_r+0x1170>		
ldr	r2, [sp, #56]	; 0x38	
cmp	r2, #0		
beq	102490 <_vfprintf_r+0xbf8>		
ldr	r2, [sp, #152]	; 0x98	
add	r3, r3, #2		
add	r1, sp, #120	; 0x78	
str	r3, [sp, #156]	; 0x9c	
add	r2, r2, #1		
str	r1, [r9]		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
mov	r2, #2		
str	r2, [r9, #4]		
addle	r9, r9, #8		
bgt	102a2c <_vfprintf_r+0x1194>		
ldr	r2, [sp, #60]	; 0x3c	
cmp	r2, #128	; 0x80	
beq	102814 <_vfprintf_r+0xf7c>		
ldr	r2, [sp, #68]	; 0x44	
rsb	r7, r5, r2		
cmp	r7, #0		
ble	10257c <_vfprintf_r+0xce4>		
cmp	r7, #16		
ldr	r2, [sp, #152]	; 0x98	
ldr	r4, [pc, #-1988]	; 101cf8 <_vfprintf_r+0x460>	
ble	10253c <_vfprintf_r+0xca4>		
str	r5, [sp, #56]	; 0x38	
mov	sl, #16		
mov	r5, r4		
mov	r1, r3		
ldr	r4, [sp, #40]	; 0x28	
b	1024e0 <_vfprintf_r+0xc48>		
sub	r7, r7, #16		
cmp	r7, #16		
ble	102530 <_vfprintf_r+0xc98>		
add	r2, r2, #1		
add	r1, r1, #16		
cmp	r2, #7		
stm	r9, {r5, sl}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r1, [sp, #156]	; 0x9c	
ble	1024d4 <_vfprintf_r+0xc3c>		
mov	r0, r4		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
sub	r7, r7, #16		
ldr	r1, [sp, #156]	; 0x9c	
cmp	r7, #16		
ldr	r2, [sp, #152]	; 0x98	
bgt	1024e0 <_vfprintf_r+0xc48>		
mov	r4, r5		
ldr	r5, [sp, #56]	; 0x38	
mov	r3, r1		
add	r2, r2, #1		
add	r3, r3, r7		
cmp	r2, #7		
stm	r9, {r4, r7}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	10257c <_vfprintf_r+0xce4>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
ldr	r2, [sp, #28]		
tst	r2, #256	; 0x100	
bne	1026c8 <_vfprintf_r+0xe30>		
ldr	r2, [sp, #152]	; 0x98	
add	r3, r3, r5		
ldr	r1, [sp, #64]	; 0x40	
add	r2, r2, #1		
str	r3, [sp, #156]	; 0x9c	
cmp	r2, #7		
str	r5, [r9, #4]		
str	r1, [r9]		
str	r2, [sp, #152]	; 0x98	
bgt	1029c8 <_vfprintf_r+0x1130>		
add	r9, r9, #8		
ldr	r2, [sp, #28]		
tst	r2, #4		
beq	102694 <_vfprintf_r+0xdfc>		
ldr	r2, [sp, #48]	; 0x30	
ldr	r1, [sp, #32]		
rsb	r4, r1, r2		
cmp	r4, #0		
ble	102694 <_vfprintf_r+0xdfc>		
cmp	r4, #16		
ble	103470 <_vfprintf_r+0x1bd8>		
movw	sl, #44408	; 0xad78	
ldr	r2, [sp, #152]	; 0x98	
movt	sl, #16		
mov	r5, #16		
ldr	r6, [sp, #40]	; 0x28	
ldr	r7, [sp, #80]	; 0x50	
b	102604 <_vfprintf_r+0xd6c>		
sub	r4, r4, #16		
cmp	r4, #16		
ble	102658 <_vfprintf_r+0xdc0>		
add	r2, r2, #1		
add	r3, r3, #16		
cmp	r2, #7		
str	r7, [r9]		
str	r5, [r9, #4]		
addle	r9, r9, #8		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
ble	1025f8 <_vfprintf_r+0xd60>		
mov	r0, r6		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
sub	r4, r4, #16		
ldr	r3, [sp, #156]	; 0x9c	
cmp	r4, #16		
ldr	r2, [sp, #152]	; 0x98	
bgt	102604 <_vfprintf_r+0xd6c>		
add	r2, r2, #1		
add	r3, r3, r4		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
str	sl, [r9]		
str	r4, [r9, #4]		
ble	102694 <_vfprintf_r+0xdfc>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #44]	; 0x2c	
ldr	r1, [sp, #32]		
ldr	r0, [sp, #48]	; 0x30	
cmp	r1, r0		
addge	r2, r2, r1		
addlt	r2, r2, r0		
cmp	r3, #0		
str	r2, [sp, #44]	; 0x2c	
bne	1029ec <_vfprintf_r+0x1154>		
mov	r3, #0		
mov	r9, r8		
str	r3, [sp, #152]	; 0x98	
b	101974 <_vfprintf_r+0xdc>		
cmp	r6, #101	; 0x65	
ble	1028fc <_vfprintf_r+0x1064>		
vcmp.f64	d8, #0.0		
vmrs	APSR_nzcv, fpscr		
bne	102a58 <_vfprintf_r+0x11c0>		
ldr	r2, [sp, #152]	; 0x98	
movw	r1, #44836	; 0xaf24	
add	r3, r3, #1		
movt	r1, #16		
add	r2, r2, #1		
str	r1, [r9]		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
mov	r2, #1		
str	r2, [r9, #4]		
addle	r9, r9, #8		
bgt	103124 <_vfprintf_r+0x188c>		
ldr	r2, [sp, #124]	; 0x7c	
ldr	r1, [sp, #76]	; 0x4c	
cmp	r2, r1		
blt	10272c <_vfprintf_r+0xe94>		
ldr	r2, [sp, #28]		
tst	r2, #1		
beq	1025b4 <_vfprintf_r+0xd1c>		
ldr	r2, [sp, #152]	; 0x98	
ldr	r1, [sp, #88]	; 0x58	
add	r2, r2, #1		
ldr	r0, [sp, #84]	; 0x54	
cmp	r2, #7		
add	r3, r3, r1		
str	r1, [r9, #4]		
str	r0, [r9]		
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
str	r2, [sp, #152]	; 0x98	
bgt	1032dc <_vfprintf_r+0x1a44>		
ldr	r2, [sp, #76]	; 0x4c	
sub	r5, r2, #1		
cmp	r5, #0		
ble	1025b4 <_vfprintf_r+0xd1c>		
cmp	r5, #16		
ldr	r2, [sp, #152]	; 0x98	
ldr	r4, [pc, #-2692]	; 101cf8 <_vfprintf_r+0x460>	
movgt	r6, #16		
ldrgt	r7, [sp, #40]	; 0x28	
bgt	102794 <_vfprintf_r+0xefc>		
b	102bd8 <_vfprintf_r+0x1340>		
sub	r5, r5, #16		
cmp	r5, #16		
ble	102bd8 <_vfprintf_r+0x1340>		
add	r2, r2, #1		
add	r3, r3, #16		
cmp	r2, #7		
stm	r9, {r4, r6}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	102788 <_vfprintf_r+0xef0>		
mov	r0, r7		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #152]	; 0x98	
b	102788 <_vfprintf_r+0xef0>		
cmp	r2, #0		
strne	r8, [sp, #64]	; 0x40	
movne	r5, r3		
bne	101d58 <_vfprintf_r+0x4c0>		
ldr	r3, [sp, #28]		
tst	r3, #1		
streq	r8, [sp, #64]	; 0x40	
addne	r2, sp, #264	; 0x108	
movne	r3, #48	; 0x30	
moveq	r5, r2		
strbne	r3, [r2, #-65]!	; 0xffffffbf	
rsbne	r5, r2, r8		
strne	r2, [sp, #64]	; 0x40	
b	101d58 <_vfprintf_r+0x4c0>		
ldr	r2, [sp, #48]	; 0x30	
ldr	r1, [sp, #32]		
rsb	r7, r1, r2		
cmp	r7, #0		
ble	10249c <_vfprintf_r+0xc04>		
cmp	r7, #16		
ldr	r2, [sp, #152]	; 0x98	
ldr	r4, [pc, #-2880]	; 101cf8 <_vfprintf_r+0x460>	
ble	1028b8 <_vfprintf_r+0x1020>		
str	r5, [sp, #56]	; 0x38	
mov	sl, #16		
mov	r5, r4		
mov	r1, r3		
ldr	r4, [sp, #40]	; 0x28	
b	10285c <_vfprintf_r+0xfc4>		
sub	r7, r7, #16		
cmp	r7, #16		
ble	1028ac <_vfprintf_r+0x1014>		
add	r2, r2, #1		
add	r1, r1, #16		
cmp	r2, #7		
stm	r9, {r5, sl}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r1, [sp, #156]	; 0x9c	
ble	102850 <_vfprintf_r+0xfb8>		
mov	r0, r4		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
sub	r7, r7, #16		
ldr	r1, [sp, #156]	; 0x9c	
cmp	r7, #16		
ldr	r2, [sp, #152]	; 0x98	
bgt	10285c <_vfprintf_r+0xfc4>		
mov	r4, r5		
ldr	r5, [sp, #56]	; 0x38	
mov	r3, r1		
add	r2, r2, #1		
add	r3, r3, r7		
cmp	r2, #7		
stm	r9, {r4, r7}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	10249c <_vfprintf_r+0xc04>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	10249c <_vfprintf_r+0xc04>		
ldr	r2, [sp, #76]	; 0x4c	
cmp	r2, #1		
ble	102d80 <_vfprintf_r+0x14e8>		
ldr	r1, [sp, #64]	; 0x40	
add	r3, r3, #1		
ldr	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
str	r1, [r9]		
mov	r1, #1		
add	r2, r2, r1		
str	r2, [sp, #152]	; 0x98	
cmp	r2, #7		
str	r1, [r9, #4]		
addle	r9, r9, #8		
bgt	102de0 <_vfprintf_r+0x1548>		
add	r2, r2, #1		
ldr	r1, [sp, #88]	; 0x58	
ldr	r0, [sp, #84]	; 0x54	
cmp	r2, #7		
add	r3, r3, r1		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
stm	r9, {r0, r1}		
addle	r9, r9, #8		
bgt	102e08 <_vfprintf_r+0x1570>		
vcmp.f64	d8, #0.0		
vmrs	APSR_nzcv, fpscr		
beq	102b5c <_vfprintf_r+0x12c4>		
ldr	r1, [sp, #64]	; 0x40	
add	r2, r2, #1		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
add	r0, r1, #1		
ldr	r1, [sp, #76]	; 0x4c	
str	r0, [r9]		
sub	r1, r1, #1		
add	r3, r3, r1		
str	r3, [sp, #156]	; 0x9c	
str	r1, [r9, #4]		
bgt	102db8 <_vfprintf_r+0x1520>		
add	r9, r9, #8		
add	r2, r2, #1		
ldr	r1, [sp, #104]	; 0x68	
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
add	r3, r3, r1		
add	r2, sp, #132	; 0x84	
str	r3, [sp, #156]	; 0x9c	
str	r1, [r9, #4]		
str	r2, [r9]		
ble	1025b0 <_vfprintf_r+0xd18>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	1025b4 <_vfprintf_r+0xd1c>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
beq	1026b8 <_vfprintf_r+0xe20>		
b	101be4 <_vfprintf_r+0x34c>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	102454 <_vfprintf_r+0xbbc>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	102490 <_vfprintf_r+0xbf8>		
mov	r2, #2		
b	101c6c <_vfprintf_r+0x3d4>		
ldr	r5, [sp, #124]	; 0x7c	
cmp	r5, #0		
ble	103148 <_vfprintf_r+0x18b0>		
ldr	r2, [sp, #76]	; 0x4c	
ldr	r1, [sp, #72]	; 0x48	
ldr	r0, [sp, #64]	; 0x40	
cmp	r2, r1		
add	r7, r0, r2		
movlt	r5, r2		
movge	r5, r1		
cmp	r5, #0		
ble	102ab0 <_vfprintf_r+0x1218>		
ldr	r2, [sp, #152]	; 0x98	
add	r3, r3, r5		
str	r0, [r9]		
add	r2, r2, #1		
str	r5, [r9, #4]		
cmp	r2, #7		
str	r3, [sp, #156]	; 0x9c	
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
bgt	10341c <_vfprintf_r+0x1b84>		
ldr	r2, [sp, #72]	; 0x48	
cmp	r5, #0		
rsbge	r2, r5, r2		
cmp	r2, #0		
mov	r5, r2		
ble	102c38 <_vfprintf_r+0x13a0>		
cmp	r5, #16		
ldr	r2, [sp, #152]	; 0x98	
ldr	r4, [pc, #-3552]	; 101cf8 <_vfprintf_r+0x460>	
movgt	r6, #16		
ldrgt	sl, [sp, #40]	; 0x28	
bgt	102af0 <_vfprintf_r+0x1258>		
b	102bf8 <_vfprintf_r+0x1360>		
sub	r5, r5, #16		
cmp	r5, #16		
ble	102bf8 <_vfprintf_r+0x1360>		
add	r2, r2, #1		
add	r3, r3, #16		
cmp	r2, #7		
stm	r9, {r4, r6}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	102ae4 <_vfprintf_r+0x124c>		
mov	r0, sl		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #152]	; 0x98	
b	102ae4 <_vfprintf_r+0x124c>		
cmp	r5, #0		
cmpeq	r4, #9		
bhi	102e50 <_vfprintf_r+0x15b8>		
add	r3, sp, #264	; 0x108	
add	r4, r4, #48	; 0x30	
strb	r4, [r3, #-65]!	; 0xffffffbf	
rsb	r5, r3, r8		
str	r3, [sp, #64]	; 0x40	
b	101d58 <_vfprintf_r+0x4c0>		
ldr	r1, [sp, #76]	; 0x4c	
sub	r5, r1, #1		
cmp	r5, #0		
ble	1029a0 <_vfprintf_r+0x1108>		
cmp	r5, #16		
ldr	r4, [pc, #-3712]	; 101cf8 <_vfprintf_r+0x460>	
movgt	r6, #16		
ldrgt	r7, [sp, #40]	; 0x28	
bgt	102b90 <_vfprintf_r+0x12f8>		
b	102e30 <_vfprintf_r+0x1598>		
sub	r5, r5, #16		
cmp	r5, #16		
ble	102e30 <_vfprintf_r+0x1598>		
add	r2, r2, #1		
add	r3, r3, #16		
cmp	r2, #7		
stm	r9, {r4, r6}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	102b84 <_vfprintf_r+0x12ec>		
mov	r0, r7		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #152]	; 0x98	
b	102b84 <_vfprintf_r+0x12ec>		
add	r2, r2, #1		
add	r3, r3, r5		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
stm	r9, {r4, r5}		
ble	1025b0 <_vfprintf_r+0xd18>		
b	1029c8 <_vfprintf_r+0x1130>		
add	r2, r2, #1		
add	r3, r3, r5		
cmp	r2, #7		
stm	r9, {r4, r5}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	102c38 <_vfprintf_r+0x13a0>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
ldr	r2, [sp, #64]	; 0x40	
ldr	r1, [sp, #72]	; 0x48	
ldr	r5, [sp, #124]	; 0x7c	
add	r6, r2, r1		
ldr	r2, [sp, #76]	; 0x4c	
cmp	r5, r2		
blt	102d28 <_vfprintf_r+0x1490>		
ldr	r2, [sp, #28]		
tst	r2, #1		
bne	102d28 <_vfprintf_r+0x1490>		
ldr	r2, [sp, #76]	; 0x4c	
rsb	r7, r6, r7		
rsb	r5, r5, r2		
cmp	r5, r7		
movlt	r4, r5		
movge	r4, r7		
cmp	r4, #0		
ble	102ca8 <_vfprintf_r+0x1410>		
ldr	r2, [sp, #152]	; 0x98	
add	r3, r3, r4		
str	r6, [r9]		
add	r2, r2, #1		
str	r4, [r9, #4]		
cmp	r2, #7		
str	r3, [sp, #156]	; 0x9c	
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
bgt	103440 <_vfprintf_r+0x1ba8>		
cmp	r4, #0		
rsbge	r5, r4, r5		
cmp	r5, #0		
ble	1025b4 <_vfprintf_r+0xd1c>		
cmp	r5, #16		
ldr	r2, [sp, #152]	; 0x98	
ldr	r4, [pc, #-4048]	; 101cf8 <_vfprintf_r+0x460>	
movgt	r6, #16		
ldrgt	r7, [sp, #40]	; 0x28	
bgt	102ce0 <_vfprintf_r+0x1448>		
b	102bd8 <_vfprintf_r+0x1340>		
sub	r5, r5, #16		
cmp	r5, #16		
ble	102bd8 <_vfprintf_r+0x1340>		
add	r2, r2, #1		
add	r3, r3, #16		
cmp	r2, #7		
stm	r9, {r4, r6}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	102cd4 <_vfprintf_r+0x143c>		
mov	r0, r7		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #152]	; 0x98	
b	102cd4 <_vfprintf_r+0x143c>		
ldr	r2, [sp, #152]	; 0x98	
ldr	r1, [sp, #88]	; 0x58	
add	r2, r2, #1		
ldr	r0, [sp, #84]	; 0x54	
cmp	r2, #7		
add	r3, r3, r1		
str	r1, [r9, #4]		
str	r0, [r9]		
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
str	r2, [sp, #152]	; 0x98	
ble	102c60 <_vfprintf_r+0x13c8>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r5, [sp, #124]	; 0x7c	
mov	r9, r8		
ldr	r3, [sp, #156]	; 0x9c	
b	102c60 <_vfprintf_r+0x13c8>		
ldr	r2, [sp, #28]		
tst	r2, #1		
bne	102908 <_vfprintf_r+0x1070>		
ldr	r1, [sp, #64]	; 0x40	
add	r3, r3, #1		
ldr	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
str	r1, [r9]		
mov	r1, #1		
add	r2, r2, r1		
str	r2, [sp, #152]	; 0x98	
cmp	r2, #7		
str	r1, [r9, #4]		
ble	10299c <_vfprintf_r+0x1104>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
ldr	r2, [sp, #152]	; 0x98	
b	1029a0 <_vfprintf_r+0x1108>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
ldr	r2, [sp, #152]	; 0x98	
b	102938 <_vfprintf_r+0x10a0>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
ldr	r2, [sp, #152]	; 0x98	
b	102960 <_vfprintf_r+0x10c8>		
add	r2, r2, #1		
add	r3, r3, r5		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
stm	r9, {r4, r5}		
ble	10299c <_vfprintf_r+0x1104>		
b	102db8 <_vfprintf_r+0x1520>		
str	r6, [sp, #32]		
mov	r6, r8		
mov	r0, r4		
mov	r1, r5		
mov	r2, #10		
mov	r3, #0		
bl	10a990 <__aeabi_uldivmod>		
mov	r0, r4		
mov	r1, r5		
mov	r3, #0		
add	r2, r2, #48	; 0x30	
strb	r2, [r6, #-1]!		
mov	r2, #10		
bl	10a990 <__aeabi_uldivmod>		
mov	r4, r0		
mov	r5, r1		
orrs	r3, r4, r5		
bne	102e58 <_vfprintf_r+0x15c0>		
mov	r3, r6		
ldr	r6, [sp, #32]		
str	r3, [sp, #64]	; 0x40	
rsb	r5, r3, r8		
b	101d58 <_vfprintf_r+0x4c0>		
rsbs	r4, r4, #0		
mov	sl, #45	; 0x2d	
rsc	r5, r5, #0		
strb	sl, [sp, #119]	; 0x77	
str	r7, [sp, #68]	; 0x44	
mov	r2, #1		
b	101c7c <_vfprintf_r+0x3e4>		
vmov	r0, r1, d8		
bl	107700 <__fpclassifyd>		
cmp	r0, #0		
beq	103248 <_vfprintf_r+0x19b0>		
cmn	r7, #1		
bic	r5, r6, #32		
moveq	r7, #6		
beq	103300 <_vfprintf_r+0x1a68>		
cmp	r5, #71	; 0x47	
cmpeq	r7, #0		
bne	103300 <_vfprintf_r+0x1a68>		
vmov	r3, s17		
mov	r5, #71	; 0x47	
mov	r7, #1		
cmp	r3, #0		
ldr	r3, [sp, #28]		
orr	r3, r3, #256	; 0x100	
str	r3, [sp, #56]	; 0x38	
blt	103694 <_vfprintf_r+0x1dfc>		
vmov.f64	d9, d8		
mov	sl, #0		
mov	r2, #2		
add	r3, sp, #124	; 0x7c	
str	r2, [sp]		
add	r2, sp, #128	; 0x80	
str	r3, [sp, #8]		
add	r3, sp, #140	; 0x8c	
str	r2, [sp, #12]		
str	r3, [sp, #16]		
str	r7, [sp, #4]		
ldr	r0, [sp, #40]	; 0x28	
vmov	r2, r3, d9		
bl	103ccc <_dtoa_r>		
cmp	r5, #71	; 0x47	
str	r0, [sp, #64]	; 0x40	
bne	103754 <_vfprintf_r+0x1ebc>		
ldr	r3, [sp, #28]		
tst	r3, #1		
beq	1036c0 <_vfprintf_r+0x1e28>		
ldr	r3, [sp, #64]	; 0x40	
add	r4, r3, r7		
vcmp.f64	d9, #0.0		
vmrs	APSR_nzcv, fpscr		
moveq	r3, r4		
beq	102fa4 <_vfprintf_r+0x170c>		
ldr	r3, [sp, #140]	; 0x8c	
cmp	r4, r3		
bls	102fa4 <_vfprintf_r+0x170c>		
mov	r1, #48	; 0x30	
add	r2, r3, #1		
str	r2, [sp, #140]	; 0x8c	
strb	r1, [r3]		
ldr	r3, [sp, #140]	; 0x8c	
cmp	r4, r3		
bhi	102f8c <_vfprintf_r+0x16f4>		
ldr	r2, [sp, #64]	; 0x40	
cmp	r5, #71	; 0x47	
rsb	r3, r2, r3		
str	r3, [sp, #76]	; 0x4c	
ldr	r3, [sp, #124]	; 0x7c	
bne	103540 <_vfprintf_r+0x1ca8>		
cmn	r3, #3		
cmpge	r7, r3		
sublt	r6, r6, #2		
blt	103598 <_vfprintf_r+0x1d00>		
mov	r6, #103	; 0x67	
str	r3, [sp, #72]	; 0x48	
ldr	r3, [sp, #76]	; 0x4c	
ldr	r2, [sp, #72]	; 0x48	
cmp	r3, r2		
bgt	1036a0 <_vfprintf_r+0x1e08>		
ldr	r3, [sp, #28]		
tst	r3, #1		
ldrne	r3, [sp, #72]	; 0x48	
moveq	r5, r2		
moveq	r3, r5		
addne	r5, r3, #1		
biceq	r3, r3, r3, asr #31		
bicne	r3, r5, r5, asr #31		
cmp	sl, #0		
bne	103520 <_vfprintf_r+0x1c88>		
str	r3, [sp, #32]		
ldr	r3, [sp, #56]	; 0x38	
str	sl, [sp, #68]	; 0x44	
ldrb	sl, [sp, #119]	; 0x77	
str	r3, [sp, #28]		
b	101d70 <_vfprintf_r+0x4d8>		
ldr	r2, [sp, #28]		
ands	r2, r2, #64	; 0x40	
beq	103230 <_vfprintf_r+0x1998>		
mov	r2, r3		
ldr	r3, [sp, #52]	; 0x34	
mov	r5, #0		
add	r3, r3, #4		
ldrh	r4, [r3, #-4]		
str	r3, [sp, #52]	; 0x34	
b	101c6c <_vfprintf_r+0x3d4>		
ldr	r3, [sp, #28]		
tst	r3, #64	; 0x40	
ldr	r3, [sp, #52]	; 0x34	
movne	r5, #0		
moveq	r5, #0		
ldreq	r4, [r3]		
addeq	r3, r3, #4		
ldrhne	r4, [r3]		
addne	r3, r3, #4		
streq	r3, [sp, #52]	; 0x34	
strne	r3, [sp, #52]	; 0x34	
b	101f74 <_vfprintf_r+0x6dc>		
ldr	r3, [sp, #28]		
tst	r3, #64	; 0x40	
ldr	r3, [sp, #52]	; 0x34	
beq	1021cc <_vfprintf_r+0x934>		
ldrh	r4, [r3]		
add	r3, r3, #4		
str	r3, [sp, #52]	; 0x34	
sxth	r4, r4		
asr	r5, r4, #31		
mov	r2, r4		
mov	r3, r5		
b	1020ec <_vfprintf_r+0x854>		
ldr	r3, [sp, #28]		
tst	r3, #16		
bne	1030e0 <_vfprintf_r+0x1848>		
ldr	r3, [sp, #28]		
tst	r3, #64	; 0x40	
beq	1030e0 <_vfprintf_r+0x1848>		
ldr	r2, [sp, #52]	; 0x34	
add	r2, r2, #4		
ldr	r3, [r2, #-4]		
str	r2, [sp, #52]	; 0x34	
ldrh	r2, [sp, #44]	; 0x2c	
strh	r2, [r3]		
b	101974 <_vfprintf_r+0xdc>		
ldr	r2, [sp, #52]	; 0x34	
add	r2, r2, #4		
ldr	r3, [r2, #-4]		
str	r2, [sp, #52]	; 0x34	
ldr	r2, [sp, #44]	; 0x2c	
str	r2, [r3]		
b	101974 <_vfprintf_r+0xdc>		
ldr	r3, [sp, #28]		
tst	r3, #64	; 0x40	
ldr	r3, [sp, #52]	; 0x34	
beq	1023a0 <_vfprintf_r+0xb08>		
ldrh	r4, [r3]		
mov	r5, #0		
add	r3, r3, #4		
mov	r2, #1		
str	r3, [sp, #52]	; 0x34	
b	101c6c <_vfprintf_r+0x3d4>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	102710 <_vfprintf_r+0xe78>		
ldr	r2, [sp, #152]	; 0x98	
movw	r1, #44836	; 0xaf24	
add	r3, r3, #1		
movt	r1, #16		
add	r2, r2, #1		
str	r1, [r9]		
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
str	r3, [sp, #156]	; 0x9c	
mov	r2, #1		
str	r2, [r9, #4]		
addle	r9, r9, #8		
bgt	10329c <_vfprintf_r+0x1a04>		
ldr	r2, [sp, #76]	; 0x4c	
orrs	r2, r5, r2		
beq	10328c <_vfprintf_r+0x19f4>		
ldr	r2, [sp, #152]	; 0x98	
ldr	r1, [sp, #88]	; 0x58	
add	r2, r2, #1		
ldr	r0, [sp, #84]	; 0x54	
cmp	r2, #7		
add	r3, r3, r1		
str	r1, [r9, #4]		
str	r0, [r9]		
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
str	r2, [sp, #152]	; 0x98	
bgt	103668 <_vfprintf_r+0x1dd0>		
rsb	r5, r5, #0		
cmp	r5, #0		
ble	1033b8 <_vfprintf_r+0x1b20>		
cmp	r5, #16		
ldr	r4, [pc, #1420]	; 10375c <_vfprintf_r+0x1ec4>	
movgt	r6, #16		
ldrgt	r7, [sp, #40]	; 0x28	
bgt	1031e8 <_vfprintf_r+0x1950>		
b	103374 <_vfprintf_r+0x1adc>		
sub	r5, r5, #16		
cmp	r5, #16		
ble	103374 <_vfprintf_r+0x1adc>		
add	r2, r2, #1		
add	r3, r3, #16		
cmp	r2, #7		
stm	r9, {r4, r6}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	1031dc <_vfprintf_r+0x1944>		
mov	r0, r7		
mov	r1, fp		
add	r2, sp, #148	; 0x94	
mov	r9, r8		
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #152]	; 0x98	
b	1031dc <_vfprintf_r+0x1944>		
ldr	r3, [sp, #52]	; 0x34	
mov	r5, #0		
add	r3, r3, #4		
ldr	r4, [r3, #-4]		
str	r3, [sp, #52]	; 0x34	
b	101c6c <_vfprintf_r+0x3d4>		
ldr	ip, [sp, #28]		
movw	r3, #44780	; 0xaeec	
cmp	r6, #71	; 0x47	
mov	r1, #3		
movw	r2, #44784	; 0xaef0	
movt	r3, #16		
movt	r2, #16		
bic	ip, ip, #128	; 0x80	
movle	r2, r3		
str	r0, [sp, #68]	; 0x44	
str	r1, [sp, #32]		
mov	r5, r1		
str	ip, [sp, #28]		
str	r0, [sp, #72]	; 0x48	
str	r2, [sp, #64]	; 0x40	
ldrb	sl, [sp, #119]	; 0x77	
b	101d70 <_vfprintf_r+0x4d8>		
ldr	r2, [sp, #28]		
tst	r2, #1		
beq	1025b4 <_vfprintf_r+0xd1c>		
b	103188 <_vfprintf_r+0x18f0>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r5, [sp, #124]	; 0x7c	
mov	r9, r8		
ldr	r3, [sp, #156]	; 0x9c	
b	10317c <_vfprintf_r+0x18e4>		
ldr	r0, [sp, #48]	; 0x30	
str	r1, [sp, #52]	; 0x34	
mov	r1, r3		
rsb	r0, r0, #0		
str	r0, [sp, #48]	; 0x30	
b	101e84 <_vfprintf_r+0x5ec>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	10275c <_vfprintf_r+0xec4>		
vmov	r3, s17		
cmp	r3, #0		
ldr	r3, [sp, #28]		
vmovge.f64	d9, d8		
orr	r3, r3, #256	; 0x100	
movge	sl, #0		
str	r3, [sp, #56]	; 0x38	
blt	103694 <_vfprintf_r+0x1dfc>		
cmp	r5, #70	; 0x46	
beq	1034b0 <_vfprintf_r+0x1c18>		
cmp	r5, #69	; 0x45	
bne	102f1c <_vfprintf_r+0x1684>		
mov	r2, #2		
add	r3, sp, #124	; 0x7c	
str	r2, [sp]		
add	r4, r7, #1		
add	r2, sp, #128	; 0x80	
str	r3, [sp, #8]		
str	r2, [sp, #12]		
add	r3, sp, #140	; 0x8c	
str	r4, [sp, #4]		
str	r3, [sp, #16]		
ldr	r0, [sp, #40]	; 0x28	
vmov	r2, r3, d9		
bl	103ccc <_dtoa_r>		
str	r0, [sp, #64]	; 0x40	
ldr	r3, [sp, #64]	; 0x40	
add	r4, r3, r4		
b	102f6c <_vfprintf_r+0x16d4>		
add	r2, r2, #1		
add	r3, r3, r5		
cmp	r2, #7		
stm	r9, {r4, r5}		
str	r2, [sp, #152]	; 0x98	
addle	r9, r9, #8		
str	r3, [sp, #156]	; 0x9c	
ble	1033b8 <_vfprintf_r+0x1b20>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
ldr	r2, [sp, #152]	; 0x98	
add	r2, r2, #1		
ldr	r1, [sp, #76]	; 0x4c	
cmp	r2, #7		
str	r2, [sp, #152]	; 0x98	
ldr	r2, [sp, #64]	; 0x40	
add	r3, r3, r1		
str	r1, [r9, #4]		
str	r3, [sp, #156]	; 0x9c	
str	r2, [r9]		
ble	1025b0 <_vfprintf_r+0xd18>		
b	1029c8 <_vfprintf_r+0x1130>		
str	r4, [sp, #68]	; 0x44	
blx	107b80 <strlen>		
str	r7, [sp, #52]	; 0x34	
str	r4, [sp, #72]	; 0x48	
ldrb	sl, [sp, #119]	; 0x77	
bic	r3, r0, r0, asr #31		
mov	r5, r0		
str	r3, [sp, #32]		
b	101d70 <_vfprintf_r+0x4d8>		
movw	sl, #44408	; 0xad78	
ldr	r1, [sp, #156]	; 0x9c	
movt	sl, #16		
ldr	r2, [sp, #152]	; 0x98	
b	101e54 <_vfprintf_r+0x5bc>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r3, [sp, #156]	; 0x9c	
mov	r9, r8		
b	102ab0 <_vfprintf_r+0x1218>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r5, [sp, #124]	; 0x7c	
mov	r9, r8		
ldr	r2, [sp, #76]	; 0x4c	
ldr	r3, [sp, #156]	; 0x9c	
rsb	r5, r5, r2		
b	102ca8 <_vfprintf_r+0x1410>		
movw	sl, #44408	; 0xad78	
ldr	r2, [sp, #152]	; 0x98	
movt	sl, #16		
b	102658 <_vfprintf_r+0xdc0>		
cmp	r5, #6		
movw	r3, #44828	; 0xaf1c	
mov	sl, r2		
str	r2, [sp, #68]	; 0x44	
movcs	r5, #6		
str	r2, [sp, #72]	; 0x48	
movt	r3, #16		
bic	r2, r5, r5, asr #31		
str	r7, [sp, #52]	; 0x34	
str	r2, [sp, #32]		
str	r3, [sp, #64]	; 0x40	
b	101d70 <_vfprintf_r+0x4d8>		
mov	r2, #3		
add	r3, sp, #124	; 0x7c	
str	r2, [sp]		
add	r2, sp, #128	; 0x80	
str	r3, [sp, #8]		
add	r3, sp, #140	; 0x8c	
str	r2, [sp, #12]		
str	r3, [sp, #16]		
str	r7, [sp, #4]		
vmov	r2, r3, d9		
ldr	r0, [sp, #40]	; 0x28	
bl	103ccc <_dtoa_r>		
vcmp.f64	d9, #0.0		
vmrs	APSR_nzcv, fpscr		
movne	r2, #1		
moveq	r2, #0		
ldrb	r1, [r0]		
add	r3, r0, r7		
str	r0, [sp, #64]	; 0x40	
cmp	r1, #48	; 0x30	
movne	r2, #0		
andeq	r2, r2, #1		
cmp	r2, #0		
rsbne	r4, r7, #1		
strne	r4, [sp, #124]	; 0x7c	
ldreq	r4, [sp, #124]	; 0x7c	
add	r4, r3, r4		
b	102f6c <_vfprintf_r+0x16d4>		
str	r3, [sp, #32]		
mov	sl, #45	; 0x2d	
ldr	r3, [sp, #56]	; 0x38	
strb	sl, [sp, #119]	; 0x77	
str	r3, [sp, #28]		
mov	r3, #0		
str	r3, [sp, #68]	; 0x44	
b	101d78 <_vfprintf_r+0x4e0>		
cmp	r6, #101	; 0x65	
ble	103598 <_vfprintf_r+0x1d00>		
cmp	r6, #102	; 0x66	
str	r3, [sp, #72]	; 0x48	
bne	102fd4 <_vfprintf_r+0x173c>		
cmp	r3, #0		
ble	1036f4 <_vfprintf_r+0x1e5c>		
cmp	r7, #0		
bne	1036c8 <_vfprintf_r+0x1e30>		
ldr	r3, [sp, #28]		
tst	r3, #1		
bne	1036c8 <_vfprintf_r+0x1e30>		
ldr	r5, [sp, #72]	; 0x48	
bic	r3, r5, r5, asr #31		
b	103004 <_vfprintf_r+0x176c>		
bic	r3, r5, r5, asr #31		
str	r0, [sp, #68]	; 0x44	
str	r7, [sp, #52]	; 0x34	
str	r0, [sp, #72]	; 0x48	
ldrb	sl, [sp, #119]	; 0x77	
str	r3, [sp, #32]		
b	101d70 <_vfprintf_r+0x4d8>		
sub	r3, r3, #1		
str	r3, [sp, #124]	; 0x7c	
cmp	r3, #0		
strb	r6, [sp, #132]	; 0x84	
rsblt	r3, r3, #0		
movlt	r2, #45	; 0x2d	
movge	r2, #43	; 0x2b	
cmp	r3, #9		
strb	r2, [sp, #133]	; 0x85	
ble	1036dc <_vfprintf_r+0x1e44>		
add	lr, sp, #147	; 0x93	
ldr	r4, [sp, #108]	; 0x6c	
mov	ip, lr		
smull	r0, r1, r3, r4		
asr	r2, r3, #31		
rsb	r1, r2, r1, asr #2		
cmp	r1, #9		
add	r2, r1, r1, lsl #2		
sub	r2, r3, r2, lsl #1		
mov	r3, r1		
add	r2, r2, #48	; 0x30	
strb	r2, [ip, #-1]!		
bgt	1035cc <_vfprintf_r+0x1d34>		
add	r3, r1, #48	; 0x30	
mov	r2, ip		
uxtb	r3, r3		
strb	r3, [r2, #-1]!		
cmp	lr, r2		
bls	10374c <_vfprintf_r+0x1eb4>		
mov	r2, ip		
add	r1, sp, #134	; 0x86	
b	10361c <_vfprintf_r+0x1d84>		
ldrb	r3, [r2], #1		
cmp	r2, lr		
strb	r3, [r1], #1		
bne	103618 <_vfprintf_r+0x1d80>		
add	r3, sp, #148	; 0x94	
add	r2, sp, #134	; 0x86	
rsb	r3, ip, r3		
add	r3, r2, r3		
ldr	r1, [sp, #76]	; 0x4c	
add	r2, sp, #132	; 0x84	
rsb	r3, r2, r3		
str	r3, [sp, #104]	; 0x68	
cmp	r1, #1		
add	r5, r1, r3		
ble	10373c <_vfprintf_r+0x1ea4>		
add	r5, r5, #1		
mov	r3, #0		
str	r3, [sp, #72]	; 0x48	
bic	r3, r5, r5, asr #31		
b	103004 <_vfprintf_r+0x176c>		
ldr	r0, [sp, #40]	; 0x28	
mov	r1, fp		
add	r2, sp, #148	; 0x94	
bl	107d24 <__sprint_r>		
cmp	r0, #0		
bne	101be4 <_vfprintf_r+0x34c>		
ldr	r5, [sp, #124]	; 0x7c	
mov	r9, r8		
ldr	r3, [sp, #156]	; 0x9c	
ldr	r2, [sp, #152]	; 0x98	
b	1031b8 <_vfprintf_r+0x1920>		
vneg.f64	d9, d8		
mov	sl, #45	; 0x2d	
b	103320 <_vfprintf_r+0x1a88>		
ldr	r3, [sp, #72]	; 0x48	
cmp	r3, #0		
rsble	r5, r3, #2		
ldr	r3, [sp, #76]	; 0x4c	
movgt	r5, #1		
add	r5, r5, r3		
bic	r3, r5, r5, asr #31		
b	103004 <_vfprintf_r+0x176c>		
ldr	r3, [sp, #140]	; 0x8c	
b	102fa4 <_vfprintf_r+0x170c>		
ldr	r3, [sp, #72]	; 0x48	
add	r5, r7, #1		
add	r5, r3, r5		
bic	r3, r5, r5, asr #31		
b	103004 <_vfprintf_r+0x176c>		
add	r3, r3, #48	; 0x30	
strb	r3, [sp, #135]	; 0x87	
mov	r3, #48	; 0x30	
strb	r3, [sp, #134]	; 0x86	
add	r3, sp, #136	; 0x88	
b	103638 <_vfprintf_r+0x1da0>		
cmp	r7, #0		
bne	103710 <_vfprintf_r+0x1e78>		
ldr	r3, [sp, #28]		
tst	r3, #1		
moveq	r3, #1		
moveq	r5, r3		
beq	103004 <_vfprintf_r+0x176c>		
add	r5, r7, #2		
bic	r3, r5, r5, asr #31		
b	103004 <_vfprintf_r+0x176c>		
ldr	r0, [sp, #52]	; 0x34	
ldrb	r6, [r3, #1]		
add	r0, r0, #4		
ldr	r7, [r0, #-4]		
str	r0, [sp, #52]	; 0x34	
cmp	r7, #0		
bge	101a08 <_vfprintf_r+0x170>		
b	101a04 <_vfprintf_r+0x16c>		
ldr	r3, [sp, #28]		
ands	r3, r3, #1		
beq	10365c <_vfprintf_r+0x1dc4>		
b	103654 <_vfprintf_r+0x1dbc>		
add	r3, sp, #134	; 0x86	
b	103638 <_vfprintf_r+0x1da0>		
mov	r4, r7		
b	103368 <_vfprintf_r+0x1ad0>		
andseq	sl, r0, r8, lsl #27		
movw	ip, #44944	; 0xaf90	
mov	r3, r2		
push	{lr}		; (str lr, [sp, #-4]!)
movt	ip, #16		
mov	lr, r1		
mov	r1, r0		
mov	r2, lr		
ldr	r0, [ip]		
pop	{lr}		; (ldr lr, [sp], #4)
b	101898 <_vfprintf_r>		
push	{r4, r5, r6, r7, r8, r9, sl, lr}		
mov	r4, r1		
sub	sp, sp, #1120	; 0x460	
ldrh	r7, [r4, #14]		
sub	sp, sp, #8		
ldr	r9, [r4, #100]	; 0x64	
ldr	sl, [r4, #28]		
add	r6, sp, #104	; 0x68	
ldr	r8, [r4, #36]	; 0x24	
mov	r1, sp		
ldrh	ip, [r4, #12]		
mov	lr, #1024	; 0x400	
strh	r7, [sp, #14]		
mov	r7, #0		
bic	ip, ip, #2		
str	r9, [sp, #100]	; 0x64	
str	r6, [sp]		
mov	r9, r0		
str	r6, [sp, #16]		
strh	ip, [sp, #12]		
str	sl, [sp, #28]		
str	r8, [sp, #36]	; 0x24	
str	lr, [sp, #8]		
str	lr, [sp, #20]		
str	r7, [sp, #24]		
bl	101898 <_vfprintf_r>		
subs	r6, r0, #0		
blt	10380c <__sbprintf+0x84>		
mov	r0, r9		
mov	r1, sp		
bl	10516c <_fflush_r>		
cmp	r0, r7		
mvnne	r6, #0		
ldrh	r3, [sp, #12]		
mov	r0, r6		
tst	r3, #64	; 0x40	
ldrhne	r3, [r4, #12]		
orrne	r3, r3, #64	; 0x40	
strhne	r3, [r4, #12]		
add	sp, sp, #1120	; 0x460	
add	sp, sp, #8		
pop	{r4, r5, r6, r7, r8, r9, sl, pc}		
push	{r3, r4, r5, lr}		
movw	r3, #44944	; 0xaf90	
movt	r3, #16		
mov	r5, r0		
ldr	r0, [r3]		
mov	r4, r1		
cmp	r0, #0		
beq	10385c <__swsetup_r+0x2c>		
ldr	r3, [r0, #56]	; 0x38	
cmp	r3, #0		
beq	103920 <__swsetup_r+0xf0>		
ldrh	ip, [r4, #12]		
uxth	r3, ip		
tst	r3, #8		
beq	10389c <__swsetup_r+0x6c>		
ldr	r2, [r4, #16]		
cmp	r2, #0		
beq	1038c4 <__swsetup_r+0x94>		
ands	r1, r3, #1		
bne	1038e8 <__swsetup_r+0xb8>		
tst	r3, #2		
ldreq	r1, [r4, #20]		
cmp	r2, #0		
str	r1, [r4, #8]		
beq	103904 <__swsetup_r+0xd4>		
mov	r0, #0		
pop	{r3, r4, r5, pc}		
tst	r3, #16		
beq	103970 <__swsetup_r+0x140>		
tst	r3, #4		
bne	103928 <__swsetup_r+0xf8>		
ldr	r2, [r4, #16]		
orr	r3, ip, #8		
cmp	r2, #0		
strh	r3, [r4, #12]		
uxth	r3, r3		
bne	103878 <__swsetup_r+0x48>		
and	r1, r3, #640	; 0x280	
cmp	r1, #512	; 0x200	
beq	103878 <__swsetup_r+0x48>		
mov	r0, r5		
mov	r1, r4		
bl	105a84 <__smakebuf_r>		
ldrh	r3, [r4, #12]		
ldr	r2, [r4, #16]		
b	103878 <__swsetup_r+0x48>		
ldr	r3, [r4, #20]		
cmp	r2, #0		
mov	r1, #0		
str	r1, [r4, #8]		
rsb	r3, r3, #0		
str	r3, [r4, #24]		
bne	103894 <__swsetup_r+0x64>		
ldrh	r3, [r4, #12]		
tst	r3, #128	; 0x80	
beq	103894 <__swsetup_r+0x64>		
orr	r3, r3, #64	; 0x40	
mvn	r0, #0		
strh	r3, [r4, #12]		
pop	{r3, r4, r5, pc}		
bl	1054b0 <__sinit>		
b	10385c <__swsetup_r+0x2c>		
ldr	r1, [r4, #48]	; 0x30	
cmp	r1, #0		
beq	103954 <__swsetup_r+0x124>		
add	r3, r4, #64	; 0x40	
cmp	r1, r3		
beq	10394c <__swsetup_r+0x11c>		
mov	r0, r5		
bl	1055fc <_free_r>		
ldrh	ip, [r4, #12]		
mov	r3, #0		
str	r3, [r4, #48]	; 0x30	
ldr	r2, [r4, #16]		
bic	ip, ip, #36	; 0x24	
mov	r3, #0		
str	r3, [r4, #4]		
uxth	ip, ip		
str	r2, [r4]		
b	1038b0 <__swsetup_r+0x80>		
orr	ip, ip, #64	; 0x40	
mov	r3, #9		
mvn	r0, #0		
str	r3, [r5]		
strh	ip, [r4, #12]		
pop	{r3, r4, r5, pc}		
movw	r3, #44404	; 0xad74	
movw	r2, #0		
movt	r3, #16		
movt	r2, #0		
ldr	r3, [r3]		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
sub	sp, sp, #20		
mov	sl, r0		
mov	r6, r1		
str	r3, [sp, #8]		
add	r3, r3, #328	; 0x148	
str	r2, [sp, #4]		
str	r3, [sp, #12]		
ldr	r3, [sp, #8]		
ldr	r7, [r3, #328]	; 0x148	
cmp	r7, #0		
beq	103ab4 <__call_exitprocs+0x12c>		
ldr	fp, [sp, #12]		
mov	r9, fp		
ldr	r4, [r7, #4]		
subs	r5, r4, #1		
addpl	r4, r4, #1		
movpl	r8, #0		
addpl	r4, r7, r4, lsl #2		
bpl	103a0c <__call_exitprocs+0x84>		
b	103a78 <__call_exitprocs+0xf0>		
ldr	r3, [r4, #256]	; 0x100	
cmp	r3, r6		
beq	103a14 <__call_exitprocs+0x8c>		
sub	r5, r5, #1		
sub	r4, r4, #4		
cmn	r5, #1		
beq	103a78 <__call_exitprocs+0xf0>		
cmp	r6, #0		
bne	1039f0 <__call_exitprocs+0x68>		
ldr	r3, [r7, #4]		
ldr	r2, [r4]		
sub	r3, r3, #1		
cmp	r3, r5		
streq	r5, [r7, #4]		
strne	r8, [r4]		
cmp	r2, #0		
beq	1039fc <__call_exitprocs+0x74>		
ldr	r3, [r7, #392]	; 0x188	
mov	r1, #1		
lsl	r1, r1, r5		
ldr	fp, [r7, #4]		
tst	r1, r3		
bne	103abc <__call_exitprocs+0x134>		
blx	r2		
ldr	r3, [r7, #4]		
cmp	r3, fp		
bne	1039bc <__call_exitprocs+0x34>		
ldr	r3, [r9]		
cmp	r3, r7		
bne	1039bc <__call_exitprocs+0x34>		
sub	r5, r5, #1		
sub	r4, r4, #4		
cmn	r5, #1		
bne	103a0c <__call_exitprocs+0x84>		
ldr	r3, [sp, #4]		
cmp	r3, #0		
beq	103ab4 <__call_exitprocs+0x12c>		
ldr	r3, [r7, #4]		
cmp	r3, #0		
ldr	r3, [r7]		
bne	103ae4 <__call_exitprocs+0x15c>		
cmp	r3, #0		
beq	103ae4 <__call_exitprocs+0x15c>		
mov	r0, r7		
str	r3, [r9]		
nop	{0}		
ldr	r7, [r9]		
cmp	r7, #0		
bne	1039d4 <__call_exitprocs+0x4c>		
add	sp, sp, #20		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldr	r3, [r7, #396]	; 0x18c	
tst	r1, r3		
bne	103ad8 <__call_exitprocs+0x150>		
mov	r0, sl		
ldr	r1, [r4, #128]	; 0x80	
blx	r2		
b	103a50 <__call_exitprocs+0xc8>		
ldr	r0, [r4, #128]	; 0x80	
blx	r2		
b	103a50 <__call_exitprocs+0xc8>		
mov	r9, r7		
mov	r7, r3		
b	103aac <__call_exitprocs+0x124>		
mov	r1, r0		
mov	r0, #0		
mov	r2, r0		
mov	r3, r0		
b	10901c <__register_exitproc>		
andeq	r0, r0, r0		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
sub	sp, sp, #12		
ldr	r3, [r0, #16]		
ldr	r5, [r1, #16]		
cmp	r5, r3		
movgt	r0, #0		
bgt	103cc4 <quorem+0x1bc>		
sub	r5, r5, #1		
add	r4, r1, #20		
str	r1, [sp]		
add	r9, r0, #20		
ldr	r1, [r4, r5, lsl #2]		
lsl	sl, r5, #2		
mov	r8, r0		
ldr	r0, [r9, r5, lsl #2]		
add	r1, r1, #1		
add	r3, r9, sl		
str	r3, [sp, #4]		
bl	101524 <__aeabi_uidiv>		
add	r7, r4, sl		
subs	r6, r0, #0		
beq	103c14 <quorem+0x10c>		
mov	ip, #0		
mov	fp, r4		
mov	r2, ip		
mov	lr, r9		
ldr	r3, [fp], #4		
ldr	r0, [lr]		
cmp	r7, fp		
uxth	r1, r3		
lsr	r3, r3, #16		
mla	r1, r1, r6, ip		
mul	ip, r3, r6		
uxth	r3, r1		
add	ip, ip, r1, lsr #16		
rsb	r3, r3, r2		
uxtah	r3, r3, r0		
uxth	r2, ip		
rsb	r2, r2, r0, lsr #16		
lsr	ip, ip, #16		
add	r2, r2, r3, asr #16		
uxth	r3, r3		
orr	r0, r3, r2, lsl #16		
asr	r2, r2, #16		
str	r0, [lr], #4		
bcs	103b70 <quorem+0x68>		
ldr	r3, [r9, sl]		
cmp	r3, #0		
bne	103c14 <quorem+0x10c>		
ldr	r2, [sp, #4]		
sub	r3, r2, #4		
cmp	r9, r3		
bcs	103c10 <quorem+0x108>		
ldr	r3, [r2, #-4]		
cmp	r3, #0		
bne	103c10 <quorem+0x108>		
sub	r3, r2, #8		
b	103bfc <quorem+0xf4>		
ldr	r2, [r2]		
cmp	r2, #0		
bne	103c10 <quorem+0x108>		
cmp	r9, r3		
mov	r2, r3		
sub	r5, r5, #1		
sub	r3, r3, #4		
bcc	103bf0 <quorem+0xe8>		
str	r5, [r8, #16]		
ldr	r1, [sp]		
mov	r0, r8		
bl	107180 <__mcmp>		
cmp	r0, #0		
blt	103cc0 <quorem+0x1b8>		
add	r6, r6, #1		
mov	ip, r9		
mov	r3, #0		
ldr	r0, [r4], #4		
ldr	r1, [ip]		
cmp	r7, r4		
uxth	r2, r0		
lsr	r0, r0, #16		
rsb	r2, r2, r3		
rsb	r3, r0, r1, lsr #16		
uxtah	r2, r2, r1		
add	r3, r3, r2, asr #16		
uxth	r2, r2		
orr	r1, r2, r3, lsl #16		
asr	r3, r3, #16		
str	r1, [ip], #4		
bcs	103c34 <quorem+0x12c>		
ldr	r2, [r9, r5, lsl #2]		
add	r3, r9, r5, lsl #2		
cmp	r2, #0		
bne	103cc0 <quorem+0x1b8>		
sub	r2, r3, #4		
cmp	r9, r2		
bcs	103cbc <quorem+0x1b4>		
ldr	r2, [r3, #-4]		
cmp	r2, #0		
bne	103cbc <quorem+0x1b4>		
sub	r3, r3, #8		
b	103ca8 <quorem+0x1a0>		
ldr	r2, [r2]		
cmp	r2, #0		
bne	103cbc <quorem+0x1b4>		
cmp	r9, r3		
mov	r2, r3		
sub	r5, r5, #1		
sub	r3, r3, #4		
bcc	103c9c <quorem+0x194>		
str	r5, [r8, #16]		
mov	r0, r6		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
mov	r4, r0		
vpush	{d8}		
mov	sl, r2		
ldr	ip, [r0, #64]	; 0x40	
mov	fp, r3		
cmp	ip, #0		
sub	sp, sp, #60	; 0x3c	
ldr	r6, [sp, #116]	; 0x74	
beq	103d14 <_dtoa_r+0x48>		
ldr	r2, [r0, #68]	; 0x44	
mov	r3, #1		
mov	r1, ip		
lsl	r3, r3, r2		
stmib	ip, {r2, r3}		
bl	106ac8 <_Bfree>		
mov	r3, #0		
str	r3, [r4, #64]	; 0x40	
cmp	fp, #0		
mov	r5, fp		
biclt	r5, fp, #-2147483648	; 0x80000000	
movlt	r3, #1		
movge	r3, #0		
strlt	r3, [r6]		
movlt	fp, r5		
strge	r3, [r6]		
mov	r3, #0		
mov	r2, r3		
movt	r3, #32752	; 0x7ff0	
and	r3, r3, r5		
movt	r2, #32752	; 0x7ff0	
cmp	r3, r2		
beq	103d94 <_dtoa_r+0xc8>		
vmov	d8, sl, fp		
vcmp.f64	d8, #0.0		
vmrs	APSR_nzcv, fpscr		
bne	103dd0 <_dtoa_r+0x104>		
ldr	r3, [sp, #120]	; 0x78	
ldr	r2, [sp, #112]	; 0x70	
cmp	r3, #0		
mov	r3, #1		
str	r3, [r2]		
beq	103fa8 <_dtoa_r+0x2dc>		
ldr	r3, [pc, #808]	; 1040a8 <_dtoa_r+0x3dc>	
sub	r0, r3, #1		
ldr	r2, [sp, #120]	; 0x78	
str	r3, [r2]		
add	sp, sp, #60	; 0x3c	
vpop	{d8}		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
cmp	sl, #0		
ldr	r2, [sp, #112]	; 0x70	
movw	r3, #9999	; 0x270f	
movwne	r0, #44852	; 0xaf34	
str	r3, [r2]		
movtne	r0, #16		
beq	103f58 <_dtoa_r+0x28c>		
ldr	r3, [sp, #120]	; 0x78	
cmp	r3, #0		
beq	103d88 <_dtoa_r+0xbc>		
ldrb	r3, [r0, #3]		
cmp	r3, #0		
addne	r3, r0, #8		
addeq	r3, r0, #3		
b	103d80 <_dtoa_r+0xb4>		
add	r2, sp, #52	; 0x34	
add	r3, sp, #48	; 0x30	
str	r2, [sp]		
mov	r0, r4		
str	r3, [sp, #4]		
mov	r2, sl		
mov	r3, fp		
bl	107464 <__d2b>		
lsrs	r8, r5, #20		
mov	r9, r0		
bne	103f7c <_dtoa_r+0x2b0>		
ldr	r8, [sp, #48]	; 0x30	
mvn	r3, #1040	; 0x410	
ldr	r1, [sp, #52]	; 0x34	
add	r1, r8, r1		
cmp	r1, r3		
blt	104344 <_dtoa_r+0x678>		
add	r3, r1, #1040	; 0x410	
movw	r2, #64526	; 0xfc0e	
add	r3, r3, #2		
movt	r2, #65535	; 0xffff	
lsr	r3, sl, r3		
rsb	r2, r1, r2		
orr	r3, r3, r5, lsl r2		
vmov	s15, r3		
vcvt.f64.u32	d16, s15		
sub	r1, r1, #1		
mov	r0, #1		
str	r0, [sp, #32]		
vmov	r2, r3, d16		
sub	r3, r3, #32505856	; 0x1f00000	
vmov.f64	d17, #120	; 0x78	
vmov	d20, r2, r3		
vldr	d19, [pc, #564]	; 104090 <_dtoa_r+0x3c4>	
vldr	d16, [pc, #568]	; 104098 <_dtoa_r+0x3cc>	
vmov	s15, r1		
vsub.f64	d17, d20, d17		
vldr	d18, [pc, #564]	; 1040a0 <_dtoa_r+0x3d4>	
vmla.f64	d16, d17, d19		
vcvt.f64.s32	d17, s15		
vmla.f64	d16, d17, d18		
vcvt.s32.f64	s15, d16		
vcmpe.f64	d16, #0.0		
vstr	s15, [sp, #8]		
vmrs	APSR_nzcv, fpscr		
bmi	104328 <_dtoa_r+0x65c>		
ldr	r3, [sp, #8]		
cmp	r3, #22		
movhi	r3, #1		
strhi	r3, [sp, #28]		
bhi	103ed0 <_dtoa_r+0x204>		
ldr	r2, [sp, #8]		
movw	r3, #44456	; 0xada8	
movt	r3, #16		
vmov	d17, sl, fp		
add	r3, r3, r2, lsl #3		
vldr	d16, [r3]		
vcmpe.f64	d16, d17		
vmrs	APSR_nzcv, fpscr		
movgt	r3, r2		
subgt	r3, r3, #1		
strgt	r3, [sp, #8]		
mov	r3, #0		
str	r3, [sp, #28]		
rsb	r8, r1, r8		
ldr	r3, [sp, #8]		
subs	r8, r8, #1		
rsbmi	r7, r8, #0		
movpl	r7, #0		
movmi	r8, #0		
cmp	r3, #0		
strge	r3, [sp, #24]		
addge	r8, r8, r3		
ldrlt	r3, [sp, #8]		
movge	r3, #0		
strge	r3, [sp, #12]		
rsblt	r7, r3, r7		
rsblt	r3, r3, #0		
strlt	r3, [sp, #12]		
movlt	r3, #0		
strlt	r3, [sp, #24]		
ldr	r3, [sp, #104]	; 0x68	
cmp	r3, #9		
bhi	103fb4 <_dtoa_r+0x2e8>		
cmp	r3, #5		
movle	r5, #1		
movgt	r5, #0		
subgt	r3, r3, #4		
strgt	r3, [sp, #104]	; 0x68	
ldr	r3, [sp, #104]	; 0x68	
sub	r3, r3, #2		
cmp	r3, #3		
ldrls	pc, [pc, r3, lsl #2]		
b	10435c <_dtoa_r+0x690>		
andseq	r4, r0, ip, ror r6		
andseq	r4, r0, ip, lsr r6		
andseq	r4, r0, ip, lsr #8		
andseq	r4, r0, r4, lsl pc		
ubfx	r0, r5, #0, #20		
movw	r3, #44852	; 0xaf34	
cmp	r0, #0		
movw	r2, #44840	; 0xaf28	
movt	r3, #16		
movt	r2, #16		
movne	r0, r3		
moveq	r0, r2		
b	103db0 <_dtoa_r+0xe4>		
mov	r3, fp		
ubfx	r0, r3, #0, #20		
sub	r1, r8, #1020	; 0x3fc	
orr	r3, r0, #1069547520	; 0x3fc00000	
mov	r2, sl		
mov	r0, #0		
sub	r1, r1, #3		
ldr	r8, [sp, #48]	; 0x30	
orr	r3, r3, #3145728	; 0x300000	
str	r0, [sp, #32]		
b	103e4c <_dtoa_r+0x180>		
movw	r0, #44836	; 0xaf24	
movt	r0, #16		
b	103d88 <_dtoa_r+0xbc>		
mvn	r3, #0		
mov	r1, #0		
mov	r0, r4		
str	r1, [r4, #68]	; 0x44	
mov	r5, r3		
str	r3, [sp, #36]	; 0x24	
str	r1, [sp, #108]	; 0x6c	
bl	106a3c <_Balloc>		
ldr	r3, [sp, #108]	; 0x6c	
str	r5, [sp, #16]		
str	r3, [sp, #104]	; 0x68	
mov	r3, #1		
str	r3, [sp, #20]		
mov	r6, r0		
str	r0, [r4, #64]	; 0x40	
ldr	r2, [sp, #8]		
ldr	r3, [sp, #52]	; 0x34	
cmp	r2, #14		
movgt	r2, #0		
movle	r2, #1		
cmp	r3, #0		
movlt	r2, #0		
cmp	r2, #0		
beq	1040ac <_dtoa_r+0x3e0>		
ldr	r2, [sp, #108]	; 0x6c	
movw	r3, #44456	; 0xada8	
ldr	r1, [sp, #16]		
movt	r3, #16		
lsr	r2, r2, #31		
cmp	r1, #0		
movgt	r2, #0		
andle	r2, r2, #1		
cmp	r2, #0		
ldr	r2, [sp, #8]		
add	r3, r3, r2, lsl #3		
vldr	d18, [r3]		
beq	104688 <_dtoa_r+0x9bc>		
ldr	r3, [sp, #16]		
cmp	r3, #0		
bne	1047d4 <_dtoa_r+0xb08>		
vmov.f64	d16, #20		
vmul.f64	d18, d18, d16		
vmov	d16, sl, fp		
vcmpe.f64	d18, d16		
vmrs	APSR_nzcv, fpscr		
blt	1048f0 <_dtoa_r+0xc24>		
ldr	r3, [sp, #16]		
mov	r5, r3		
str	r3, [sp, #12]		
ldr	r3, [sp, #108]	; 0x6c	
mvn	r3, r3		
str	r3, [sp, #8]		
mov	r3, r6		
b	1042a4 <_dtoa_r+0x5d8>		
nop	{0}		
cmnvs	pc, #-2080374783	; 0x84000001	
svccc	0x00d287a7		
blhi	193636c <__undef_stack+0x181f80c>		
svccc	0x00c68a28		
		; <UNDEFINED> instruction: 0x509f79fb	
svccc	0x00d34413		
andseq	sl, r0, r5, lsr #30		
ldr	r2, [sp, #20]		
cmp	r2, #0		
bne	1043b4 <_dtoa_r+0x6e8>		
ldr	r3, [sp, #12]		
ldr	r5, [sp, #20]		
str	r7, [sp, #32]		
str	r3, [sp, #40]	; 0x28	
ldr	r3, [sp, #32]		
cmp	r8, #0		
cmpgt	r3, #0		
ble	1040f4 <_dtoa_r+0x428>		
cmp	r8, r3		
mov	r2, r3		
movlt	r3, r8		
rsb	r7, r3, r7		
rsb	r8, r3, r8		
rsb	r2, r3, r2		
str	r2, [sp, #32]		
ldr	r3, [sp, #12]		
cmp	r3, #0		
ble	104164 <_dtoa_r+0x498>		
ldr	r3, [sp, #20]		
cmp	r3, #0		
beq	104cd8 <_dtoa_r+0x100c>		
ldr	r3, [sp, #40]	; 0x28	
cmp	r3, #0		
ble	104154 <_dtoa_r+0x488>		
mov	r2, r3		
mov	r1, r5		
mov	r0, r4		
bl	106f88 <__pow5mult>		
mov	r2, r9		
mov	r5, r0		
mov	r0, r4		
mov	r1, r5		
bl	106dac <__multiply>		
mov	r1, r9		
str	r0, [sp, #44]	; 0x2c	
mov	r0, r4		
bl	106ac8 <_Bfree>		
ldr	r3, [sp, #44]	; 0x2c	
mov	r9, r3		
ldr	r3, [sp, #12]		
ldr	r2, [sp, #40]	; 0x28	
subs	r2, r3, r2		
bne	104d54 <_dtoa_r+0x1088>		
mov	r0, r4		
mov	r1, #1		
bl	106d8c <__i2b>		
ldr	r3, [sp, #24]		
cmp	r3, #0		
str	r0, [sp, #12]		
ble	10476c <_dtoa_r+0xaa0>		
mov	r1, r0		
mov	r2, r3		
mov	r0, r4		
bl	106f88 <__pow5mult>		
ldr	r3, [sp, #104]	; 0x68	
cmp	r3, #1		
str	r0, [sp, #12]		
ble	104d68 <_dtoa_r+0x109c>		
mov	r3, #0		
str	r3, [sp, #40]	; 0x28	
ldr	r2, [sp, #12]		
ldr	r3, [r2, #16]		
add	r3, r2, r3, lsl #2		
ldr	r0, [r3, #16]		
bl	106c98 <__hi0bits>		
rsb	r0, r0, #32		
add	r0, r0, r8		
ands	r0, r0, #31		
beq	1048e4 <_dtoa_r+0xc18>		
rsb	r3, r0, #32		
cmp	r3, #4		
ble	104f08 <_dtoa_r+0x123c>		
rsb	r0, r0, #28		
ldr	r3, [sp, #32]		
add	r7, r7, r0		
add	r8, r8, r0		
add	r3, r3, r0		
str	r3, [sp, #32]		
cmp	r7, #0		
ble	10420c <_dtoa_r+0x540>		
mov	r1, r9		
mov	r2, r7		
mov	r0, r4		
bl	107084 <__lshift>		
mov	r9, r0		
cmp	r8, #0		
ble	104228 <_dtoa_r+0x55c>		
ldr	r1, [sp, #12]		
mov	r2, r8		
mov	r0, r4		
bl	107084 <__lshift>		
str	r0, [sp, #12]		
ldr	r3, [sp, #28]		
cmp	r3, #0		
bne	104a1c <_dtoa_r+0xd50>		
ldr	r3, [sp, #104]	; 0x68	
ldr	r2, [sp, #16]		
cmp	r3, #2		
movgt	r3, #1		
movle	r3, #0		
cmp	r2, #0		
movgt	r3, #0		
cmp	r3, #0		
beq	1047e4 <_dtoa_r+0xb18>		
ldr	r3, [sp, #16]		
cmp	r3, #0		
bne	104078 <_dtoa_r+0x3ac>		
ldr	r1, [sp, #12]		
mov	r2, #5		
mov	r0, r4		
bl	106ae4 <__multadd>		
mov	r1, r0		
str	r0, [sp, #12]		
mov	r0, r9		
bl	107180 <__mcmp>		
cmp	r0, #0		
ble	104078 <_dtoa_r+0x3ac>		
ldr	r3, [sp, #8]		
mov	r2, #49	; 0x31	
strb	r2, [r6]		
add	r3, r3, #1		
str	r3, [sp, #8]		
add	r3, r6, #1		
ldr	r1, [sp, #12]		
mov	r0, r4		
str	r3, [sp, #16]		
bl	106ac8 <_Bfree>		
cmp	r5, #0		
ldr	r3, [sp, #16]		
beq	1042d4 <_dtoa_r+0x608>		
mov	r1, r5		
mov	r0, r4		
str	r3, [sp, #12]		
bl	106ac8 <_Bfree>		
ldr	r3, [sp, #12]		
mov	r0, r4		
mov	r1, r9		
str	r3, [sp, #12]		
bl	106ac8 <_Bfree>		
ldr	r3, [sp, #120]	; 0x78	
mov	r1, #0		
cmp	r3, #0		
ldr	r3, [sp, #8]		
add	r2, r3, #1		
ldr	r3, [sp, #12]		
moveq	r0, r6		
strb	r1, [r3]		
ldr	r1, [sp, #112]	; 0x70	
str	r2, [r1]		
beq	103d88 <_dtoa_r+0xbc>		
ldr	r2, [sp, #120]	; 0x78	
mov	r0, r6		
str	r3, [r2]		
add	sp, sp, #60	; 0x3c	
vpop	{d8}		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
vcvt.f64.s32	d17, s15		
vcmp.f64	d17, d16		
vmrs	APSR_nzcv, fpscr		
vmovne	r3, s15		
subne	r3, r3, #1		
strne	r3, [sp, #8]		
b	103e88 <_dtoa_r+0x1bc>		
movw	r3, #64494	; 0xfbee	
movt	r3, #65535	; 0xffff	
rsb	r3, r1, r3		
lsl	r3, sl, r3		
vmov	s15, r3		
b	103e34 <_dtoa_r+0x168>		
mov	r5, #0		
mov	r0, r4		
str	r5, [r4, #68]	; 0x44	
mov	r1, r5		
bl	106a3c <_Balloc>		
ldr	r2, [sp, #8]		
ldr	r3, [sp, #52]	; 0x34	
cmp	r2, #14		
movgt	r2, #0		
movle	r2, #1		
cmp	r3, r5		
movlt	r2, #0		
cmp	r2, r5		
mov	r6, r0		
str	r0, [r4, #64]	; 0x40	
bne	104f20 <_dtoa_r+0x1254>		
mvn	r1, #0		
str	r2, [sp, #108]	; 0x6c	
str	r1, [sp, #16]		
mov	r2, #1		
str	r1, [sp, #36]	; 0x24	
str	r2, [sp, #20]		
ldr	r2, [sp, #104]	; 0x68	
cmp	r2, #1		
ble	104d8c <_dtoa_r+0x10c0>		
ldr	r3, [sp, #16]		
sub	r2, r3, #1		
ldr	r3, [sp, #12]		
cmp	r3, r2		
rsbge	r3, r2, r3		
ldrlt	r3, [sp, #12]		
strlt	r2, [sp, #12]		
rsblt	r3, r3, r2		
ldrlt	r2, [sp, #24]		
addlt	r3, r2, r3		
strlt	r3, [sp, #24]		
movlt	r3, #0		
str	r3, [sp, #40]	; 0x28	
ldr	r3, [sp, #16]		
cmp	r3, #0		
strge	r7, [sp, #32]		
rsblt	r3, r3, r7		
strlt	r3, [sp, #32]		
ldrge	r3, [sp, #16]		
movlt	r3, #0		
mov	r0, r4		
mov	r1, #1		
add	r7, r7, r3		
add	r8, r8, r3		
bl	106d8c <__i2b>		
mov	r5, r0		
b	1040c8 <_dtoa_r+0x3fc>		
mov	r3, #1		
str	r3, [sp, #20]		
ldr	r3, [sp, #108]	; 0x6c	
cmp	r3, #0		
ble	104cc4 <_dtoa_r+0xff8>		
cmp	r3, #14		
movhi	r5, #0		
andls	r5, r5, #1		
mov	ip, r3		
str	r3, [sp, #36]	; 0x24	
str	r3, [sp, #16]		
cmp	ip, #23		
mov	r1, #0		
str	r1, [r4, #68]	; 0x44	
bls	10448c <_dtoa_r+0x7c0>		
mov	r2, #1		
mov	r3, #4		
lsl	r3, r3, #1		
mov	r1, r2		
add	r0, r3, #20		
add	r2, r2, #1		
cmp	r0, ip		
bls	104470 <_dtoa_r+0x7a4>		
str	r1, [r4, #68]	; 0x44	
mov	r0, r4		
bl	106a3c <_Balloc>		
cmp	r5, #0		
mov	r6, r0		
str	r0, [r4, #64]	; 0x40	
beq	103ff0 <_dtoa_r+0x324>		
ldr	r3, [sp, #8]		
vmov	d21, sl, fp		
cmp	r3, #0		
ble	104904 <_dtoa_r+0xc38>		
and	r1, r3, #15		
movw	r2, #44456	; 0xada8	
asr	r3, r3, #4		
movt	r2, #16		
tst	r3, #16		
add	r2, r2, r1, lsl #3		
andne	r3, r3, #15		
vldr	d16, [r2]		
movwne	r2, #44696	; 0xae98	
movtne	r2, #16		
movne	r1, #3		
moveq	r1, #2		
vldrne	d19, [r2, #32]		
vmoveq.f64	d19, d21		
vdivne.f64	d19, d21, d19		
cmp	r3, #0		
beq	10451c <_dtoa_r+0x850>		
movw	r2, #44696	; 0xae98	
movt	r2, #16		
tst	r3, #1		
add	r2, r2, #8		
addne	r1, r1, #1		
vldrne	d17, [r2, #-8]		
vmulne.f64	d16, d16, d17		
asrs	r3, r3, #1		
bne	104500 <_dtoa_r+0x834>		
vdiv.f64	d19, d19, d16		
ldr	r3, [sp, #28]		
cmp	r3, #0		
beq	10453c <_dtoa_r+0x870>		
vmov.f64	d16, #112	; 0x70	
vcmpe.f64	d19, d16		
vmrs	APSR_nzcv, fpscr		
bmi	104d08 <_dtoa_r+0x103c>		
vmov.f64	d18, #28		
ldr	r3, [sp, #16]		
vmov	s15, r1		
cmp	r3, #0		
vcvt.f64.s32	d16, s15		
vmla.f64	d18, d16, d19		
vmov	sl, fp, d18		
sub	fp, fp, #54525952	; 0x3400000	
beq	1047ac <_dtoa_r+0xae0>		
ldr	lr, [sp, #8]		
ldr	r0, [sp, #16]		
ldr	r3, [sp, #20]		
cmp	r3, #0		
beq	104968 <_dtoa_r+0xc9c>		
vmov.f64	d17, #96	; 0x60	
sub	r2, r0, #1		
movw	r1, #44456	; 0xada8	
add	r3, r6, #1		
movt	r1, #16		
add	r2, r1, r2, lsl #3		
vldr	d18, [r2]		
vdiv.f64	d17, d17, d18		
vmov	d18, sl, fp		
vcvt.s32.f64	s15, d19		
vmov	r2, s15		
vcvt.f64.s32	d16, s15		
vsub.f64	d18, d17, d18		
vsub.f64	d16, d19, d16		
add	r2, r2, #48	; 0x30	
uxtb	r2, r2		
strb	r2, [r6]		
vcmpe.f64	d18, d16		
vmrs	APSR_nzcv, fpscr		
bgt	104634 <_dtoa_r+0x968>		
vmov.f64	d20, #112	; 0x70	
vsub.f64	d17, d20, d16		
vcmpe.f64	d18, d17		
vmrs	APSR_nzcv, fpscr		
bgt	104738 <_dtoa_r+0xa6c>		
cmp	r0, #1		
ble	1048fc <_dtoa_r+0xc30>		
add	r0, r6, r0		
vmov.f64	d19, #36	; 0x24	
b	104604 <_dtoa_r+0x938>		
vsub.f64	d17, d20, d16		
vcmpe.f64	d17, d18		
vmrs	APSR_nzcv, fpscr		
bmi	104738 <_dtoa_r+0xa6c>		
cmp	r3, r0		
beq	1048fc <_dtoa_r+0xc30>		
vmul.f64	d16, d16, d19		
vcvt.s32.f64	s15, d16		
vmov	r2, s15		
vmul.f64	d18, d18, d19		
vcvt.f64.s32	d17, s15		
add	r2, r2, #48	; 0x30	
uxtb	r2, r2		
strb	r2, [r3], #1		
vsub.f64	d16, d16, d17		
vcmpe.f64	d16, d18		
vmrs	APSR_nzcv, fpscr		
bpl	1045ec <_dtoa_r+0x920>		
str	lr, [sp, #8]		
b	1042d4 <_dtoa_r+0x608>		
mov	r3, #0		
str	r3, [sp, #20]		
ldr	r3, [sp, #108]	; 0x6c	
ldr	r2, [sp, #8]		
add	r3, r3, r2		
str	r3, [sp, #36]	; 0x24	
add	r3, r3, #1		
str	r3, [sp, #16]		
cmp	r3, #0		
ble	104ca8 <_dtoa_r+0xfdc>		
ldr	r3, [sp, #16]		
cmp	r3, #14		
movhi	r5, #0		
andls	r5, r5, #1		
mov	ip, r3		
b	104458 <_dtoa_r+0x78c>		
mov	r3, #0		
str	r3, [sp, #20]		
b	104434 <_dtoa_r+0x768>		
vmov	d16, sl, fp		
cmp	r1, #1		
add	r3, r6, #1		
vdiv.f64	d17, d16, d18		
vcvt.s32.f64	s15, d17		
vmov	r2, s15		
vcvt.f64.s32	d17, s15		
vmls.f64	d16, d17, d18		
add	r2, r2, #48	; 0x30	
strb	r2, [r6]		
beq	104708 <_dtoa_r+0xa3c>		
vmov.f64	d19, #36	; 0x24	
vmul.f64	d16, d16, d19		
vcmp.f64	d16, #0.0		
vmrs	APSR_nzcv, fpscr		
ldrne	r1, [sp, #16]		
bne	1046e0 <_dtoa_r+0xa14>		
b	1042d4 <_dtoa_r+0x608>		
vmul.f64	d16, d16, d19		
vcmp.f64	d16, #0.0		
vmrs	APSR_nzcv, fpscr		
beq	1042d4 <_dtoa_r+0x608>		
vdiv.f64	d17, d16, d18		
vcvt.s32.f64	s15, d17		
vmov	r2, s15		
vcvt.f64.s32	d17, s15		
vmls.f64	d16, d17, d18		
add	r2, r2, #48	; 0x30	
strb	r2, [r3], #1		
rsb	r2, r6, r3		
cmp	r1, r2		
bne	1046d0 <_dtoa_r+0xa04>		
vadd.f64	d16, d16, d16		
vcmpe.f64	d18, d16		
vmrs	APSR_nzcv, fpscr		
bmi	104730 <_dtoa_r+0xa64>		
vcmp.f64	d18, d16		
vmrs	APSR_nzcv, fpscr		
bne	1042d4 <_dtoa_r+0x608>		
vmov	r2, s15		
tst	r2, #1		
beq	1042d4 <_dtoa_r+0x608>		
ldr	lr, [sp, #8]		
ldrb	r2, [r3, #-1]		
sub	r1, r3, #1		
b	10474c <_dtoa_r+0xa80>		
cmp	r1, r6		
beq	104cf0 <_dtoa_r+0x1024>		
ldrb	r2, [r1, #-1]!		
cmp	r2, #57	; 0x39	
add	r3, r1, #1		
beq	104740 <_dtoa_r+0xa74>		
add	r2, r2, #1		
str	lr, [sp, #8]		
uxtb	r2, r2		
strb	r2, [r1]		
b	1042d4 <_dtoa_r+0x608>		
ldr	r3, [sp, #104]	; 0x68	
cmp	r3, #1		
ble	104a98 <_dtoa_r+0xdcc>		
mov	r3, #0		
str	r3, [sp, #40]	; 0x28	
ldr	r3, [sp, #24]		
cmp	r3, #0		
moveq	r0, #1		
beq	1041c0 <_dtoa_r+0x4f4>		
b	1041a8 <_dtoa_r+0x4dc>		
vmov.f64	d18, #28		
vmov	s15, r1		
vcvt.f64.s32	d17, s15		
vmla.f64	d18, d19, d17		
vmov	sl, fp, d18		
sub	fp, fp, #54525952	; 0x3400000	
vmov.f64	d16, #20		
vmov	d18, sl, fp		
vsub.f64	d16, d19, d16		
vcmpe.f64	d16, d18		
vmrs	APSR_nzcv, fpscr		
bgt	1048ec <_dtoa_r+0xc20>		
vneg.f64	d18, d18		
vcmpe.f64	d16, d18		
vmrs	APSR_nzcv, fpscr		
bpl	1048fc <_dtoa_r+0xc30>		
mov	r3, #0		
str	r3, [sp, #12]		
mov	r5, r3		
b	104078 <_dtoa_r+0x3ac>		
ldr	r3, [sp, #20]		
cmp	r3, #0		
bne	104b18 <_dtoa_r+0xe4c>		
mov	r7, r6		
ldr	sl, [sp, #12]		
ldr	fp, [sp, #16]		
b	104808 <_dtoa_r+0xb3c>		
bl	106ae4 <__multadd>		
mov	r9, r0		
mov	r1, sl		
mov	r0, r9		
bl	103b08 <quorem>		
mov	r1, r9		
mov	r2, #10		
mov	r3, #0		
add	r8, r0, #48	; 0x30	
strb	r8, [r7], #1		
rsb	ip, r6, r7		
mov	r0, r4		
cmp	ip, fp		
blt	104800 <_dtoa_r+0xb34>		
ldr	r3, [sp, #16]		
mov	sl, #0		
cmp	r3, #1		
addge	r3, r6, r3		
addlt	r3, r6, #1		
mov	r1, r9		
mov	r2, #1		
mov	r0, r4		
str	r3, [sp, #16]		
bl	107084 <__lshift>		
ldr	r1, [sp, #12]		
mov	r9, r0		
bl	107180 <__mcmp>		
ldr	r3, [sp, #16]		
cmp	r0, #0		
ble	104e18 <_dtoa_r+0x114c>		
ldrb	r1, [r3, #-1]		
sub	r2, r3, #1		
b	104890 <_dtoa_r+0xbc4>		
cmp	r2, r6		
beq	104d74 <_dtoa_r+0x10a8>		
ldrb	r1, [r2, #-1]!		
cmp	r1, #57	; 0x39	
add	r3, r2, #1		
beq	104884 <_dtoa_r+0xbb8>		
add	r1, r1, #1		
strb	r1, [r2]		
ldr	r1, [sp, #12]		
mov	r0, r4		
str	r3, [sp, #16]		
bl	106ac8 <_Bfree>		
cmp	r5, #0		
ldr	r3, [sp, #16]		
beq	1042d4 <_dtoa_r+0x608>		
cmp	sl, r5		
cmpne	sl, #0		
beq	1042c0 <_dtoa_r+0x5f4>		
mov	r1, sl		
mov	r0, r4		
str	r3, [sp, #12]		
bl	106ac8 <_Bfree>		
ldr	r3, [sp, #12]		
b	1042c0 <_dtoa_r+0x5f4>		
mov	r0, #28		
b	1041dc <_dtoa_r+0x510>		
mov	r3, #0		
str	r3, [sp, #12]		
mov	r5, r3		
b	10428c <_dtoa_r+0x5c0>		
vmov	sl, fp, d21		
b	103ff0 <_dtoa_r+0x324>		
ldr	r3, [sp, #8]		
rsb	r3, r3, #0		
cmp	r3, #0		
vmoveq.f64	d19, d21		
moveq	r1, #2		
beq	104520 <_dtoa_r+0x854>		
and	r1, r3, #15		
movw	r2, #44456	; 0xada8	
movt	r2, #16		
asrs	r0, r3, #4		
add	r2, r2, r1, lsl #3		
vldr	d16, [r2]		
vmul.f64	d19, d21, d16		
beq	104ef0 <_dtoa_r+0x1224>		
movw	r3, #44696	; 0xae98	
mov	r1, #2		
movt	r3, #16		
tst	r0, #1		
add	r3, r3, #8		
addne	r1, r1, #1		
vldrne	d16, [r3, #-8]		
vmulne.f64	d19, d19, d16		
asrs	r0, r0, #1		
bne	104948 <_dtoa_r+0xc7c>		
b	104520 <_dtoa_r+0x854>		
vcvt.s32.f64	s15, d19		
sub	ip, r0, #1		
movw	r3, #44456	; 0xada8	
cmp	r0, #1		
movt	r3, #16		
add	r2, r3, ip, lsl #3		
vmov	d16, sl, fp		
add	r3, r6, #1		
addne	r0, r6, r0		
vldr	d18, [r2]		
movne	r1, r3		
vmov	r2, s15		
vcvt.f64.s32	d17, s15		
vmul.f64	d18, d18, d16		
add	r2, r2, #48	; 0x30	
strb	r2, [r6]		
vsub.f64	d16, d19, d17		
vmovne.f64	d19, #36	; 0x24	
beq	1049dc <_dtoa_r+0xd10>		
vmul.f64	d16, d16, d19		
vcvt.s32.f64	s15, d16		
vmov	r2, s15		
vcvt.f64.s32	d17, s15		
vsub.f64	d16, d16, d17		
add	r2, r2, #48	; 0x30	
strb	r2, [r1], #1		
cmp	r1, r0		
bne	1049b4 <_dtoa_r+0xce8>		
add	r3, r3, ip		
vmov.f64	d17, #96	; 0x60	
vadd.f64	d19, d18, d17		
vcmpe.f64	d19, d16		
vmrs	APSR_nzcv, fpscr		
bmi	104734 <_dtoa_r+0xa68>		
vsub.f64	d17, d17, d18		
vcmpe.f64	d17, d16		
vmrs	APSR_nzcv, fpscr		
bgt	104a08 <_dtoa_r+0xd3c>		
b	1048fc <_dtoa_r+0xc30>		
mov	r3, r1		
ldrb	r2, [r3, #-1]		
sub	r1, r3, #1		
cmp	r2, #48	; 0x30	
beq	104a04 <_dtoa_r+0xd38>		
b	104634 <_dtoa_r+0x968>		
mov	r0, r9		
ldr	r1, [sp, #12]		
bl	107180 <__mcmp>		
cmp	r0, #0		
bge	104234 <_dtoa_r+0x568>		
mov	r1, r9		
mov	r3, #0		
mov	r0, r4		
mov	r2, #10		
bl	106ae4 <__multadd>		
ldr	r3, [sp, #20]		
cmp	r3, #0		
ldr	r3, [sp, #8]		
sub	r3, r3, #1		
str	r3, [sp, #8]		
mov	r9, r0		
bne	104ad4 <_dtoa_r+0xe08>		
ldr	r3, [sp, #104]	; 0x68	
ldr	r2, [sp, #36]	; 0x24	
cmp	r3, #2		
movgt	r3, #1		
movle	r3, #0		
cmp	r2, #0		
movgt	r3, #0		
cmp	r3, #0		
moveq	r3, r2		
streq	r3, [sp, #16]		
beq	1047f0 <_dtoa_r+0xb24>		
ldr	r3, [sp, #36]	; 0x24	
str	r3, [sp, #16]		
b	104258 <_dtoa_r+0x58c>		
cmp	sl, #0		
bne	104778 <_dtoa_r+0xaac>		
ubfx	r3, fp, #0, #20		
cmp	r3, #0		
bne	104778 <_dtoa_r+0xaac>		
bic	r3, fp, #-2147483648	; 0x80000000	
lsr	r3, r3, #20		
lsl	r3, r3, #20		
cmp	r3, #0		
streq	r3, [sp, #40]	; 0x28	
movne	r3, #1		
addne	r7, r7, #1		
addne	r8, r8, #1		
strne	r3, [sp, #40]	; 0x28	
b	104780 <_dtoa_r+0xab4>		
mov	r1, r5		
mov	r2, #10		
mov	r3, #0		
mov	r0, r4		
bl	106ae4 <__multadd>		
ldr	r3, [sp, #104]	; 0x68	
ldr	r2, [sp, #36]	; 0x24	
cmp	r3, #2		
movgt	r3, #1		
movle	r3, #0		
cmp	r2, #0		
movgt	r3, #0		
cmp	r3, #0		
moveq	r3, r2		
streq	r3, [sp, #16]		
mov	r5, r0		
bne	104a8c <_dtoa_r+0xdc0>		
ldr	r3, [sp, #32]		
cmp	r3, #0		
ble	104b38 <_dtoa_r+0xe6c>		
mov	r1, r5		
mov	r2, r3		
mov	r0, r4		
bl	107084 <__lshift>		
mov	r5, r0		
ldr	r3, [sp, #40]	; 0x28	
cmp	r3, #0		
streq	r5, [sp, #28]		
bne	104e40 <_dtoa_r+0x1174>		
ldr	r3, [sp, #16]		
and	r2, sl, #1		
mov	r7, r6		
str	r6, [sp, #32]		
sub	r3, r3, #1		
str	r2, [sp, #20]		
add	r3, r6, r3		
ldr	r6, [sp, #28]		
str	r3, [sp, #24]		
b	104b94 <_dtoa_r+0xec8>		
bl	106ae4 <__multadd>		
mov	r1, r6		
mov	r2, #10		
mov	r3, #0		
mov	r5, r0		
mov	r0, r4		
bl	106ae4 <__multadd>		
mov	r6, r0		
mov	r7, sl		
ldr	r8, [sp, #12]		
mov	r0, r9		
mov	r1, r8		
bl	103b08 <quorem>		
mov	r1, r5		
mov	fp, r0		
mov	r0, r9		
bl	107180 <__mcmp>		
mov	r1, r8		
mov	r2, r6		
add	r8, fp, #48	; 0x30	
mov	sl, r0		
mov	r0, r4		
bl	1071e4 <__mdiff>		
ldr	r3, [r0, #12]		
mov	r2, r0		
cmp	r3, #0		
bne	104ca0 <_dtoa_r+0xfd4>		
mov	r1, r2		
mov	r0, r9		
str	r2, [sp, #16]		
bl	107180 <__mcmp>		
ldr	r2, [sp, #16]		
mov	r3, r0		
mov	r1, r2		
mov	r0, r4		
str	r3, [sp, #16]		
bl	106ac8 <_Bfree>		
ldr	r2, [sp, #104]	; 0x68	
ldr	r3, [sp, #16]		
orrs	r2, r3, r2		
bne	104c20 <_dtoa_r+0xf54>		
ldr	r2, [sp, #20]		
cmp	r2, #0		
beq	104ed4 <_dtoa_r+0x1208>		
cmp	sl, #0		
blt	104dc0 <_dtoa_r+0x10f4>		
ldr	r2, [sp, #104]	; 0x68	
orrs	r2, sl, r2		
bne	104c40 <_dtoa_r+0xf74>		
ldr	r2, [sp, #20]		
cmp	r2, #0		
beq	104dc0 <_dtoa_r+0x10f4>		
cmp	r3, #0		
bgt	104e80 <_dtoa_r+0x11b4>		
ldr	r3, [sp, #24]		
add	sl, r7, #1		
strb	r8, [r7]		
cmp	r7, r3		
mov	r3, sl		
beq	104ea8 <_dtoa_r+0x11dc>		
mov	r1, r9		
mov	r2, #10		
mov	r3, #0		
mov	r0, r4		
bl	106ae4 <__multadd>		
cmp	r5, r6		
mov	r1, r5		
mov	r2, #10		
mov	r3, #0		
mov	r9, r0		
mov	r0, r4		
bne	104b70 <_dtoa_r+0xea4>		
bl	106ae4 <__multadd>		
mov	r5, r0		
mov	r6, r0		
b	104b90 <_dtoa_r+0xec4>		
mov	r3, #1		
b	104bf4 <_dtoa_r+0xf28>		
cmp	r3, #14		
movhi	r3, #0		
movls	r3, #1		
mov	r1, #0		
and	r5, r5, r3		
str	r1, [r4, #68]	; 0x44	
b	10448c <_dtoa_r+0x7c0>		
mov	r3, #1		
str	r3, [sp, #108]	; 0x6c	
str	r3, [sp, #36]	; 0x24	
str	r3, [sp, #16]		
b	104cb4 <_dtoa_r+0xfe8>		
mov	r1, r9		
ldr	r2, [sp, #12]		
mov	r0, r4		
bl	106f88 <__pow5mult>		
mov	r9, r0		
b	104164 <_dtoa_r+0x498>		
add	r2, lr, #1		
mov	r0, #48	; 0x30	
str	r2, [sp, #8]		
mov	r2, #49	; 0x31	
strb	r0, [r1]		
b	104764 <_dtoa_r+0xa98>		
ldr	r3, [sp, #16]		
cmp	r3, #0		
beq	104794 <_dtoa_r+0xac8>		
ldr	r3, [sp, #36]	; 0x24	
cmp	r3, #0		
ble	1048fc <_dtoa_r+0xc30>		
vmov.f64	d16, #36	; 0x24	
add	r1, r1, #1		
ldr	r2, [sp, #8]		
mov	r0, r3		
vmov	s15, r1		
sub	lr, r2, #1		
vmul.f64	d19, d19, d16		
vmov.f64	d18, #28		
vcvt.f64.s32	d16, s15		
vmla.f64	d18, d19, d16		
vmov	sl, fp, d18		
sub	fp, fp, #54525952	; 0x3400000	
b	104568 <_dtoa_r+0x89c>		
mov	r1, r9		
mov	r0, r4		
bl	106f88 <__pow5mult>		
mov	r9, r0		
b	104164 <_dtoa_r+0x498>		
cmp	sl, #0		
beq	104aa0 <_dtoa_r+0xdd4>		
b	1041a0 <_dtoa_r+0x4d4>		
ldr	r2, [sp, #8]		
add	r2, r2, #1		
str	r2, [sp, #8]		
mov	r2, #49	; 0x31	
strb	r2, [r6]		
b	1048a4 <_dtoa_r+0xbd8>		
ldr	r2, [sp, #32]		
cmp	r2, #0		
strne	r7, [sp, #32]		
addne	r3, r3, #1072	; 0x430	
streq	r7, [sp, #32]		
ldrne	r2, [sp, #12]		
addne	r3, r3, #3		
ldreq	r2, [sp, #12]		
ldreq	r3, [sp, #48]	; 0x30	
strne	r2, [sp, #40]	; 0x28	
streq	r2, [sp, #40]	; 0x28	
rsbeq	r3, r3, #54	; 0x36	
b	104410 <_dtoa_r+0x744>		
cmp	r3, #0		
str	r6, [sp, #28]		
mov	fp, r8		
ldr	r6, [sp, #32]		
ble	104e04 <_dtoa_r+0x1138>		
mov	r1, r9		
mov	r2, #1		
mov	r0, r4		
bl	107084 <__lshift>		
ldr	r1, [sp, #12]		
mov	r9, r0		
bl	107180 <__mcmp>		
cmp	r0, #0		
ble	104ef8 <_dtoa_r+0x122c>		
cmp	r8, #57	; 0x39	
beq	104ebc <_dtoa_r+0x11f0>		
add	fp, r8, #1		
mov	sl, r5		
strb	fp, [r7]		
add	r3, r7, #1		
ldr	r5, [sp, #28]		
b	1048a4 <_dtoa_r+0xbd8>		
bne	104e2c <_dtoa_r+0x1160>		
tst	r8, #1		
beq	104e2c <_dtoa_r+0x1160>		
b	104878 <_dtoa_r+0xbac>		
mov	r3, r1		
ldrb	r2, [r3, #-1]		
sub	r1, r3, #1		
cmp	r2, #48	; 0x30	
beq	104e28 <_dtoa_r+0x115c>		
b	1048a4 <_dtoa_r+0xbd8>		
ldr	r1, [r5, #4]		
mov	r0, r4		
bl	106a3c <_Balloc>		
ldr	r2, [r5, #16]		
add	r1, r5, #12		
add	r2, r2, #2		
lsl	r2, r2, #2		
mov	r7, r0		
add	r0, r0, #12		
bl	106440 <memcpy>		
mov	r0, r4		
mov	r1, r7		
mov	r2, #1		
bl	107084 <__lshift>		
str	r0, [sp, #28]		
b	104b48 <_dtoa_r+0xe7c>		
cmp	r8, #57	; 0x39	
str	r6, [sp, #28]		
addne	r8, r8, #1		
ldr	r6, [sp, #32]		
beq	104ebc <_dtoa_r+0x11f0>		
strb	r8, [r7]		
mov	sl, r5		
add	r3, r7, #1		
ldr	r5, [sp, #28]		
b	1048a4 <_dtoa_r+0xbd8>		
mov	r2, r6		
mov	sl, r5		
ldr	r6, [sp, #32]		
mov	r5, r2		
b	10484c <_dtoa_r+0xb80>		
mov	sl, r5		
mov	r1, #57	; 0x39	
ldr	r5, [sp, #28]		
add	r3, r7, #1		
strb	r1, [r7]		
b	10487c <_dtoa_r+0xbb0>		
cmp	r8, #57	; 0x39	
str	r6, [sp, #28]		
ldr	r6, [sp, #32]		
beq	104ebc <_dtoa_r+0x11f0>		
cmp	sl, #0		
addgt	r8, fp, #49	; 0x31	
b	104e94 <_dtoa_r+0x11c8>		
mov	r1, #2		
b	104520 <_dtoa_r+0x854>		
bne	104e04 <_dtoa_r+0x1138>		
tst	r8, #1		
beq	104e04 <_dtoa_r+0x1138>		
b	104df8 <_dtoa_r+0x112c>		
rsbne	r0, r0, #60	; 0x3c	
beq	1041f0 <_dtoa_r+0x524>		
b	1041dc <_dtoa_r+0x510>		
mov	r3, #1		
str	r3, [sp, #20]		
b	104644 <_dtoa_r+0x978>		
mvn	r3, #0		
str	r5, [sp, #108]	; 0x6c	
str	r3, [sp, #16]		
b	104014 <_dtoa_r+0x348>		
ldrh	r3, [r1, #12]		
push	{r4, r5, r6, r7, r8, lr}		
mov	r5, r1		
uxth	r2, r3		
mov	r8, r0		
tst	r2, #8		
bne	105020 <__sflush_r+0xf0>		
ldr	r2, [r1, #4]		
orr	r3, r3, #2048	; 0x800	
strh	r3, [r1, #12]		
cmp	r2, #0		
ble	105098 <__sflush_r+0x168>		
ldr	r7, [r5, #40]	; 0x28	
cmp	r7, #0		
beq	1050a4 <__sflush_r+0x174>		
uxth	r3, r3		
mov	r2, #0		
and	r0, r3, #4096	; 0x1000	
ldr	r4, [r8]		
str	r2, [r8]		
uxth	r6, r0		
cmp	r6, r2		
beq	10510c <__sflush_r+0x1dc>		
ldr	r2, [r5, #80]	; 0x50	
tst	r3, #4		
beq	104fb0 <__sflush_r+0x80>		
ldr	r1, [r5, #48]	; 0x30	
ldr	r3, [r5, #4]		
cmp	r1, #0		
rsb	r2, r3, r2		
ldrne	r3, [r5, #60]	; 0x3c	
rsbne	r2, r3, r2		
mov	r0, r8		
ldr	r1, [r5, #28]		
mov	r3, #0		
blx	r7		
cmn	r0, #1		
beq	1050ac <__sflush_r+0x17c>		
ldrh	r3, [r5, #12]		
mov	r1, #0		
ldr	r2, [r5, #16]		
bic	r3, r3, #2048	; 0x800	
str	r1, [r5, #4]		
uxth	r3, r3		
str	r2, [r5]		
tst	r3, #4096	; 0x1000	
strh	r3, [r5, #12]		
bne	105104 <__sflush_r+0x1d4>		
ldr	r1, [r5, #48]	; 0x30	
str	r4, [r8]		
cmp	r1, #0		
beq	1050a4 <__sflush_r+0x174>		
add	r3, r5, #64	; 0x40	
cmp	r1, r3		
beq	105014 <__sflush_r+0xe4>		
mov	r0, r8		
bl	1055fc <_free_r>		
mov	r0, #0		
str	r0, [r5, #48]	; 0x30	
pop	{r4, r5, r6, r7, r8, pc}		
ldr	r6, [r1, #16]		
cmp	r6, #0		
beq	1050a4 <__sflush_r+0x174>		
tst	r2, #3		
ldr	r4, [r1]		
str	r6, [r1]		
ldreq	r3, [r1, #20]		
rsb	r4, r6, r4		
movne	r3, #0		
cmp	r4, #0		
str	r3, [r1, #8]		
bgt	10505c <__sflush_r+0x12c>		
b	1050a4 <__sflush_r+0x174>		
cmp	r4, #0		
ble	1050a4 <__sflush_r+0x174>		
mov	r2, r6		
mov	r3, r4		
ldr	r7, [r5, #36]	; 0x24	
mov	r0, r8		
ldr	r1, [r5, #28]		
blx	r7		
cmp	r0, #0		
rsb	r4, r0, r4		
add	r6, r6, r0		
bgt	105054 <__sflush_r+0x124>		
ldrh	r3, [r5, #12]		
mvn	r0, #0		
orr	r3, r3, #64	; 0x40	
strh	r3, [r5, #12]		
pop	{r4, r5, r6, r7, r8, pc}		
ldr	r2, [r1, #60]	; 0x3c	
cmp	r2, #0		
bgt	104f60 <__sflush_r+0x30>		
mov	r0, #0		
pop	{r4, r5, r6, r7, r8, pc}		
ldr	r1, [r8]		
clz	r2, r1		
lsr	r2, r2, #5		
cmp	r1, #29		
movne	r3, r2		
orreq	r3, r2, #1		
cmp	r1, #22		
orreq	r3, r3, #1		
cmp	r3, #0		
beq	10515c <__sflush_r+0x22c>		
ldrh	r3, [r5, #12]		
mov	ip, #0		
ldr	r1, [r5, #16]		
bic	r3, r3, #2048	; 0x800	
str	ip, [r5, #4]		
uxth	r3, r3		
str	r1, [r5]		
tst	r3, #4096	; 0x1000	
strh	r3, [r5, #12]		
beq	104ff0 <__sflush_r+0xc0>		
cmp	r2, #0		
beq	104ff0 <__sflush_r+0xc0>		
str	r0, [r5, #80]	; 0x50	
b	104ff0 <__sflush_r+0xc0>		
mov	r2, r6		
mov	r0, r8		
ldr	r1, [r5, #28]		
mov	r3, #1		
blx	r7		
cmn	r0, #1		
mov	r2, r0		
beq	105138 <__sflush_r+0x208>		
ldrh	r3, [r5, #12]		
ldr	r7, [r5, #40]	; 0x28	
b	104f90 <__sflush_r+0x60>		
ldr	r3, [r8]		
cmp	r3, #0		
beq	10512c <__sflush_r+0x1fc>		
cmp	r3, #29		
cmpne	r3, #22		
bne	105084 <__sflush_r+0x154>		
str	r4, [r8]		
mov	r0, r6		
pop	{r4, r5, r6, r7, r8, pc}		
ldrh	r3, [r5, #12]		
orr	r3, r3, #64	; 0x40	
strh	r3, [r5, #12]		
pop	{r4, r5, r6, r7, r8, pc}		
push	{r4, lr}		
subs	r4, r0, #0		
sub	sp, sp, #8		
beq	105188 <_fflush_r+0x1c>		
ldr	r3, [r4, #56]	; 0x38	
cmp	r3, #0		
beq	1051ac <_fflush_r+0x40>		
ldrsh	r0, [r1, #12]		
cmp	r0, #0		
bne	10519c <_fflush_r+0x30>		
add	sp, sp, #8		
pop	{r4, pc}		
mov	r0, r4		
add	sp, sp, #8		
pop	{r4, lr}		
b	104f30 <__sflush_r>		
str	r1, [sp, #4]		
bl	1054b0 <__sinit>		
ldr	r1, [sp, #4]		
b	105188 <_fflush_r+0x1c>		
subs	r1, r0, #0		
beq	1051d4 <fflush+0x18>		
movw	r3, #44944	; 0xaf90	
movt	r3, #16		
ldr	r0, [r3]		
b	10516c <_fflush_r>		
movw	r3, #44404	; 0xad74	
movw	r1, #20844	; 0x516c	
movt	r3, #16		
movt	r1, #16		
ldr	r0, [r3]		
b	105924 <_fwalk_reent>		
mov	r0, #0		
bx	lr		
mov	r0, #0		
bx	lr		
movw	r1, #37312	; 0x91c0	
movt	r1, #16		
b	105924 <_fwalk_reent>		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
movw	r3, #20988	; 0x51fc	
ldr	r5, [r0, #4]		
mov	r4, #0		
mov	r7, r0		
sub	sp, sp, #12		
add	r2, r0, #748	; 0x2ec	
movt	r3, #16		
str	r2, [r0, #744]	; 0x2e8	
mov	r1, #3		
str	r3, [r0, #60]	; 0x3c	
mov	r2, #8		
str	r1, [r0, #740]	; 0x2e4	
mov	r3, #4		
str	r4, [r7, #736]	; 0x2e0	
mov	r1, r4		
str	r4, [r5]		
add	r0, r5, #92	; 0x5c	
str	r4, [r5, #4]		
movw	fp, #30632	; 0x77a8	
str	r4, [r5, #8]		
movw	sl, #30688	; 0x77e0	
str	r4, [r5, #100]	; 0x64	
movw	r9, #30772	; 0x7834	
strh	r4, [r5, #14]		
movw	r8, #30816	; 0x7860	
str	r4, [r5, #16]		
movt	fp, #16		
str	r4, [r5, #20]		
movt	sl, #16		
str	r4, [r5, #24]		
movt	r9, #16		
strh	r3, [r5, #12]		
movt	r8, #16		
bl	106940 <memset>		
ldr	r6, [r7, #8]		
mov	r3, #1		
str	fp, [r5, #32]		
str	sl, [r5, #36]	; 0x24	
mov	ip, #9		
str	r9, [r5, #40]	; 0x28	
mov	r1, r4		
str	r8, [r5, #44]	; 0x2c	
add	r0, r6, #92	; 0x5c	
str	r5, [r5, #28]		
mov	r2, #8		
strh	r3, [r6, #14]		
strh	ip, [r6, #12]		
str	r4, [r6]		
str	r4, [r6, #4]		
str	r4, [r6, #8]		
str	r4, [r6, #100]	; 0x64	
str	r4, [r6, #16]		
str	r4, [r6, #20]		
str	r4, [r6, #24]		
str	r3, [sp, #4]		
bl	106940 <memset>		
ldr	r5, [r7, #12]		
mov	lr, #18		
str	r6, [r6, #28]		
mov	ip, #2		
str	fp, [r6, #32]		
mov	r1, r4		
str	sl, [r6, #36]	; 0x24	
add	r0, r5, #92	; 0x5c	
str	r9, [r6, #40]	; 0x28	
mov	r2, #8		
str	r8, [r6, #44]	; 0x2c	
str	r4, [r5]		
str	r4, [r5, #4]		
str	r4, [r5, #8]		
str	r4, [r5, #100]	; 0x64	
str	r4, [r5, #16]		
str	r4, [r5, #20]		
str	r4, [r5, #24]		
strh	lr, [r5, #12]		
strh	ip, [r5, #14]		
bl	106940 <memset>		
ldr	r3, [sp, #4]		
str	r5, [r5, #28]		
str	fp, [r5, #32]		
str	sl, [r5, #36]	; 0x24	
str	r9, [r5, #40]	; 0x28	
str	r8, [r5, #44]	; 0x2c	
str	r3, [r7, #56]	; 0x38	
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
sub	r3, r1, #1		
push	{r4, r5, r6, lr}		
add	r4, r3, r3, lsl #1		
mov	r6, r1		
add	r3, r3, r4, lsl #2		
lsl	r4, r3, #3		
add	r1, r4, #116	; 0x74	
bl	105bf4 <_malloc_r>		
subs	r5, r0, #0		
beq	1053a8 <__sfmoreglue+0x44>		
add	r0, r5, #12		
mov	r1, #0		
str	r6, [r5, #4]		
add	r2, r4, #104	; 0x68	
str	r0, [r5, #8]		
str	r1, [r5]		
bl	106940 <memset>		
mov	r0, r5		
pop	{r4, r5, r6, pc}		
movw	r3, #44404	; 0xad74	
movt	r3, #16		
push	{r4, r5, r6, lr}		
mov	r6, r0		
ldr	r5, [r3]		
ldr	r3, [r5, #56]	; 0x38	
cmp	r3, #0		
bne	1053d8 <__sfp+0x28>		
mov	r0, r5		
bl	105208 <__sinit.part.1>		
add	r5, r5, #736	; 0x2e0	
ldmib	r5, {r3, r4}		
subs	r3, r3, #1		
bpl	1053fc <__sfp+0x4c>		
b	105460 <__sfp+0xb0>		
sub	r3, r3, #1		
add	r4, r4, #104	; 0x68	
cmn	r3, #1		
beq	105460 <__sfp+0xb0>		
ldrsh	r2, [r4, #12]		
cmp	r2, #0		
bne	1053ec <__sfp+0x3c>		
mov	r5, #0		
mvn	ip, #0		
mov	r3, #1		
str	r5, [r4, #100]	; 0x64	
mov	r1, r5		
str	r5, [r4]		
str	r5, [r4, #8]		
add	r0, r4, #92	; 0x5c	
str	r5, [r4, #4]		
mov	r2, #8		
str	r5, [r4, #16]		
str	r5, [r4, #20]		
str	r5, [r4, #24]		
strh	ip, [r4, #14]		
strh	r3, [r4, #12]		
bl	106940 <memset>		
mov	r0, r4		
str	r5, [r4, #48]	; 0x30	
str	r5, [r4, #52]	; 0x34	
str	r5, [r4, #68]	; 0x44	
str	r5, [r4, #72]	; 0x48	
pop	{r4, r5, r6, pc}		
ldr	r3, [r5]		
cmp	r3, #0		
movne	r5, r3		
bne	1053dc <__sfp+0x2c>		
mov	r0, r6		
mov	r1, #4		
bl	105364 <__sfmoreglue>		
cmp	r0, #0		
str	r0, [r5]		
movne	r5, r0		
bne	1053dc <__sfp+0x2c>		
mov	r3, #12		
str	r3, [r6]		
pop	{r4, r5, r6, pc}		
movw	r3, #44404	; 0xad74	
movw	r1, #37312	; 0x91c0	
movt	r3, #16		
movt	r1, #16		
ldr	r0, [r3]		
b	105924 <_fwalk_reent>		
ldr	r3, [r0, #56]	; 0x38	
cmp	r3, #0		
bxne	lr		
b	105208 <__sinit.part.1>		
bx	lr		
bx	lr		
bx	lr		
bx	lr		
movw	r3, #44944	; 0xaf90	
movw	r1, #20972	; 0x51ec	
movt	r3, #16		
movt	r1, #16		
ldr	r0, [r3]		
b	1058ac <_fwalk>		
movw	r3, #44944	; 0xaf90	
movw	r1, #20980	; 0x51f4	
movt	r3, #16		
movt	r1, #16		
ldr	r0, [r3]		
b	1058ac <_fwalk>		
push	{r3, r4, r5, r6, r7, lr}		
movw	r7, #46140	; 0xb43c	
movt	r7, #16		
mov	r4, r1		
mov	r6, r0		
bl	106a34 <__malloc_lock>		
ldr	r3, [r7, #8]		
ldr	r5, [r3, #4]		
bic	r5, r5, #3		
rsb	r1, r4, r5		
add	r1, r1, #4064	; 0xfe0	
add	r1, r1, #15		
bic	r1, r1, #4080	; 0xff0	
bic	r1, r1, #15		
sub	r4, r1, #4096	; 0x1000	
cmp	r4, #4096	; 0x1000	
blt	105560 <_malloc_trim_r+0x60>		
mov	r0, r6		
mov	r1, #0		
bl	107770 <_sbrk_r>		
ldr	r3, [r7, #8]		
add	r3, r3, r5		
cmp	r0, r3		
beq	105570 <_malloc_trim_r+0x70>		
mov	r0, r6		
bl	106a38 <__malloc_unlock>		
mov	r0, #0		
pop	{r3, r4, r5, r6, r7, pc}		
mov	r0, r6		
rsb	r1, r4, #0		
bl	107770 <_sbrk_r>		
cmn	r0, #1		
beq	1055b8 <_malloc_trim_r+0xb8>		
ldr	r2, [r7, #8]		
movw	r3, #64	; 0x40	
movt	r3, #17		
rsb	r5, r4, r5		
ldr	r1, [r3]		
mov	r0, r6		
orr	r5, r5, #1		
str	r5, [r2, #4]		
rsb	r1, r4, r1		
str	r1, [r3]		
bl	106a38 <__malloc_unlock>		
mov	r0, #1		
pop	{r3, r4, r5, r6, r7, pc}		
mov	r0, r6		
mov	r1, #0		
bl	107770 <_sbrk_r>		
ldr	r2, [r7, #8]		
rsb	r3, r2, r0		
cmp	r3, #15		
ble	105560 <_malloc_trim_r+0x60>		
movw	ip, #47172	; 0xb844	
movw	r1, #64	; 0x40	
movt	ip, #16		
movt	r1, #17		
ldr	ip, [ip]		
orr	r3, r3, #1		
str	r3, [r2, #4]		
rsb	r0, ip, r0		
str	r0, [r1]		
b	105560 <_malloc_trim_r+0x60>		
cmp	r1, #0		
bxeq	lr		
push	{r4, r5, r6, lr}		
mov	r4, r1		
mov	r5, r0		
bl	106a34 <__malloc_lock>		
ldr	r0, [r4, #-4]		
movw	r3, #46140	; 0xb43c	
sub	ip, r4, #8		
movt	r3, #16		
bic	r2, r0, #1		
ldr	r6, [r3, #8]		
add	lr, ip, r2		
cmp	r6, lr		
ldr	r1, [lr, #4]		
bic	r1, r1, #3		
beq	105770 <_free_r+0x174>		
tst	r0, #1		
str	r1, [lr, #4]		
bne	105674 <_free_r+0x78>		
ldr	r0, [r4, #-8]		
add	r4, r3, #8		
rsb	ip, r0, ip		
add	r2, r2, r0		
ldr	r0, [ip, #8]		
cmp	r0, r4		
beq	1057d0 <_free_r+0x1d4>		
ldr	r4, [ip, #12]		
str	r4, [r0, #12]		
str	r0, [r4, #8]		
add	r0, lr, r1		
ldr	r0, [r0, #4]		
tst	r0, #1		
bne	1056b4 <_free_r+0xb8>		
ldr	r0, [pc, #540]	; 1058a8 <_free_r+0x2ac>	
add	r2, r2, r1		
ldr	r1, [lr, #8]		
cmp	r1, r0		
beq	105858 <_free_r+0x25c>		
ldr	lr, [lr, #12]		
orr	r0, r2, #1		
str	lr, [r1, #12]		
str	r1, [lr, #8]		
str	r0, [ip, #4]		
str	r2, [ip, r2]		
b	1056c0 <_free_r+0xc4>		
orr	r1, r2, #1		
str	r1, [ip, #4]		
str	r2, [ip, r2]		
cmp	r2, #512	; 0x200	
bcs	105704 <_free_r+0x108>		
lsr	r2, r2, #3		
ldr	r0, [r3, #4]		
mov	lr, #1		
add	r1, r3, r2, lsl #3		
asr	r2, r2, #2		
orr	r2, r0, lr, lsl r2		
str	r2, [r3, #4]		
ldr	r3, [r1, #8]		
str	r1, [ip, #12]		
str	r3, [ip, #8]		
str	ip, [r1, #8]		
str	ip, [r3, #12]		
mov	r0, r5		
pop	{r4, r5, r6, lr}		
b	106a38 <__malloc_unlock>		
lsr	r1, r2, #9		
cmp	r1, #4		
bhi	105814 <_free_r+0x218>		
lsr	r1, r2, #6		
add	r1, r1, #56	; 0x38	
lsl	r0, r1, #1		
add	r0, r3, r0, lsl #2		
movw	lr, #46140	; 0xb43c	
movt	lr, #16		
ldr	r3, [r0, #8]		
cmp	r3, r0		
beq	10583c <_free_r+0x240>		
ldr	r1, [r3, #4]		
bic	r1, r1, #3		
cmp	r1, r2		
bls	105750 <_free_r+0x154>		
ldr	r3, [r3, #8]		
cmp	r0, r3		
bne	105734 <_free_r+0x138>		
ldr	r2, [r3, #12]		
str	r2, [ip, #12]		
mov	r0, r5		
str	r3, [ip, #8]		
pop	{r4, r5, r6, lr}		
str	ip, [r2, #8]		
str	ip, [r3, #12]		
b	106a38 <__malloc_unlock>		
tst	r0, #1		
add	r2, r1, r2		
bne	105798 <_free_r+0x19c>		
ldr	r1, [r4, #-8]		
rsb	ip, r1, ip		
add	r2, r2, r1		
ldr	r0, [ip, #8]		
ldr	r1, [ip, #12]		
str	r1, [r0, #12]		
str	r0, [r1, #8]		
movw	r0, #47176	; 0xb848	
orr	r1, r2, #1		
movt	r0, #16		
str	r1, [ip, #4]		
ldr	r1, [r0]		
str	ip, [r3, #8]		
cmp	r2, r1		
bcc	1056f8 <_free_r+0xfc>		
movw	r3, #60	; 0x3c	
mov	r0, r5		
movt	r3, #17		
ldr	r1, [r3]		
bl	105500 <_malloc_trim_r>		
b	1056f8 <_free_r+0xfc>		
add	r3, lr, r1		
ldr	r3, [r3, #4]		
tst	r3, #1		
bne	105804 <_free_r+0x208>		
ldr	r3, [lr, #12]		
add	r2, r2, r1		
ldr	r1, [lr, #8]		
orr	r0, r2, #1		
str	r3, [r1, #12]		
str	r1, [r3, #8]		
str	r0, [ip, #4]		
str	r2, [ip, r2]		
b	1056f8 <_free_r+0xfc>		
orr	r3, r2, #1		
str	r3, [ip, #4]		
str	r2, [ip, r2]		
b	1056f8 <_free_r+0xfc>		
cmp	r1, #20		
addls	r1, r1, #91	; 0x5b	
lslls	r0, r1, #1		
bls	10571c <_free_r+0x120>		
cmp	r1, #84	; 0x54	
bhi	105874 <_free_r+0x278>		
lsr	r1, r2, #12		
add	r1, r1, #110	; 0x6e	
lsl	r0, r1, #1		
b	10571c <_free_r+0x120>		
ldr	r0, [lr, #4]		
asr	r1, r1, #2		
mov	r4, #1		
mov	r2, r3		
orr	r1, r0, r4, lsl r1		
str	r1, [lr, #4]		
b	105754 <_free_r+0x158>		
str	ip, [r3, #20]		
orr	r0, r2, #1		
str	ip, [r3, #16]		
str	r1, [ip, #12]		
stmib	ip, {r0, r1}		
str	r2, [ip, r2]		
b	1056f8 <_free_r+0xfc>		
cmp	r1, #340	; 0x154	
lsrls	r1, r2, #15		
addls	r1, r1, #119	; 0x77	
lslls	r0, r1, #1		
bls	10571c <_free_r+0x120>		
movw	r0, #1364	; 0x554	
cmp	r1, r0		
lsrls	r1, r2, #18		
addls	r1, r1, #124	; 0x7c	
movhi	r0, #252	; 0xfc	
movhi	r1, #126	; 0x7e	
lslls	r0, r1, #1		
b	10571c <_free_r+0x120>		
andseq	fp, r0, r4, asr #8		
push	{r4, r5, r6, r7, r8, lr}		
adds	r7, r0, #736	; 0x2e0	
beq	105918 <_fwalk+0x6c>		
mov	r8, r1		
mov	r6, #0		
ldr	r5, [r7, #4]		
ldr	r4, [r7, #8]		
subs	r5, r5, #1		
bmi	105904 <_fwalk+0x58>		
ldrh	r3, [r4, #12]		
sub	r5, r5, #1		
cmp	r3, #1		
bls	1058f8 <_fwalk+0x4c>		
ldrsh	r3, [r4, #14]		
mov	r0, r4		
cmn	r3, #1		
beq	1058f8 <_fwalk+0x4c>		
blx	r8		
orr	r6, r6, r0		
cmn	r5, #1		
add	r4, r4, #104	; 0x68	
bne	1058d0 <_fwalk+0x24>		
ldr	r7, [r7]		
cmp	r7, #0		
bne	1058c0 <_fwalk+0x14>		
mov	r0, r6		
pop	{r4, r5, r6, r7, r8, pc}		
mov	r6, r7		
mov	r0, r6		
pop	{r4, r5, r6, r7, r8, pc}		
push	{r3, r4, r5, r6, r7, r8, r9, lr}		
adds	r6, r0, #736	; 0x2e0	
beq	105998 <_fwalk_reent+0x74>		
mov	r8, r1		
mov	r7, r0		
mov	r9, #0		
ldr	r5, [r6, #4]		
ldr	r4, [r6, #8]		
subs	r5, r5, #1		
bmi	105984 <_fwalk_reent+0x60>		
ldrh	r3, [r4, #12]		
sub	r5, r5, #1		
cmp	r3, #1		
bls	105978 <_fwalk_reent+0x54>		
ldrsh	r3, [r4, #14]		
mov	r1, r4		
mov	r0, r7		
cmn	r3, #1		
beq	105978 <_fwalk_reent+0x54>		
blx	r8		
orr	r9, r9, r0		
cmn	r5, #1		
add	r4, r4, #104	; 0x68	
bne	10594c <_fwalk_reent+0x28>		
ldr	r6, [r6]		
cmp	r6, #0		
bne	10593c <_fwalk_reent+0x18>		
mov	r0, r9		
pop	{r3, r4, r5, r6, r7, r8, r9, pc}		
mov	r9, r6		
mov	r0, r9		
pop	{r3, r4, r5, r6, r7, r8, r9, pc}		
cmp	r2, #0		
beq	105a18 <_setlocale_r+0x74>		
movw	r1, #44856	; 0xaf38	
mov	r0, r2		
push	{r4, lr}		
movt	r1, #16		
mov	r4, r2		
blx	107888 <strcmp>		
cmp	r0, #0		
bne	1059d8 <_setlocale_r+0x34>		
movw	r0, #44768	; 0xaee0	
movt	r0, #16		
pop	{r4, pc}		
movw	r1, #44768	; 0xaee0	
mov	r0, r4		
movt	r1, #16		
blx	107888 <strcmp>		
cmp	r0, #0		
beq	1059cc <_setlocale_r+0x28>		
movw	r1, #44804	; 0xaf04	
mov	r0, r4		
movt	r1, #16		
blx	107888 <strcmp>		
movw	r3, #44768	; 0xaee0	
movt	r3, #16		
cmp	r0, #0		
moveq	r0, r3		
movne	r0, #0		
pop	{r4, pc}		
movw	r0, #44768	; 0xaee0	
movt	r0, #16		
bx	lr		
movw	r0, #46016	; 0xb3c0	
movt	r0, #16		
bx	lr		
movw	r3, #46016	; 0xb3c0	
movt	r3, #16		
ldr	r0, [r3, #32]		
bx	lr		
ldr	r0, [pc]	; 105a48 <__locale_msgcharset+0x8>	
bx	lr		
andseq	fp, r0, r4, ror #7		
mov	r0, #0		
bx	lr		
ldr	r0, [pc]	; 105a5c <_localeconv_r+0x8>	
bx	lr		
andseq	fp, r0, r4, lsl #8		
movw	r3, #44944	; 0xaf90	
mov	r2, r1		
movt	r3, #16		
mov	r1, r0		
ldr	r0, [r3]		
b	1059a4 <_setlocale_r>		
ldr	r0, [pc]	; 105a80 <localeconv+0x8>	
bx	lr		
andseq	fp, r0, r4, lsl #8		
ldrh	r3, [r1, #12]		
uxth	r2, r3		
tst	r2, #2		
bne	105b5c <__smakebuf_r+0xd8>		
push	{r4, r5, r6, r7, lr}		
mov	r4, r1		
ldrh	r1, [r1, #14]		
sub	sp, sp, #68	; 0x44	
mov	r5, r0		
sxth	r1, r1		
cmp	r1, #0		
blt	105afc <__smakebuf_r+0x78>		
add	r2, sp, #4		
bl	109450 <_fstat_r>		
cmp	r0, #0		
blt	105af4 <__smakebuf_r+0x70>		
ldr	r3, [sp, #8]		
and	r3, r3, #61440	; 0xf000	
sub	r7, r3, #8192	; 0x2000	
cmp	r3, #32768	; 0x8000	
clz	r7, r7		
lsr	r7, r7, #5		
beq	105b74 <__smakebuf_r+0xf0>		
ldrh	r3, [r4, #12]		
mov	r6, #1024	; 0x400	
orr	r3, r3, #2048	; 0x800	
strh	r3, [r4, #12]		
b	105b14 <__smakebuf_r+0x90>		
ldrh	r3, [r4, #12]		
uxth	r2, r3		
tst	r2, #128	; 0x80	
mov	r7, #0		
orr	r3, r3, #2048	; 0x800	
strh	r3, [r4, #12]		
moveq	r6, #1024	; 0x400	
movne	r6, #64	; 0x40	
mov	r0, r5		
mov	r1, r6		
bl	105bf4 <_malloc_r>		
cmp	r0, #0		
beq	105bc8 <__smakebuf_r+0x144>		
ldrh	r3, [r4, #12]		
cmp	r7, #0		
movw	r2, #20988	; 0x51fc	
movt	r2, #16		
orr	r3, r3, #128	; 0x80	
str	r2, [r5, #60]	; 0x3c	
str	r0, [r4]		
str	r0, [r4, #16]		
str	r6, [r4, #20]		
strh	r3, [r4, #12]		
bne	105ba4 <__smakebuf_r+0x120>		
add	sp, sp, #68	; 0x44	
pop	{r4, r5, r6, r7, pc}		
add	r3, r1, #67	; 0x43	
mov	r2, #1		
str	r3, [r1]		
str	r3, [r1, #16]		
str	r2, [r1, #20]		
bx	lr		
ldr	r2, [r4, #40]	; 0x28	
movw	r3, #30772	; 0x7834	
movt	r3, #16		
cmp	r2, r3		
bne	105ae0 <__smakebuf_r+0x5c>		
ldrh	r3, [r4, #12]		
mov	r2, #1024	; 0x400	
mov	r6, r2		
str	r2, [r4, #76]	; 0x4c	
orr	r3, r3, r2		
strh	r3, [r4, #12]		
b	105b14 <__smakebuf_r+0x90>		
mov	r0, r5		
ldrsh	r1, [r4, #14]		
bl	109934 <_isatty_r>		
cmp	r0, #0		
ldrhne	r3, [r4, #12]		
orrne	r3, r3, #1		
strhne	r3, [r4, #12]		
add	sp, sp, #68	; 0x44	
pop	{r4, r5, r6, r7, pc}		
ldrh	r3, [r4, #12]		
tst	r3, #512	; 0x200	
bne	105b54 <__smakebuf_r+0xd0>		
orr	r3, r3, #2		
add	r2, r4, #67	; 0x43	
strh	r3, [r4, #12]		
mov	r3, #1		
str	r2, [r4]		
str	r2, [r4, #16]		
str	r3, [r4, #20]		
b	105b54 <__smakebuf_r+0xd0>		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
add	r4, r1, #11		
cmp	r4, #22		
sub	sp, sp, #12		
mov	r5, r0		
bls	105c8c <_malloc_r+0x98>		
bic	r4, r4, #7		
cmp	r1, r4		
movls	r1, #0		
movhi	r1, #1		
orrs	r3, r1, r4, lsr #31		
bne	105e3c <_malloc_r+0x248>		
bl	106a34 <__malloc_lock>		
cmp	r4, #504	; 0x1f8	
bcs	105ca0 <_malloc_r+0xac>		
lsr	r1, r4, #3		
movw	r6, #46140	; 0xb43c	
movt	r6, #16		
add	r3, r6, r1, lsl #3		
ldr	r2, [r3, #12]		
cmp	r2, r3		
beq	1060ac <_malloc_r+0x4b8>		
ldr	r3, [r2, #4]		
add	r8, r2, #8		
ldr	r1, [r2, #12]		
mov	r0, r5		
bic	r3, r3, #3		
ldr	ip, [r2, #8]		
add	r2, r2, r3		
ldr	r3, [r2, #4]		
str	r1, [ip, #12]		
orr	r3, r3, #1		
str	ip, [r1, #8]		
str	r3, [r2, #4]		
bl	106a38 <__malloc_unlock>		
mov	r0, r8		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
cmp	r1, #16		
bhi	105e3c <_malloc_r+0x248>		
bl	106a34 <__malloc_lock>		
mov	r4, #16		
b	105c30 <_malloc_r+0x3c>		
lsrs	r1, r4, #9		
moveq	r0, #126	; 0x7e	
moveq	ip, #63	; 0x3f	
bne	105e54 <_malloc_r+0x260>		
movw	r6, #46140	; 0xb43c	
movt	r6, #16		
add	r0, r6, r0, lsl #2		
ldr	r3, [r0, #12]		
cmp	r0, r3		
bne	105ce0 <_malloc_r+0xec>		
b	105cf8 <_malloc_r+0x104>		
cmp	r1, #0		
bge	105f6c <_malloc_r+0x378>		
ldr	r3, [r3, #12]		
cmp	r0, r3		
beq	105cf8 <_malloc_r+0x104>		
ldr	r2, [r3, #4]		
bic	r2, r2, #3		
rsb	r1, r4, r2		
cmp	r1, #15		
ble	105ccc <_malloc_r+0xd8>		
sub	ip, ip, #1		
add	r1, ip, #1		
movw	lr, #46140	; 0xb43c	
ldr	r3, [r6, #16]		
movt	lr, #16		
add	r7, lr, #8		
cmp	r3, r7		
ldreq	r2, [lr, #4]		
beq	105d74 <_malloc_r+0x180>		
ldr	r2, [r3, #4]		
bic	r2, r2, #3		
rsb	ip, r4, r2		
cmp	ip, #15		
bgt	106064 <_malloc_r+0x470>		
cmp	ip, #0		
str	r7, [lr, #20]		
str	r7, [lr, #16]		
bge	105e6c <_malloc_r+0x278>		
cmp	r2, #512	; 0x200	
bcs	105ffc <_malloc_r+0x408>		
lsr	ip, r2, #3		
ldr	r0, [lr, #4]		
mov	r9, #1		
add	r8, lr, ip, lsl #3		
asr	r2, ip, #2		
orr	r2, r0, r9, lsl r2		
str	r2, [lr, #4]		
ldr	r0, [r8, #8]		
str	r8, [r3, #12]		
str	r0, [r3, #8]		
str	r3, [r8, #8]		
str	r3, [r0, #12]		
asr	r3, r1, #2		
mov	r0, #1		
lsl	r0, r0, r3		
cmp	r0, r2		
bhi	105e94 <_malloc_r+0x2a0>		
tst	r2, r0		
bne	105db4 <_malloc_r+0x1c0>		
lsl	r0, r0, #1		
bic	r1, r1, #3		
tst	r2, r0		
add	r1, r1, #4		
bne	105db4 <_malloc_r+0x1c0>		
lsl	r0, r0, #1		
add	r1, r1, #4		
tst	r2, r0		
beq	105da4 <_malloc_r+0x1b0>		
add	r8, r6, r1, lsl #3		
mov	r9, r1		
mov	ip, r8		
ldr	lr, [ip, #12]		
cmp	ip, lr		
bne	105de4 <_malloc_r+0x1f0>		
b	106098 <_malloc_r+0x4a4>		
cmp	r2, #0		
bge	1060c4 <_malloc_r+0x4d0>		
ldr	lr, [lr, #12]		
cmp	ip, lr		
beq	106098 <_malloc_r+0x4a4>		
ldr	r3, [lr, #4]		
bic	r3, r3, #3		
rsb	r2, r4, r3		
cmp	r2, #15		
ble	105dd0 <_malloc_r+0x1dc>		
mov	r8, lr		
ldr	r1, [lr, #12]		
ldr	ip, [r8, #8]!		
add	r3, lr, r4		
mov	r0, r5		
orr	r4, r4, #1		
orr	r5, r2, #1		
str	r4, [lr, #4]		
str	r1, [ip, #12]		
str	ip, [r1, #8]		
str	r3, [r6, #20]		
str	r3, [r6, #16]		
str	r7, [r3, #12]		
stmib	r3, {r5, r7}		
str	r2, [r3, r2]		
bl	106a38 <__malloc_unlock>		
b	105c80 <_malloc_r+0x8c>		
mov	r8, #0		
mov	r3, #12		
mov	r0, r8		
str	r3, [r5]		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
cmp	r1, #4		
bhi	105fd4 <_malloc_r+0x3e0>		
lsr	r1, r4, #6		
add	ip, r1, #56	; 0x38	
lsl	r0, ip, #1		
b	105cb0 <_malloc_r+0xbc>		
add	r2, r3, r2		
add	r8, r3, #8		
mov	r0, r5		
ldr	r3, [r2, #4]		
orr	r3, r3, #1		
str	r3, [r2, #4]		
bl	106a38 <__malloc_unlock>		
mov	r0, r8		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldr	r8, [r6, #8]		
movw	r1, #46140	; 0xb43c	
movt	r1, #16		
ldr	r7, [r8, #4]		
bic	r7, r7, #3		
cmp	r7, r4		
rsb	r2, r4, r7		
movcs	r3, #0		
movcc	r3, #1		
cmp	r2, #15		
orrle	r3, r3, #1		
cmp	r3, #0		
beq	105fa4 <_malloc_r+0x3b0>		
movw	r9, #60	; 0x3c	
ldr	r3, [r1, #1032]	; 0x408	
movt	r9, #17		
mov	r0, r5		
ldr	r2, [r9]		
cmn	r3, #1		
add	r2, r4, r2		
addne	r2, r2, #4096	; 0x1000	
addeq	sl, r2, #16		
addne	r2, r2, #15		
bicne	sl, r2, #4080	; 0xff0	
bicne	sl, sl, #15		
mov	r1, sl		
bl	107770 <_sbrk_r>		
cmn	r0, #1		
mov	fp, r0		
beq	105f30 <_malloc_r+0x33c>		
subs	r2, r8, r6		
add	r3, r8, r7		
movne	r2, #1		
cmp	r8, r6		
cmpne	r3, r0		
movw	r0, #46140	; 0xb43c	
str	r2, [sp]		
movt	r0, #16		
bls	106184 <_malloc_r+0x590>		
ldr	r8, [r6, #8]		
ldr	r3, [r8, #4]		
bic	r3, r3, #3		
cmp	r4, r3		
rsb	r2, r4, r3		
movls	r3, #0		
movhi	r3, #1		
cmp	r2, #15		
orrle	r3, r3, #1		
cmp	r3, #0		
beq	105fa4 <_malloc_r+0x3b0>		
mov	r0, r5		
mov	r8, #0		
bl	106a38 <__malloc_unlock>		
b	105c80 <_malloc_r+0x8c>		
add	r2, r3, r2		
ldr	ip, [r3, #12]		
ldr	lr, [r3, #8]		
mov	r0, r5		
ldr	r1, [r2, #4]		
add	r8, r3, #8		
str	ip, [lr, #12]		
orr	r3, r1, #1		
str	lr, [ip, #8]		
str	r3, [r2, #4]		
bl	106a38 <__malloc_unlock>		
mov	r0, r8		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
add	r3, r8, r4		
orr	r2, r2, #1		
mov	r0, r5		
orr	r4, r4, #1		
str	r4, [r8, #4]		
add	r8, r8, #8		
str	r3, [r6, #8]		
str	r2, [r3, #4]		
bl	106a38 <__malloc_unlock>		
mov	r0, r8		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
cmp	r1, #20		
addls	ip, r1, #91	; 0x5b	
lslls	r0, ip, #1		
bls	105cb0 <_malloc_r+0xbc>		
cmp	r1, #84	; 0x54	
bhi	1062a8 <_malloc_r+0x6b4>		
lsr	r1, r4, #12		
add	ip, r1, #110	; 0x6e	
lsl	r0, ip, #1		
b	105cb0 <_malloc_r+0xbc>		
lsr	r0, r2, #9		
cmp	r0, #4		
bhi	1060f4 <_malloc_r+0x500>		
lsr	r0, r2, #6		
add	lr, r0, #56	; 0x38	
lsl	r0, lr, #1		
add	r0, r6, r0, lsl #2		
movw	r8, #46140	; 0xb43c	
movt	r8, #16		
ldr	ip, [r0, #8]		
cmp	ip, r0		
beq	1062c0 <_malloc_r+0x6cc>		
ldr	lr, [ip, #4]		
bic	lr, lr, #3		
cmp	r2, lr		
bcs	106048 <_malloc_r+0x454>		
ldr	ip, [ip, #8]		
cmp	r0, ip		
bne	10602c <_malloc_r+0x438>		
ldr	r9, [ip, #12]		
ldr	r2, [r6, #4]		
str	r9, [r3, #12]		
str	ip, [r3, #8]		
str	r3, [r9, #8]		
str	r3, [ip, #12]		
b	105d74 <_malloc_r+0x180>		
add	r2, r3, r4		
orr	r1, ip, #1		
orr	r4, r4, #1		
mov	r0, r5		
str	r4, [r3, #4]		
add	r8, r3, #8		
str	r2, [lr, #20]		
str	r2, [lr, #16]		
str	r7, [r2, #12]		
stmib	r2, {r1, r7}		
str	ip, [r2, ip]		
bl	106a38 <__malloc_unlock>		
b	105c80 <_malloc_r+0x8c>		
add	r9, r9, #1		
add	ip, ip, #8		
tst	r9, #3		
bne	105dc0 <_malloc_r+0x1cc>		
b	106128 <_malloc_r+0x534>		
add	r3, r2, #8		
ldr	r2, [r2, #20]		
cmp	r3, r2		
addeq	r1, r1, #2		
beq	105cfc <_malloc_r+0x108>		
b	105c4c <_malloc_r+0x58>		
add	r2, lr, r3		
mov	r8, lr		
ldr	r1, [lr, #12]		
mov	r0, r5		
ldr	ip, [r8, #8]!		
ldr	r3, [r2, #4]		
orr	r3, r3, #1		
str	r3, [r2, #4]		
str	r1, [ip, #12]		
str	ip, [r1, #8]		
bl	106a38 <__malloc_unlock>		
b	105c80 <_malloc_r+0x8c>		
cmp	r0, #20		
addls	lr, r0, #91	; 0x5b	
lslls	r0, lr, #1		
bls	106014 <_malloc_r+0x420>		
cmp	r0, #84	; 0x54	
bhi	106330 <_malloc_r+0x73c>		
lsr	r0, r2, #12		
add	lr, r0, #110	; 0x6e	
lsl	r0, lr, #1		
b	106014 <_malloc_r+0x420>		
ldr	r8, [r8]		
cmp	r8, r3		
bne	106364 <_malloc_r+0x770>		
tst	r1, #3		
sub	r3, r8, #8		
sub	r1, r1, #1		
bne	10611c <_malloc_r+0x528>		
ldr	r3, [r6, #4]		
bic	r3, r3, r0		
str	r3, [r6, #4]		
lsl	r0, r0, #1		
cmp	r0, r3		
movhi	r2, #0		
movls	r2, #1		
cmp	r0, #0		
moveq	r2, #0		
cmp	r2, #0		
beq	105e94 <_malloc_r+0x2a0>		
tst	r3, r0		
mov	r1, r9		
bne	105db4 <_malloc_r+0x1c0>		
lsl	r0, r0, #1		
add	r1, r1, #4		
tst	r3, r0		
beq	106170 <_malloc_r+0x57c>		
b	105db4 <_malloc_r+0x1c0>		
ldr	r1, [r9, #4]		
cmp	r3, fp		
add	r1, sl, r1		
str	r1, [r9, #4]		
beq	1062fc <_malloc_r+0x708>		
ldr	ip, [r6, #1032]	; 0x408	
movw	r0, #46140	; 0xb43c	
movt	r0, #16		
cmn	ip, #1		
streq	fp, [r0, #1032]	; 0x408	
rsbne	r3, r3, fp		
addne	r1, r1, r3		
strne	r1, [r9, #4]		
ands	r3, fp, #7		
rsbne	r0, r3, #8		
rsbne	r1, r3, #4096	; 0x1000	
addne	fp, fp, r0		
addne	r1, r1, #8		
add	r3, fp, sl		
moveq	r1, #4096	; 0x1000	
ubfx	r3, r3, #0, #12		
mov	r0, r5		
rsb	r3, r3, r1		
str	r3, [sp, #4]		
movw	sl, #60	; 0x3c	
mov	r1, r3		
movt	sl, #17		
bl	107770 <_sbrk_r>		
ldr	r1, [sp]		
str	fp, [r6, #8]		
cmn	r0, #1		
rsbne	r2, fp, r0		
ldrne	r3, [sp, #4]		
moveq	r2, #1		
moveq	r3, #0		
addne	r2, r3, r2		
orrne	r2, r2, #1		
cmp	r1, #0		
ldr	r1, [r9, #4]		
str	r2, [fp, #4]		
add	r1, r3, r1		
str	r1, [r9, #4]		
beq	106270 <_malloc_r+0x67c>		
cmp	r7, #15		
movls	r3, #1		
strls	r3, [fp, #4]		
bls	105f5c <_malloc_r+0x368>		
sub	r3, r7, #12		
ldr	r2, [r8, #4]		
bic	r3, r3, #7		
mov	ip, #5		
add	r0, r8, r3		
cmp	r3, #15		
and	r2, r2, #1		
orr	r3, r3, r2		
str	r3, [r8, #4]		
str	ip, [r0, #4]		
str	ip, [r0, #8]		
bhi	10631c <_malloc_r+0x728>		
ldr	r2, [r9, #44]	; 0x2c	
movw	r3, #60	; 0x3c	
movt	r3, #17		
ldr	r8, [r6, #8]		
cmp	r1, r2		
ldr	r2, [r9, #48]	; 0x30	
strhi	r1, [r3, #44]	; 0x2c	
movw	r3, #60	; 0x3c	
movt	r3, #17		
cmp	r1, r2		
strhi	r1, [r3, #48]	; 0x30	
ldr	r3, [r8, #4]		
bic	r3, r3, #3		
b	105f3c <_malloc_r+0x348>		
cmp	r1, #340	; 0x154	
bhi	1062dc <_malloc_r+0x6e8>		
lsr	r1, r4, #15		
add	ip, r1, #119	; 0x77	
lsl	r0, ip, #1		
b	105cb0 <_malloc_r+0xbc>		
ldr	r2, [r8, #4]		
asr	r0, lr, #2		
mov	lr, #1		
mov	r9, ip		
orr	r2, r2, lr, lsl r0		
str	r2, [r8, #4]		
b	106050 <_malloc_r+0x45c>		
movw	r3, #1364	; 0x554	
cmp	r1, r3		
lsrls	r1, r4, #18		
addls	ip, r1, #124	; 0x7c	
movhi	r0, #252	; 0xfc	
movhi	ip, #126	; 0x7e	
lslls	r0, ip, #1		
b	105cb0 <_malloc_r+0xbc>		
ubfx	ip, r3, #0, #12		
cmp	ip, #0		
bne	106198 <_malloc_r+0x5a4>		
ldr	r0, [r0, #8]		
add	r2, sl, r7		
orr	r3, r2, #1		
str	r3, [r0, #4]		
b	106270 <_malloc_r+0x67c>		
add	r1, r8, #8		
mov	r0, r5		
bl	1055fc <_free_r>		
ldr	r1, [sl, #4]		
b	106270 <_malloc_r+0x67c>		
cmp	r0, #340	; 0x154	
lsrls	r0, r2, #15		
addls	lr, r0, #119	; 0x77	
lslls	r0, lr, #1		
bls	106014 <_malloc_r+0x420>		
movw	ip, #1364	; 0x554	
cmp	r0, ip		
lsrls	r0, r2, #18		
addls	lr, r0, #124	; 0x7c	
movhi	r0, #252	; 0xfc	
movhi	lr, #126	; 0x7e	
lslls	r0, lr, #1		
b	106014 <_malloc_r+0x420>		
ldr	r3, [r6, #4]		
b	106144 <_malloc_r+0x550>		
andeq	r0, r0, r0		
and.w	r1, r1, #255	; 0xff	
cmp	r2, #16		
blt.n	1063d0 <memchr+0x60>		
tst.w	r0, #7		
beq.n	106390 <memchr+0x20>		
ldrb.w	r3, [r0], #1		
subs	r2, #1		
cmp	r3, r1		
beq.n	1063e4 <memchr+0x74>		
tst.w	r0, #7		
cbz	r2, 1063e0 <memchr+0x70>		
bne.n	10637e <memchr+0xe>		
push	{r4, r5, r6, r7}		
orr.w	r1, r1, r1, lsl #8		
orr.w	r1, r1, r1, lsl #16		
bic.w	r4, r2, #7		
mvns.w	r7, #0		
movs	r3, #0		
ldrd	r5, r6, [r0], #8		
subs	r4, #8		
eor.w	r5, r5, r1		
eor.w	r6, r6, r1		
uadd8	r5, r5, r7		
sel	r5, r3, r7		
uadd8	r6, r6, r7		
sel	r6, r5, r7		
cbnz	r6, 1063e8 <memchr+0x78>		
bne.n	1063a4 <memchr+0x34>		
pop	{r4, r5, r6, r7}		
and.w	r1, r1, #255	; 0xff	
and.w	r2, r2, #7		
cbz	r2, 1063e0 <memchr+0x70>		
ldrb.w	r3, [r0], #1		
subs	r2, #1		
eor.w	r3, r3, r1		
cbz	r3, 1063e4 <memchr+0x74>		
bne.n	1063d2 <memchr+0x62>		
movs	r0, #0		
bx	lr		
subs	r0, #1		
bx	lr		
cmp	r5, #0		
itte	eq		
moveq	r5, r6		
subeq	r0, #3		
subne	r0, #7		
tst.w	r5, #1		
bne.n	106408 <memchr+0x98>		
adds	r0, #1		
tst.w	r5, #256	; 0x100	
ittt	eq		
addeq	r0, #1		
tsteq.w	r5, #98304	; 0x18000	
addeq	r0, #1		
pop	{r4, r5, r6, r7}		
subs	r0, #1		
bx	lr		
nop			
mov	ip, r0		
cmp	r2, #64	; 0x40	
bge	1064b4 <memcpy+0x74>		
and	r3, r2, #56	; 0x38	
rsb	r3, r3, #52	; 0x34	
add	pc, pc, r3		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
vld1.8	{d0}, [r1]!		
vst1.8	{d0}, [ip]!		
tst	r2, #4		
ldrne	r3, [r1], #4		
strne	r3, [ip], #4		
lsls	r2, r2, #31		
ldrhcs	r3, [r1], #2		
ldrbne	r1, [r1]		
strhcs	r3, [ip], #2		
strbne	r1, [ip]		
bx	lr		
push	{sl}		; (str sl, [sp, #-4]!)
and	sl, r1, #7		
and	r3, ip, #7		
cmp	r3, sl		
bne	106890 <memcpy+0x450>		
vmov.f32	s0, s0		
lsls	sl, ip, #29		
beq	1064f8 <memcpy+0xb8>		
rsbs	sl, sl, #0		
sub	r2, r2, sl, lsr #29		
ldrmi	r3, [r1], #4		
strmi	r3, [ip], #4		
lsls	sl, sl, #2		
ldrhcs	r3, [r1], #2		
ldrbne	sl, [r1], #1		
strhcs	r3, [ip], #2		
strbne	sl, [ip], #1		
subs	sl, r2, #64	; 0x40	
blt	106560 <memcpy+0x120>		
cmp	sl, #512	; 0x200	
bge	1065d4 <memcpy+0x194>		
vldr	d0, [r1]		
subs	sl, sl, #64	; 0x40	
vldr	d1, [r1, #8]		
vstr	d0, [ip]		
vldr	d0, [r1, #16]		
vstr	d1, [ip, #8]		
vldr	d1, [r1, #24]		
vstr	d0, [ip, #16]		
vldr	d0, [r1, #32]		
vstr	d1, [ip, #24]		
vldr	d1, [r1, #40]	; 0x28	
vstr	d0, [ip, #32]		
vldr	d0, [r1, #48]	; 0x30	
vstr	d1, [ip, #40]	; 0x28	
vldr	d1, [r1, #56]	; 0x38	
vstr	d0, [ip, #48]	; 0x30	
add	r1, r1, #64	; 0x40	
vstr	d1, [ip, #56]	; 0x38	
add	ip, ip, #64	; 0x40	
bge	106508 <memcpy+0xc8>		
tst	sl, #63	; 0x3f	
beq	1065cc <memcpy+0x18c>		
and	r3, sl, #56	; 0x38	
add	ip, ip, r3		
add	r1, r1, r3		
rsb	r3, r3, #52	; 0x34	
add	pc, pc, r3		
vldr	d0, [r1, #-56]	; 0xffffffc8	
vstr	d0, [ip, #-56]	; 0xffffffc8	
vldr	d0, [r1, #-48]	; 0xffffffd0	
vstr	d0, [ip, #-48]	; 0xffffffd0	
vldr	d0, [r1, #-40]	; 0xffffffd8	
vstr	d0, [ip, #-40]	; 0xffffffd8	
vldr	d0, [r1, #-32]	; 0xffffffe0	
vstr	d0, [ip, #-32]	; 0xffffffe0	
vldr	d0, [r1, #-24]	; 0xffffffe8	
vstr	d0, [ip, #-24]	; 0xffffffe8	
vldr	d0, [r1, #-16]		
vstr	d0, [ip, #-16]		
vldr	d0, [r1, #-8]		
vstr	d0, [ip, #-8]		
tst	sl, #4		
ldrne	r3, [r1], #4		
strne	r3, [ip], #4		
lsls	sl, sl, #31		
ldrhcs	r3, [r1], #2		
ldrbne	sl, [r1]		
strhcs	r3, [ip], #2		
strbne	sl, [ip]		
pop	{sl}		; (ldr sl, [sp], #4)
bx	lr		
vldr	d3, [r1]		
vldr	d4, [r1, #64]	; 0x40	
vldr	d5, [r1, #128]	; 0x80	
vldr	d6, [r1, #192]	; 0xc0	
vldr	d7, [r1, #256]	; 0x100	
vldr	d0, [r1, #8]		
vldr	d1, [r1, #16]		
vldr	d2, [r1, #24]		
add	r1, r1, #32		
subs	sl, sl, #640	; 0x280	
blt	106758 <memcpy+0x318>		
vstr	d3, [ip]		
vldr	d3, [r1]		
vstr	d0, [ip, #8]		
vldr	d0, [r1, #8]		
vstr	d1, [ip, #16]		
vldr	d1, [r1, #16]		
vstr	d2, [ip, #24]		
vldr	d2, [r1, #24]		
vstr	d3, [ip, #32]		
vldr	d3, [r1, #288]	; 0x120	
vstr	d0, [ip, #40]	; 0x28	
vldr	d0, [r1, #40]	; 0x28	
vstr	d1, [ip, #48]	; 0x30	
vldr	d1, [r1, #48]	; 0x30	
vstr	d2, [ip, #56]	; 0x38	
vldr	d2, [r1, #56]	; 0x38	
vstr	d4, [ip, #64]	; 0x40	
vldr	d4, [r1, #64]	; 0x40	
vstr	d0, [ip, #72]	; 0x48	
vldr	d0, [r1, #72]	; 0x48	
vstr	d1, [ip, #80]	; 0x50	
vldr	d1, [r1, #80]	; 0x50	
vstr	d2, [ip, #88]	; 0x58	
vldr	d2, [r1, #88]	; 0x58	
vstr	d4, [ip, #96]	; 0x60	
vldr	d4, [r1, #352]	; 0x160	
vstr	d0, [ip, #104]	; 0x68	
vldr	d0, [r1, #104]	; 0x68	
vstr	d1, [ip, #112]	; 0x70	
vldr	d1, [r1, #112]	; 0x70	
vstr	d2, [ip, #120]	; 0x78	
vldr	d2, [r1, #120]	; 0x78	
vstr	d5, [ip, #128]	; 0x80	
vldr	d5, [r1, #128]	; 0x80	
vstr	d0, [ip, #136]	; 0x88	
vldr	d0, [r1, #136]	; 0x88	
vstr	d1, [ip, #144]	; 0x90	
vldr	d1, [r1, #144]	; 0x90	
vstr	d2, [ip, #152]	; 0x98	
vldr	d2, [r1, #152]	; 0x98	
vstr	d5, [ip, #160]	; 0xa0	
vldr	d5, [r1, #416]	; 0x1a0	
vstr	d0, [ip, #168]	; 0xa8	
vldr	d0, [r1, #168]	; 0xa8	
vstr	d1, [ip, #176]	; 0xb0	
vldr	d1, [r1, #176]	; 0xb0	
vstr	d2, [ip, #184]	; 0xb8	
vldr	d2, [r1, #184]	; 0xb8	
add	ip, ip, #192	; 0xc0	
add	r1, r1, #192	; 0xc0	
vstr	d6, [ip]		
vldr	d6, [r1]		
vstr	d0, [ip, #8]		
vldr	d0, [r1, #8]		
vstr	d1, [ip, #16]		
vldr	d1, [r1, #16]		
vstr	d2, [ip, #24]		
vldr	d2, [r1, #24]		
vstr	d6, [ip, #32]		
vldr	d6, [r1, #288]	; 0x120	
vstr	d0, [ip, #40]	; 0x28	
vldr	d0, [r1, #40]	; 0x28	
vstr	d1, [ip, #48]	; 0x30	
vldr	d1, [r1, #48]	; 0x30	
vstr	d2, [ip, #56]	; 0x38	
vldr	d2, [r1, #56]	; 0x38	
vstr	d7, [ip, #64]	; 0x40	
vldr	d7, [r1, #64]	; 0x40	
vstr	d0, [ip, #72]	; 0x48	
vldr	d0, [r1, #72]	; 0x48	
vstr	d1, [ip, #80]	; 0x50	
vldr	d1, [r1, #80]	; 0x50	
vstr	d2, [ip, #88]	; 0x58	
vldr	d2, [r1, #88]	; 0x58	
vstr	d7, [ip, #96]	; 0x60	
vldr	d7, [r1, #352]	; 0x160	
vstr	d0, [ip, #104]	; 0x68	
vldr	d0, [r1, #104]	; 0x68	
vstr	d1, [ip, #112]	; 0x70	
vldr	d1, [r1, #112]	; 0x70	
vstr	d2, [ip, #120]	; 0x78	
vldr	d2, [r1, #120]	; 0x78	
add	ip, ip, #128	; 0x80	
add	r1, r1, #128	; 0x80	
subs	sl, sl, #320	; 0x140	
bge	106600 <memcpy+0x1c0>		
vstr	d3, [ip]		
vldr	d3, [r1]		
vstr	d0, [ip, #8]		
vldr	d0, [r1, #8]		
vstr	d1, [ip, #16]		
vldr	d1, [r1, #16]		
vstr	d2, [ip, #24]		
vldr	d2, [r1, #24]		
vstr	d3, [ip, #32]		
vstr	d0, [ip, #40]	; 0x28	
vldr	d0, [r1, #40]	; 0x28	
vstr	d1, [ip, #48]	; 0x30	
vldr	d1, [r1, #48]	; 0x30	
vstr	d2, [ip, #56]	; 0x38	
vldr	d2, [r1, #56]	; 0x38	
vstr	d4, [ip, #64]	; 0x40	
vldr	d4, [r1, #64]	; 0x40	
vstr	d0, [ip, #72]	; 0x48	
vldr	d0, [r1, #72]	; 0x48	
vstr	d1, [ip, #80]	; 0x50	
vldr	d1, [r1, #80]	; 0x50	
vstr	d2, [ip, #88]	; 0x58	
vldr	d2, [r1, #88]	; 0x58	
vstr	d4, [ip, #96]	; 0x60	
vstr	d0, [ip, #104]	; 0x68	
vldr	d0, [r1, #104]	; 0x68	
vstr	d1, [ip, #112]	; 0x70	
vldr	d1, [r1, #112]	; 0x70	
vstr	d2, [ip, #120]	; 0x78	
vldr	d2, [r1, #120]	; 0x78	
vstr	d5, [ip, #128]	; 0x80	
vldr	d5, [r1, #128]	; 0x80	
vstr	d0, [ip, #136]	; 0x88	
vldr	d0, [r1, #136]	; 0x88	
vstr	d1, [ip, #144]	; 0x90	
vldr	d1, [r1, #144]	; 0x90	
vstr	d2, [ip, #152]	; 0x98	
vldr	d2, [r1, #152]	; 0x98	
vstr	d5, [ip, #160]	; 0xa0	
vstr	d0, [ip, #168]	; 0xa8	
vldr	d0, [r1, #168]	; 0xa8	
vstr	d1, [ip, #176]	; 0xb0	
vldr	d1, [r1, #176]	; 0xb0	
vstr	d2, [ip, #184]	; 0xb8	
vldr	d2, [r1, #184]	; 0xb8	
add	r1, r1, #192	; 0xc0	
add	ip, ip, #192	; 0xc0	
vstr	d6, [ip]		
vldr	d6, [r1]		
vstr	d0, [ip, #8]		
vldr	d0, [r1, #8]		
vstr	d1, [ip, #16]		
vldr	d1, [r1, #16]		
vstr	d2, [ip, #24]		
vldr	d2, [r1, #24]		
vstr	d6, [ip, #32]		
vstr	d0, [ip, #40]	; 0x28	
vldr	d0, [r1, #40]	; 0x28	
vstr	d1, [ip, #48]	; 0x30	
vldr	d1, [r1, #48]	; 0x30	
vstr	d2, [ip, #56]	; 0x38	
vldr	d2, [r1, #56]	; 0x38	
vstr	d7, [ip, #64]	; 0x40	
vldr	d7, [r1, #64]	; 0x40	
vstr	d0, [ip, #72]	; 0x48	
vldr	d0, [r1, #72]	; 0x48	
vstr	d1, [ip, #80]	; 0x50	
vldr	d1, [r1, #80]	; 0x50	
vstr	d2, [ip, #88]	; 0x58	
vldr	d2, [r1, #88]	; 0x58	
vstr	d7, [ip, #96]	; 0x60	
add	r1, r1, #96	; 0x60	
vstr	d0, [ip, #104]	; 0x68	
vstr	d1, [ip, #112]	; 0x70	
vstr	d2, [ip, #120]	; 0x78	
add	ip, ip, #128	; 0x80	
add	sl, sl, #320	; 0x140	
b	106508 <memcpy+0xc8>		
pld	[r1]		
pld	[r1, #64]	; 0x40	
lsls	sl, ip, #29		
pld	[r1, #128]	; 0x80	
beq	1068c8 <memcpy+0x488>		
rsbs	sl, sl, #0		
sub	r2, r2, sl, lsr #29		
ldrmi	r3, [r1], #4		
strmi	r3, [ip], #4		
lsls	sl, sl, #2		
ldrbne	r3, [r1], #1		
ldrhcs	sl, [r1], #2		
strbne	r3, [ip], #1		
strhcs	sl, [ip], #2		
pld	[r1, #192]	; 0xc0	
subs	r2, r2, #64	; 0x40	
popmi	{sl}		; (ldrmi sl, [sp], #4)
bmi	10644c <memcpy+0xc>		
pld	[r1, #256]	; 0x100	
vld1.8	{d0-d3}, [r1]!		
vld1.8	{d4-d7}, [r1]!		
subs	r2, r2, #64	; 0x40	
bmi	106908 <memcpy+0x4c8>		
pld	[r1, #256]	; 0x100	
vst1.8	{d0-d3}, [ip :64]!		
vld1.8	{d0-d3}, [r1]!		
vst1.8	{d4-d7}, [ip :64]!		
vld1.8	{d4-d7}, [r1]!		
subs	r2, r2, #64	; 0x40	
bpl	1068ec <memcpy+0x4ac>		
vst1.8	{d0-d3}, [ip :64]!		
vst1.8	{d4-d7}, [ip :64]!		
ands	r2, r2, #63	; 0x3f	
pop	{sl}		; (ldr sl, [sp], #4)
bne	10644c <memcpy+0xc>		
bx	lr		
nop	{0}		
nop	{0}		
nop	{0}		
nop	{0}		
nop	{0}		
nop	{0}		
nop	{0}		
nop	{0}		
tst	r0, #3		
push	{r4, lr}		
beq	106a2c <memset+0xec>		
cmp	r2, #0		
sub	r2, r2, #1		
popeq	{r4, pc}		
uxtb	lr, r1		
mov	r3, r0		
b	106970 <memset+0x30>		
cmp	r2, #0		
mov	r2, ip		
popeq	{r4, pc}		
strb	lr, [r3], #1		
tst	r3, #3		
sub	ip, r2, #1		
bne	106964 <memset+0x24>		
cmp	r2, #3		
bls	106a0c <memset+0xcc>		
uxtb	lr, r1		
cmp	r2, #15		
orr	lr, lr, lr, lsl #8		
orr	lr, lr, lr, lsl #16		
bls	1069e0 <memset+0xa0>		
add	ip, r3, #16		
mov	r4, r2		
sub	r4, r4, #16		
str	lr, [ip, #-16]		
cmp	r4, #15		
str	lr, [ip, #-12]		
str	lr, [ip, #-8]		
add	ip, ip, #16		
str	lr, [ip, #-20]	; 0xffffffec	
bhi	1069a4 <memset+0x64>		
sub	ip, r2, #16		
and	r2, r2, #15		
bic	ip, ip, #15		
cmp	r2, #3		
add	ip, ip, #16		
add	r3, r3, ip		
bls	106a0c <memset+0xcc>		
mov	r4, r3		
mov	ip, r2		
sub	ip, ip, #4		
str	lr, [r4], #4		
cmp	ip, #3		
bhi	1069e8 <memset+0xa8>		
sub	ip, r2, #4		
and	r2, r2, #3		
bic	ip, ip, #3		
add	ip, ip, #4		
add	r3, r3, ip		
cmp	r2, #0		
popeq	{r4, pc}		
uxtb	r1, r1		
add	r2, r3, r2		
strb	r1, [r3], #1		
cmp	r3, r2		
bne	106a1c <memset+0xdc>		
pop	{r4, pc}		
mov	r3, r0		
b	106980 <memset+0x40>		
bx	lr		
bx	lr		
ldr	r2, [r0, #76]	; 0x4c	
push	{r3, r4, r5, lr}		
cmp	r2, #0		
mov	r5, r0		
mov	r4, r1		
beq	106a7c <_Balloc+0x40>		
ldr	r3, [r2, r4, lsl #2]		
cmp	r3, #0		
beq	106aa0 <_Balloc+0x64>		
ldr	r1, [r3]		
str	r1, [r2, r4, lsl #2]		
mov	r2, #0		
mov	r0, r3		
str	r2, [r3, #16]		
str	r2, [r3, #12]		
pop	{r3, r4, r5, pc}		
mov	r2, #33	; 0x21	
mov	r1, #4		
bl	1090f4 <_calloc_r>		
cmp	r0, #0		
str	r0, [r5, #76]	; 0x4c	
movne	r2, r0		
bne	106a54 <_Balloc+0x18>		
mov	r0, #0		
pop	{r3, r4, r5, pc}		
mov	r1, #1		
mov	r0, r5		
lsl	r5, r1, r4		
add	r2, r5, #5		
lsl	r2, r2, #2		
bl	1090f4 <_calloc_r>		
subs	r3, r0, #0		
beq	106a98 <_Balloc+0x5c>		
stmib	r3, {r4, r5}		
b	106a68 <_Balloc+0x2c>		
cmp	r1, #0		
ldrne	r3, [r0, #76]	; 0x4c	
ldrne	r2, [r1, #4]		
ldrne	r0, [r3, r2, lsl #2]		
strne	r0, [r1]		
strne	r1, [r3, r2, lsl #2]		
bx	lr		
push	{r4, r5, r6, r7, lr}		
add	r7, r1, #20		
ldr	r4, [r1, #16]		
sub	sp, sp, #12		
mov	r6, r0		
mov	r5, r1		
mov	r0, #0		
ldr	lr, [r7]		
add	r0, r0, #1		
cmp	r4, r0		
uxth	ip, lr		
lsr	lr, lr, #16		
mla	r3, r2, ip, r3		
mul	ip, r2, lr		
add	ip, ip, r3, lsr #16		
uxth	r3, r3		
add	r1, r3, ip, lsl #16		
lsr	r3, ip, #16		
str	r1, [r7], #4		
bgt	106b00 <__multadd+0x1c>		
cmp	r3, #0		
beq	106b58 <__multadd+0x74>		
ldr	r2, [r5, #8]		
cmp	r4, r2		
bge	106b64 <__multadd+0x80>		
add	r2, r5, r4, lsl #2		
add	r4, r4, #1		
str	r3, [r2, #20]		
str	r4, [r5, #16]		
mov	r0, r5		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, pc}		
ldr	r1, [r5, #4]		
mov	r0, r6		
str	r3, [sp, #4]		
add	r1, r1, #1		
bl	106a3c <_Balloc>		
ldr	r2, [r5, #16]		
add	r1, r5, #12		
add	r2, r2, #2		
lsl	r2, r2, #2		
mov	r7, r0		
add	r0, r0, #12		
bl	106440 <memcpy>		
ldr	r2, [r6, #76]	; 0x4c	
ldr	r1, [r5, #4]		
ldr	r3, [sp, #4]		
ldr	r0, [r2, r1, lsl #2]		
str	r0, [r5]		
str	r5, [r2, r1, lsl #2]		
mov	r5, r7		
b	106b48 <__multadd+0x64>		
push	{r3, r4, r5, r6, r7, r8, r9, lr}		
movw	ip, #36409	; 0x8e39	
mov	r6, r3		
add	r3, r3, #8		
movt	ip, #14563	; 0x38e3	
mov	r5, r0		
mov	r4, r1		
mov	r7, r2		
smull	r0, r1, r3, ip		
asr	r3, r3, #31		
ldr	r8, [sp, #32]		
rsb	r3, r3, r1, asr #1		
cmp	r3, #1		
ble	106c90 <__s2b+0xdc>		
mov	ip, #1		
mov	r1, #0		
lsl	ip, ip, #1		
add	r1, r1, #1		
cmp	r3, ip		
bgt	106bf4 <__s2b+0x40>		
mov	r0, r5		
bl	106a3c <_Balloc>		
cmp	r7, #9		
mov	r3, #1		
addle	r4, r4, #10		
movle	r7, #9		
str	r8, [r0, #20]		
str	r3, [r0, #16]		
ble	106c5c <__s2b+0xa8>		
add	r9, r4, #9		
add	r4, r4, r7		
mov	r8, r9		
ldrb	r3, [r8], #1		
mov	r1, r0		
mov	r2, #10		
mov	r0, r5		
sub	r3, r3, #48	; 0x30	
bl	106ae4 <__multadd>		
cmp	r8, r4		
bne	106c34 <__s2b+0x80>		
add	r4, r9, r7		
sub	r4, r4, #8		
cmp	r6, r7		
pople	{r3, r4, r5, r6, r7, r8, r9, pc}		
rsb	r6, r7, r6		
add	r6, r4, r6		
ldrb	r3, [r4], #1		
mov	r1, r0		
mov	r2, #10		
mov	r0, r5		
sub	r3, r3, #48	; 0x30	
bl	106ae4 <__multadd>		
cmp	r4, r6		
bne	106c6c <__s2b+0xb8>		
pop	{r3, r4, r5, r6, r7, r8, r9, pc}		
mov	r1, #0		
b	106c04 <__s2b+0x50>		
lsr	r3, r0, #16		
lsl	r3, r3, #16		
cmp	r3, #0		
lsleq	r0, r0, #16		
moveq	r3, #16		
movne	r3, #0		
tst	r0, #-16777216	; 0xff000000	
lsleq	r0, r0, #8		
addeq	r3, r3, #8		
tst	r0, #-268435456	; 0xf0000000	
lsleq	r0, r0, #4		
addeq	r3, r3, #4		
tst	r0, #-1073741824	; 0xc0000000	
lsleq	r0, r0, #2		
addeq	r3, r3, #2		
cmp	r0, #0		
blt	106cf4 <__hi0bits+0x5c>		
tst	r0, #1073741824	; 0x40000000	
bne	106cec <__hi0bits+0x54>		
mov	r0, #32		
bx	lr		
add	r0, r3, #1		
bx	lr		
mov	r0, r3		
bx	lr		
ldr	r3, [r0]		
ands	r2, r3, #7		
beq	106d34 <__lo0bits+0x38>		
tst	r3, #1		
movne	r2, #0		
bne	106d2c <__lo0bits+0x30>		
tst	r3, #2		
lsrne	r3, r3, #1		
lsreq	r3, r3, #2		
movne	r2, #1		
moveq	r2, #2		
str	r3, [r0]		
mov	r0, r2		
bx	lr		
uxth	r1, r3		
cmp	r1, #0		
lsreq	r3, r3, #16		
moveq	r2, #16		
tst	r3, #255	; 0xff	
lsreq	r3, r3, #8		
addeq	r2, r2, #8		
tst	r3, #15		
lsreq	r3, r3, #4		
addeq	r2, r2, #4		
tst	r3, #3		
lsreq	r3, r3, #2		
addeq	r2, r2, #2		
tst	r3, #1		
bne	106d80 <__lo0bits+0x84>		
lsrs	r3, r3, #1		
moveq	r2, #32		
beq	106d2c <__lo0bits+0x30>		
add	r2, r2, #1		
str	r3, [r0]		
mov	r0, r2		
bx	lr		
push	{r4, lr}		
mov	r4, r1		
mov	r1, #1		
bl	106a3c <_Balloc>		
mov	r2, #1		
str	r4, [r0, #20]		
str	r2, [r0, #16]		
pop	{r4, pc}		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
mov	r4, r1		
ldr	r5, [r1, #16]		
mov	r6, r2		
ldr	r9, [r2, #16]		
sub	sp, sp, #20		
cmp	r5, r9		
movge	r3, r9		
movlt	r3, r1		
movlt	r4, r2		
movge	r9, r5		
movlt	r6, r3		
movge	r5, r3		
ldr	r3, [r4, #8]		
add	r8, r9, r5		
ldr	r1, [r4, #4]		
cmp	r8, r3		
addgt	r1, r1, #1		
bl	106a3c <_Balloc>		
add	sl, r0, #20		
mov	r3, r0		
add	fp, sl, r8, lsl #2		
str	r0, [sp, #4]		
cmp	sl, fp		
movcc	r3, sl		
movcc	r0, #0		
bcs	106e24 <__multiply+0x78>		
str	r0, [r3], #4		
cmp	fp, r3		
bhi	106e18 <__multiply+0x6c>		
add	r2, r6, #20		
add	r3, r4, #20		
add	r1, r2, r5, lsl #2		
add	r9, r3, r9, lsl #2		
cmp	r2, r1		
strcc	fp, [sp, #8]		
strcc	r8, [sp, #12]		
movcc	fp, r1		
movcc	r8, r3		
bcs	106f44 <__multiply+0x198>		
ldr	r5, [r2], #4		
uxth	r7, r5		
cmp	r7, #0		
beq	106ec0 <__multiply+0x114>		
mov	r1, #0		
mov	r6, r8		
mov	r5, sl		
mov	r4, r1		
b	106e74 <__multiply+0xc8>		
mov	r5, ip		
ldr	lr, [r6], #4		
mov	ip, r5		
ldr	r1, [r5]		
cmp	r9, r6		
uxth	r0, lr		
lsr	lr, lr, #16		
uxth	r3, r1		
lsr	r1, r1, #16		
mla	r0, r7, r0, r3		
mla	lr, r7, lr, r1		
add	r3, r0, r4		
add	r1, lr, r3, lsr #16		
uxth	r0, r3		
orr	r0, r0, r1, lsl #16		
lsr	r4, r1, #16		
str	r0, [ip], #4		
bhi	106e70 <__multiply+0xc4>		
str	r4, [r5, #4]		
ldr	r5, [r2, #-4]		
lsrs	r5, r5, #16		
beq	106f30 <__multiply+0x184>		
ldr	r3, [sl]		
mov	r6, #0		
mov	r4, sl		
mov	ip, r8		
mov	r7, r6		
mov	r1, r3		
b	106ee8 <__multiply+0x13c>		
mov	r4, lr		
ldrh	r6, [ip]		
lsr	r1, r1, #16		
uxth	r0, r3		
mov	lr, r4		
mla	r1, r5, r6, r1		
add	r6, r1, r7		
orr	r3, r0, r6, lsl #16		
str	r3, [lr], #4		
ldr	r0, [ip], #4		
ldr	r1, [r4, #4]		
cmp	r9, ip		
lsr	r0, r0, #16		
uxth	r3, r1		
mla	r0, r5, r0, r3		
add	r3, r0, r6, lsr #16		
lsr	r7, r3, #16		
bhi	106ee4 <__multiply+0x138>		
str	r3, [r4, #4]		
cmp	fp, r2		
add	sl, sl, #4		
bhi	106e4c <__multiply+0xa0>		
ldr	fp, [sp, #8]		
ldr	r8, [sp, #12]		
cmp	r8, #0		
ble	106f74 <__multiply+0x1c8>		
ldr	r3, [fp, #-4]		
sub	fp, fp, #4		
cmp	r3, #0		
beq	106f6c <__multiply+0x1c0>		
b	106f74 <__multiply+0x1c8>		
ldr	r3, [fp, #-4]!		
cmp	r3, #0		
bne	106f74 <__multiply+0x1c8>		
subs	r8, r8, #1		
bne	106f60 <__multiply+0x1b4>		
ldr	r3, [sp, #4]		
mov	r0, r3		
str	r8, [r3, #16]		
add	sp, sp, #20		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ands	r3, r2, #3		
push	{r4, r5, r6, r7, r8, lr}		
mov	r4, r2		
mov	r7, r0		
mov	r6, r1		
bne	107034 <__pow5mult+0xac>		
asrs	r4, r4, #2		
beq	107010 <__pow5mult+0x88>		
ldr	r5, [r7, #72]	; 0x48	
cmp	r5, #0		
beq	107054 <__pow5mult+0xcc>		
mov	r8, #0		
b	106fd4 <__pow5mult+0x4c>		
asrs	r4, r4, #1		
beq	107010 <__pow5mult+0x88>		
ldr	r0, [r5]		
cmp	r0, #0		
beq	107018 <__pow5mult+0x90>		
mov	r5, r0		
tst	r4, #1		
beq	106fbc <__pow5mult+0x34>		
mov	r2, r5		
mov	r1, r6		
mov	r0, r7		
bl	106dac <__multiply>		
cmp	r6, #0		
ldrne	ip, [r6, #4]		
ldrne	r3, [r7, #76]	; 0x4c	
ldrne	r2, [r3, ip, lsl #2]		
strne	r2, [r6]		
strne	r6, [r3, ip, lsl #2]		
asrs	r4, r4, #1		
mov	r6, r0		
bne	106fc4 <__pow5mult+0x3c>		
mov	r0, r6		
pop	{r4, r5, r6, r7, r8, pc}		
mov	r0, r7		
mov	r1, r5		
mov	r2, r5		
bl	106dac <__multiply>		
str	r0, [r5]		
str	r8, [r0]		
b	106fd0 <__pow5mult+0x48>		
sub	r2, r3, #1		
movw	ip, #44440	; 0xad98	
movt	ip, #16		
mov	r3, #0		
ldr	r2, [ip, r2, lsl #2]		
bl	106ae4 <__multadd>		
mov	r6, r0		
b	106fa0 <__pow5mult+0x18>		
mov	r0, r7		
mov	r1, #1		
bl	106a3c <_Balloc>		
movw	r3, #625	; 0x271	
mov	r2, #1		
str	r3, [r0, #20]		
mov	r5, r0		
mov	r3, #0		
str	r2, [r0, #16]		
str	r0, [r7, #72]	; 0x48	
str	r3, [r0]		
b	106fb4 <__pow5mult+0x2c>		
push	{r4, r5, r6, r7, r8, r9, sl, lr}		
asr	r8, r2, #5		
ldr	r6, [r1, #16]		
mov	r5, r1		
ldr	r3, [r1, #8]		
mov	r9, r2		
add	r6, r8, r6		
mov	r7, r0		
add	r4, r6, #1		
ldr	r1, [r1, #4]		
cmp	r4, r3		
ble	1070c4 <__lshift+0x40>		
lsl	r3, r3, #1		
add	r1, r1, #1		
cmp	r4, r3		
bgt	1070b4 <__lshift+0x30>		
mov	r0, r7		
bl	106a3c <_Balloc>		
cmp	r8, #0		
mov	r1, r0		
add	lr, r0, #20		
ble	1070fc <__lshift+0x78>		
mov	r3, #0		
mov	r2, lr		
mov	r0, r3		
add	r3, r3, #1		
str	r0, [r2], #4		
cmp	r3, r8		
bne	1070e8 <__lshift+0x64>		
add	lr, lr, r3, lsl #2		
ldr	r0, [r5, #16]		
ands	r9, r9, #31		
add	r3, r5, #20		
add	r0, r3, r0, lsl #2		
beq	107168 <__lshift+0xe4>		
rsb	r2, r9, #32		
mov	ip, #0		
ldr	sl, [r3]		
mov	r8, lr		
orr	ip, ip, sl, lsl r9		
str	ip, [lr], #4		
ldr	ip, [r3], #4		
cmp	r0, r3		
lsr	ip, ip, r2		
bhi	107118 <__lshift+0x94>		
cmp	ip, #0		
str	ip, [r8, #4]		
addne	r4, r6, #2		
ldr	r3, [r7, #76]	; 0x4c	
sub	r4, r4, #1		
ldr	r2, [r5, #4]		
mov	r0, r1		
str	r4, [r1, #16]		
ldr	r1, [r3, r2, lsl #2]		
str	r1, [r5]		
str	r5, [r3, r2, lsl #2]		
pop	{r4, r5, r6, r7, r8, r9, sl, pc}		
sub	lr, lr, #4		
ldr	r2, [r3], #4		
cmp	r0, r3		
str	r2, [lr, #4]!		
bhi	10716c <__lshift+0xe8>		
b	107144 <__lshift+0xc0>		
ldr	r3, [r0, #16]		
ldr	r2, [r1, #16]		
subs	r3, r3, r2		
bne	1071cc <__mcmp+0x4c>		
lsl	r2, r2, #2		
add	r0, r0, #20		
add	r1, r1, #20		
add	r3, r0, r2		
add	r1, r1, r2		
b	1071b0 <__mcmp+0x30>		
cmp	r0, r3		
bcs	1071d4 <__mcmp+0x54>		
ldr	ip, [r3, #-4]!		
ldr	r2, [r1, #-4]!		
cmp	ip, r2		
beq	1071a8 <__mcmp+0x28>		
bcc	1071dc <__mcmp+0x5c>		
mov	r0, #1		
bx	lr		
mov	r0, r3		
bx	lr		
mov	r0, #0		
bx	lr		
mvn	r0, #0		
bx	lr		
push	{r4, r5, r6, r7, r8, lr}		
mov	r5, r1		
mov	r4, r0		
mov	r1, r2		
mov	r0, r5		
mov	r8, r2		
bl	107180 <__mcmp>		
subs	r6, r0, #0		
beq	107304 <__mdiff+0x120>		
movlt	r3, r5		
movlt	r5, r8		
ldr	r1, [r5, #4]		
mov	r0, r4		
movlt	r8, r3		
movlt	r7, #1		
movge	r7, #0		
bl	106a3c <_Balloc>		
ldr	r4, [r5, #16]		
add	r5, r5, #20		
ldr	r2, [r8, #16]		
add	r8, r8, #20		
mov	lr, r5		
mov	r3, #0		
add	r5, r5, r4, lsl #2		
add	r2, r8, r2, lsl #2		
mov	r6, r0		
add	ip, r0, #20		
mov	r0, r8		
str	r7, [r6, #12]		
ldr	r8, [lr], #4		
ldr	r1, [r0], #4		
uxtah	r7, r3, r8		
cmp	r2, r0		
uxth	r3, r1		
lsr	r1, r1, #16		
rsb	r7, r3, r7		
rsb	r3, r1, r8, lsr #16		
mov	r1, lr		
add	r3, r3, r7, asr #16		
uxth	r7, r7		
orr	r7, r7, r3, lsl #16		
asr	r3, r3, #16		
str	r7, [ip], #4		
bhi	107258 <__mdiff+0x74>		
cmp	r5, lr		
mov	r0, ip		
bls	1072dc <__mdiff+0xf8>		
ldr	r2, [r1], #4		
cmp	r5, r1		
uxtah	r3, r3, r2		
lsr	r2, r2, #16		
add	r2, r2, r3, asr #16		
uxth	r3, r3		
orr	r7, r3, r2, lsl #16		
asr	r3, r2, #16		
str	r7, [ip], #4		
bhi	1072a0 <__mdiff+0xbc>		
mvn	ip, lr		
add	ip, ip, r5		
bic	ip, ip, #3		
add	ip, ip, #4		
add	ip, r0, ip		
cmp	r7, #0		
sub	ip, ip, #4		
bne	1072f8 <__mdiff+0x114>		
ldr	r3, [ip, #-4]!		
sub	r4, r4, #1		
cmp	r3, #0		
beq	1072e8 <__mdiff+0x104>		
mov	r0, r6		
str	r4, [r6, #16]		
pop	{r4, r5, r6, r7, r8, pc}		
mov	r0, r4		
mov	r1, r6		
bl	106a3c <_Balloc>		
mov	r2, #1		
mov	r3, r0		
str	r6, [r0, #20]		
str	r2, [r3, #16]		
pop	{r4, r5, r6, r7, r8, pc}		
mov	r3, #0		
movt	r3, #32752	; 0x7ff0	
and	r3, r3, r1		
sub	r3, r3, #54525952	; 0x3400000	
cmp	r3, #0		
ble	107348 <__ulp+0x24>		
mov	r0, #0		
mov	r1, r3		
bx	lr		
rsb	r3, r3, #0		
asr	r3, r3, #20		
cmp	r3, #19		
ble	107378 <__ulp+0x54>		
cmp	r3, #50	; 0x32	
mov	r1, #0		
rsble	r3, r3, #51	; 0x33	
movle	r2, #1		
movgt	r3, #1		
lslle	r3, r2, r3		
mov	r0, r3		
bx	lr		
mov	r2, #524288	; 0x80000	
mov	r0, #0		
asr	r1, r2, r3		
bx	lr		
push	{r3, r4, r5, r6, r7, lr}		
add	r6, r0, #20		
ldr	r4, [r0, #16]		
add	r4, r6, r4, lsl #2		
sub	r5, r4, #4		
ldr	r7, [r4, #-4]		
mov	r0, r7		
bl	106c98 <__hi0bits>		
cmp	r0, #10		
rsb	r3, r0, #32		
str	r3, [r1]		
bgt	1073ec <__b2d+0x64>		
rsb	ip, r0, #11		
cmp	r6, r5		
lsr	r1, r7, ip		
add	r0, r0, #21		
orr	r3, r1, #1069547520	; 0x3fc00000	
ldrcc	r1, [r4, #-8]		
movcs	r1, #0		
orr	r3, r3, #3145728	; 0x300000	
lsrcc	r1, r1, ip		
orr	r2, r1, r7, lsl r0		
mov	r0, r2		
mov	r1, r3		
pop	{r3, r4, r5, r6, r7, pc}		
cmp	r6, r5		
bcs	107430 <__b2d+0xa8>		
subs	ip, r0, #11		
sub	r5, r4, #8		
ldr	r1, [r4, #-8]		
beq	10743c <__b2d+0xb4>		
rsb	r0, r0, #43	; 0x2b	
cmp	r6, r5		
lsr	lr, r1, r0		
orr	r7, lr, r7, lsl ip		
ldrcc	lr, [r4, #-12]		
orr	r3, r7, #1069547520	; 0x3fc00000	
movcs	r0, #0		
orr	r3, r3, #3145728	; 0x300000	
lsrcc	r0, lr, r0		
orr	r2, r0, r1, lsl ip		
b	1073e0 <__b2d+0x58>		
subs	ip, r0, #11		
moveq	r1, ip		
bne	10744c <__b2d+0xc4>		
orr	r3, r7, #1069547520	; 0x3fc00000	
mov	r2, r1		
orr	r3, r3, #3145728	; 0x300000	
b	1073e0 <__b2d+0x58>		
lsl	r7, r7, ip		
mov	r0, #0		
orr	r3, r7, #1069547520	; 0x3fc00000	
mov	r1, r0		
orr	r3, r3, #3145728	; 0x300000	
b	107428 <__b2d+0xa0>		
push	{r4, r5, r6, r7, r8, r9, lr}		
sub	sp, sp, #12		
mov	r1, #1		
mov	r4, r3		
ubfx	r5, r3, #20, #11		
mov	r8, r2		
ldr	r6, [sp, #40]	; 0x28	
ubfx	r4, r4, #0, #20		
ldr	r7, [sp, #44]	; 0x2c	
bl	106a3c <_Balloc>		
cmp	r5, #0		
orrne	r4, r4, #1048576	; 0x100000	
cmp	r8, #0		
str	r4, [sp, #4]		
mov	r9, r0		
beq	10751c <__d2b+0xb8>		
add	r0, sp, #8		
str	r8, [r0, #-8]!		
bl	106cfc <__lo0bits>		
cmp	r0, #0		
rsbne	r2, r0, #32		
ldrne	ip, [sp, #4]		
ldmeq	sp, {r2, r3}		
ldrne	r1, [sp]		
lsrne	r3, ip, r0		
strne	r3, [sp, #4]		
orrne	r2, r1, ip, lsl r2		
cmp	r3, #0		
str	r2, [r9, #20]		
movne	r2, #2		
moveq	r2, #1		
cmp	r5, #0		
str	r3, [r9, #24]		
str	r2, [r9, #16]		
bne	107540 <__d2b+0xdc>		
add	r3, r9, r2, lsl #2		
sub	r5, r0, #1072	; 0x430	
sub	r5, r5, #2		
str	r5, [r6]		
ldr	r0, [r3, #16]		
bl	106c98 <__hi0bits>		
rsb	r0, r0, r2, lsl #5		
str	r0, [r7]		
mov	r0, r9		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, pc}		
add	r0, sp, #4		
bl	106cfc <__lo0bits>		
ldr	r3, [sp, #4]		
cmp	r5, #0		
mov	r2, #1		
str	r2, [r9, #16]		
str	r3, [r9, #20]		
add	r0, r0, #32		
beq	1074f0 <__d2b+0x8c>		
sub	r5, r5, #1072	; 0x430	
rsb	r3, r0, #53	; 0x35	
sub	r5, r5, #3		
add	r5, r5, r0		
mov	r0, r9		
str	r5, [r6]		
str	r3, [r7]		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, pc}		
push	{r4, r5, r6, r7, lr}		
mov	r6, r1		
vpush	{d8}		
mov	r4, r0		
sub	sp, sp, #12		
mov	r1, sp		
bl	107388 <__b2d>		
vmov	d8, r0, r1		
mov	r0, r6		
add	r1, sp, #4		
bl	107388 <__b2d>		
ldr	ip, [r4, #16]		
ldm	sp, {r2, r3}		
rsb	r3, r3, r2		
vmov	d16, r0, r1		
ldr	r1, [r6, #16]		
rsb	r1, r1, ip		
add	r3, r3, r1, lsl #5		
cmp	r3, #0		
vmovgt	r4, r5, d8		
vmovle	r6, r7, d16		
addgt	r5, r5, r3, lsl #20		
suble	r7, r7, r3, lsl #20		
vmovgt	d8, r4, r5		
vmovle	d16, r6, r7		
vdiv.f64	d17, d8, d16		
vmov	r0, r1, d17		
add	sp, sp, #12		
vpop	{d8}		
pop	{r4, r5, r6, r7, pc}		
cmp	r0, #23		
vmovgt.f64	d16, #112	; 0x70	
vmovgt.f64	d17, #36	; 0x24	
ble	107600 <_mprec_log10+0x24>		
subs	r0, r0, #1		
vmul.f64	d16, d16, d17		
bne	1075ec <_mprec_log10+0x10>		
vmov	r0, r1, d16		
bx	lr		
movw	r3, #44440	; 0xad98	
movt	r3, #16		
add	r0, r3, r0, lsl #3		
ldrd	r0, [r0, #16]		
bx	lr		
ldr	ip, [r2, #16]		
sub	r1, r1, #1		
add	r3, r2, #20		
asr	r1, r1, #5		
add	ip, r3, ip, lsl #2		
add	r1, r1, #1		
cmp	r3, ip		
push	{r4, lr}		
add	r4, r0, r1, lsl #2		
bcs	107664 <__copybits+0x50>		
sub	r1, r0, #4		
ldr	lr, [r3], #4		
cmp	ip, r3		
str	lr, [r1, #4]!		
bhi	107640 <__copybits+0x2c>		
rsb	r3, r2, ip		
sub	r3, r3, #21		
bic	r3, r3, #3		
add	r3, r3, #4		
add	r0, r0, r3		
cmp	r4, r0		
popls	{r4, pc}		
mov	r3, #0		
str	r3, [r0], #4		
cmp	r4, r0		
bhi	107670 <__copybits+0x5c>		
pop	{r4, pc}		
ldr	r3, [r0, #16]		
asr	r2, r1, #5		
add	ip, r0, #20		
cmp	r3, r2		
addlt	r3, ip, r3, lsl #2		
blt	1076c4 <__any_on+0x44>		
ble	1076c0 <__any_on+0x40>		
ands	r1, r1, #31		
beq	1076c0 <__any_on+0x40>		
ldr	r0, [ip, r2, lsl #2]		
add	r3, ip, r2, lsl #2		
lsr	r2, r0, r1		
cmp	r0, r2, lsl r1		
beq	1076c4 <__any_on+0x44>		
mov	r0, #1		
bx	lr		
add	r3, ip, r2, lsl #2		
cmp	ip, r3		
bcs	1076f8 <__any_on+0x78>		
ldr	r0, [r3, #-4]		
sub	r3, r3, #4		
cmp	r0, #0		
beq	1076ec <__any_on+0x6c>		
b	1076b8 <__any_on+0x38>		
ldr	r2, [r3, #-4]!		
cmp	r2, #0		
bne	1076b8 <__any_on+0x38>		
cmp	ip, r3		
bcc	1076e0 <__any_on+0x60>		
bx	lr		
mov	r0, #0		
bx	lr		
mov	r3, r0		
orrs	r2, r3, r1		
bne	107714 <__fpclassifyd+0x14>		
mov	r0, #2		
bx	lr		
cmp	r1, #-2147483648	; 0x80000000	
cmpeq	r3, #0		
clz	r3, r3		
lsr	r3, r3, #5		
beq	10770c <__fpclassifyd+0xc>		
bic	r0, r1, #-2147483648	; 0x80000000	
movw	r2, #65535	; 0xffff	
sub	r1, r0, #1048576	; 0x100000	
movt	r2, #32735	; 0x7fdf	
cmp	r1, r2		
bhi	107748 <__fpclassifyd+0x48>		
mov	r0, #4		
bx	lr		
cmp	r0, #1048576	; 0x100000	
bcs	107758 <__fpclassifyd+0x58>		
mov	r0, #3		
bx	lr		
mov	r2, #0		
movt	r2, #32752	; 0x7ff0	
cmp	r0, r2		
movne	r0, #0		
andeq	r0, r3, #1		
bx	lr		
push	{r3, r4, r5, lr}		
movw	r4, #4944	; 0x1350	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r3, #0		
str	r3, [r4]		
bl	10a46c <_sbrk>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
push	{r4, lr}		
mov	r4, r1		
ldrsh	r1, [r1, #14]		
bl	109ad8 <_read_r>		
cmp	r0, #0		
ldrge	r3, [r4, #80]	; 0x50	
ldrhlt	r3, [r4, #12]		
addge	r3, r3, r0		
biclt	r3, r3, #4096	; 0x1000	
strge	r3, [r4, #80]	; 0x50	
strhlt	r3, [r4, #12]		
pop	{r4, pc}		
mov	r0, #0		
bx	lr		
ldrh	ip, [r1, #12]		
push	{r4, r5, r6, r7, r8, lr}		
tst	ip, #256	; 0x100	
mov	r4, r1		
mov	r6, r2		
mov	r5, r3		
mov	r7, r0		
beq	107814 <__swrite+0x34>		
ldrsh	r1, [r1, #14]		
mov	r2, #0		
mov	r3, #2		
bl	10996c <_lseek_r>		
ldrh	ip, [r4, #12]		
bic	ip, ip, #4096	; 0x1000	
mov	r0, r7		
strh	ip, [r4, #12]		
mov	r2, r6		
ldrsh	r1, [r4, #14]		
mov	r3, r5		
pop	{r4, r5, r6, r7, r8, lr}		
b	108fdc <_write_r>		
push	{r4, lr}		
mov	r4, r1		
ldrsh	r1, [r1, #14]		
bl	10996c <_lseek_r>		
ldrh	r3, [r4, #12]		
cmn	r0, #1		
strne	r0, [r4, #80]	; 0x50	
biceq	r3, r3, #4096	; 0x1000	
orrne	r3, r3, #4096	; 0x1000	
strh	r3, [r4, #12]		
pop	{r4, pc}		
ldrsh	r1, [r1, #14]		
b	109188 <_close_r>		
sub.w	r0, r2, r3		
bx	lr		
nop			
ldrb	r2, [r0, #0]		
ldrb	r3, [r1, #0]		
cmp	r2, #1		
it	cs		
cmpcs	r2, r3		
bne.n	107880 <__sclose+0x20>		
strd	r4, r5, [sp, #-16]!		
orr.w	r4, r0, r1		
strd	r6, r7, [sp, #8]		
mvn.w	ip, #0		
mov.w	r2, r4, lsl #29		
cbz	r2, 1078f0 <strcmp+0x68>		
eor.w	r4, r0, r1		
tst.w	r4, #7		
bne.n	10798a <strcmp+0x102>		
and.w	r4, r0, #7		
bic.w	r0, r0, #7		
and.w	r5, r4, #3		
bic.w	r1, r1, #7		
mov.w	r5, r5, lsl #3		
ldrd	r2, r3, [r0], #16		
tst.w	r4, #4		
ldrd	r6, r7, [r1], #16		
lsl.w	r4, ip, r5		
orn	r2, r2, r4		
orn	r6, r6, r4		
beq.n	1078f8 <strcmp+0x70>		
orn	r3, r3, r4		
mov	r2, ip		
orn	r7, r7, r4		
mov	r6, ip		
b.n	1078f8 <strcmp+0x70>		
ldrd	r2, r3, [r0], #16		
ldrd	r6, r7, [r1], #16		
uadd8	r5, r2, ip		
eor.w	r4, r2, r6		
sel	r4, r4, ip		
cbnz	r4, 107962 <strcmp+0xda>		
uadd8	r5, r3, ip		
eor.w	r5, r3, r7		
sel	r5, r5, ip		
cbnz	r5, 10793a <strcmp+0xb2>		
ldrd	r2, r3, [r0, #-8]		
ldrd	r6, r7, [r1, #-8]		
uadd8	r5, r2, ip		
eor.w	r4, r2, r6		
sel	r4, r4, ip		
uadd8	r5, r3, ip		
eor.w	r5, r3, r7		
sel	r5, r5, ip		
orrs	r5, r4		
beq.n	1078f0 <strcmp+0x68>		
cbnz	r4, 107962 <strcmp+0xda>		
rev	r5, r5		
clz	r4, r5		
bic.w	r4, r4, #7		
lsr.w	r1, r7, r4		
ldrd	r6, r7, [sp, #8]		
lsr.w	r3, r3, r4		
and.w	r0, r3, #255	; 0xff	
and.w	r1, r1, #255	; 0xff	
ldrd	r4, r5, [sp], #16		
sub.w	r0, r0, r1		
bx	lr		
rev	r4, r4		
clz	r4, r4		
bic.w	r4, r4, #7		
lsr.w	r1, r6, r4		
ldrd	r6, r7, [sp, #8]		
lsr.w	r2, r2, r4		
and.w	r0, r2, #255	; 0xff	
and.w	r1, r1, #255	; 0xff	
ldrd	r4, r5, [sp], #16		
sub.w	r0, r0, r1		
bx	lr		
tst.w	r4, #3		
bne.n	107a0a <strcmp+0x182>		
ands.w	r4, r0, #3		
bne.n	1079e8 <strcmp+0x160>		
ldr.w	r2, [r0], #8		
ldr.w	r3, [r1], #8		
uadd8	r5, r2, ip		
eor.w	r5, r2, r3		
sel	r5, r5, ip		
cbnz	r5, 1079c4 <strcmp+0x13c>		
ldr.w	r2, [r0, #-4]		
ldr.w	r3, [r1, #-4]		
uadd8	r5, r2, ip		
eor.w	r5, r2, r3		
sel	r5, r5, ip		
cmp	r5, #0		
beq.n	107996 <strcmp+0x10e>		
rev	r5, r5		
clz	r4, r5		
bic.w	r4, r4, #7		
lsr.w	r1, r3, r4		
lsr.w	r2, r2, r4		
and.w	r0, r2, #255	; 0xff	
and.w	r1, r1, #255	; 0xff	
ldrd	r4, r5, [sp], #16		
sub.w	r0, r0, r1		
bx	lr		
mov.w	r4, r4, lsl #3		
bic.w	r0, r0, #3		
ldr.w	r2, [r0], #8		
bic.w	r1, r1, #3		
ldr.w	r3, [r1], #8		
lsl.w	r4, ip, r4		
orn	r2, r2, r4		
orn	r3, r3, r4		
b.n	10799e <strcmp+0x116>		
ands.w	r4, r0, #3		
beq.n	107a46 <strcmp+0x1be>		
sub.w	r1, r1, r4		
bic.w	r0, r0, #3		
lsls	r4, r4, #31		
ldr.w	r2, [r0], #4		
beq.n	107a2e <strcmp+0x1a6>		
bcs.n	107a42 <strcmp+0x1ba>		
ldrb	r3, [r1, #2]		
uxtb.w	r4, r2, ror #16		
subs	r4, r4, r3		
bne.n	107a3a <strcmp+0x1b2>		
cbz	r3, 107a3a <strcmp+0x1b2>		
ldrb	r3, [r1, #3]		
uxtb.w	r4, r2, ror #24		
subs	r4, r4, r3		
bne.n	107a3a <strcmp+0x1b2>		
cbnz	r3, 107a42 <strcmp+0x1ba>		
mov	r0, r4		
ldr.w	r4, [sp], #16		
bx	lr		
add.w	r1, r1, #4		
ldr.w	r2, [r0], #4		
lsls	r4, r1, #31		
bic.w	r1, r1, #3		
ldr.w	r3, [r1], #4		
bhi.n	107ae8 <strcmp+0x260>		
bcs.n	107aa2 <strcmp+0x21a>		
bic.w	r4, r2, #4278190080	; 0xff000000	
uadd8	r5, r2, ip		
eors.w	r5, r4, r3, lsr #8		
sel	r5, r5, ip		
bne.n	107a80 <strcmp+0x1f8>		
cbnz	r5, 107a86 <strcmp+0x1fe>		
ldr.w	r3, [r1], #4		
eor.w	r4, r4, r2		
cmp.w	r4, r3, lsl #24		
bne.n	107a98 <strcmp+0x210>		
ldr.w	r2, [r0], #4		
b.n	107a58 <strcmp+0x1d0>		
mov.w	r3, r3, lsr #8		
b.n	107b32 <strcmp+0x2aa>		
bics.w	r5, r5, #4278190080	; 0xff000000	
bne.n	107b28 <strcmp+0x2a0>		
ldrb	r0, [r1, #0]		
ldrd	r4, r5, [sp], #16		
rsb	r0, r0, #0		
bx	lr		
mov.w	r2, r2, lsr #24		
and.w	r3, r3, #255	; 0xff	
b.n	107b32 <strcmp+0x2aa>		
and.w	r4, r2, ip, lsr #16		
uadd8	r5, r2, ip		
eors.w	r5, r4, r3, lsr #16		
sel	r5, r5, ip		
bne.n	107aca <strcmp+0x242>		
cbnz	r5, 107ad0 <strcmp+0x248>		
ldr.w	r3, [r1], #4		
eor.w	r4, r4, r2		
cmp.w	r4, r3, lsl #16		
bne.n	107ade <strcmp+0x256>		
ldr.w	r2, [r0], #4		
b.n	107aa2 <strcmp+0x21a>		
mov.w	r3, r3, lsr #16		
b.n	107b32 <strcmp+0x2aa>		
ands.w	r5, r5, ip, lsr #16		
bne.n	107b28 <strcmp+0x2a0>		
ldrh	r3, [r1, #0]		
mov.w	r2, r2, lsr #16		
b.n	107b32 <strcmp+0x2aa>		
mov.w	r2, r2, lsr #16		
and.w	r3, r3, ip, lsr #16		
b.n	107b32 <strcmp+0x2aa>		
and.w	r4, r2, #255	; 0xff	
uadd8	r5, r2, ip		
eors.w	r5, r4, r3, lsr #24		
sel	r5, r5, ip		
bne.n	107b10 <strcmp+0x288>		
cbnz	r5, 107b16 <strcmp+0x28e>		
ldr.w	r3, [r1], #4		
eor.w	r4, r4, r2		
cmp.w	r4, r3, lsl #8		
bne.n	107b1e <strcmp+0x296>		
ldr.w	r2, [r0], #4		
b.n	107ae8 <strcmp+0x260>		
mov.w	r3, r3, lsr #24		
b.n	107b32 <strcmp+0x2aa>		
tst.w	r5, #255	; 0xff	
bne.n	107b28 <strcmp+0x2a0>		
ldr	r3, [r1, #0]		
mov.w	r2, r2, lsr #8		
bic.w	r3, r3, #4278190080	; 0xff000000	
b.n	107b32 <strcmp+0x2aa>		
mov.w	r0, #0		
ldrd	r4, r5, [sp], #16		
bx	lr		
rev	r2, r2		
rev	r3, r3		
uadd8	r4, r2, ip		
eor.w	r4, r2, r3		
sel	r5, r4, ip		
clz	r4, r5		
lsl.w	r2, r2, r4		
lsl.w	r3, r3, r4		
mov.w	r0, r2, lsr #24		
ldrd	r4, r5, [sp], #16		
sub.w	r0, r0, r3, lsr #24		
bx	lr		
nop.w			
pld	[r0]		
strd	r4, r5, [sp, #-8]!		
bic.w	r1, r0, #7		
mvn.w	ip, #0		
ands.w	r4, r0, #7		
pld	[r1, #32]		
bne.w	107c2e <strlen+0xae>		
mov.w	r4, #0		
mvn.w	r0, #7		
ldrd	r2, r3, [r1]		
pld	[r1, #64]	; 0x40	
add.w	r0, r0, #8		
uadd8	r2, r2, ip		
sel	r2, r4, ip		
uadd8	r3, r3, ip		
sel	r3, r2, ip		
cbnz	r3, 107c16 <strlen+0x96>		
ldrd	r2, r3, [r1, #8]		
uadd8	r2, r2, ip		
add.w	r0, r0, #8		
sel	r2, r4, ip		
uadd8	r3, r3, ip		
sel	r3, r2, ip		
cbnz	r3, 107c16 <strlen+0x96>		
ldrd	r2, r3, [r1, #16]		
uadd8	r2, r2, ip		
add.w	r0, r0, #8		
sel	r2, r4, ip		
uadd8	r3, r3, ip		
sel	r3, r2, ip		
cbnz	r3, 107c16 <strlen+0x96>		
ldrd	r2, r3, [r1, #24]		
add.w	r1, r1, #32		
uadd8	r2, r2, ip		
add.w	r0, r0, #8		
sel	r2, r4, ip		
uadd8	r3, r3, ip		
sel	r3, r2, ip		
cmp	r3, #0		
beq.n	107ba4 <strlen+0x24>		
cmp	r2, #0		
itt	eq		
addeq	r0, #4		
moveq	r2, r3		
rev	r2, r2		
clz	r2, r2		
ldrd	r4, r5, [sp], #8		
add.w	r0, r0, r2, lsr #3		
bx	lr		
ldrd	r2, r3, [r1]		
and.w	r5, r4, #3		
rsb	r0, r4, #0		
mov.w	r5, r5, lsl #3		
tst.w	r4, #4		
pld	[r1, #64]	; 0x40	
lsl.w	r5, ip, r5		
orn	r2, r2, r5		
itt	ne		
ornne	r3, r3, r5		
movne	r2, ip		
mov.w	r4, #0		
b.n	107bb0 <strlen+0x30>		
nop.w			
nop.w			
nop.w			
nop.w			
nop.w			
nop.w			
nop.w			
nop.w			
nop.w			
ldr	r3, [r1, #100]	; 0x64	
push	{r4, r5, r6, r7, r8, r9, sl, lr}		
tst	r3, #8192	; 0x2000	
mov	r7, r1		
mov	sl, r2		
beq	107d1c <__sprint_r.part.0+0x9c>		
ldr	r3, [r2, #8]		
ldr	r9, [r2]		
cmp	r3, #0		
addne	r9, r9, #8		
movne	r8, r0		
beq	107d14 <__sprint_r.part.0+0x94>		
ldmdb	r9, {r5, r6}		
lsrs	r6, r6, #2		
subne	r5, r5, #4		
movne	r4, #0		
bne	107cd0 <__sprint_r.part.0+0x50>		
b	107cfc <__sprint_r.part.0+0x7c>		
cmp	r6, r4		
beq	107cfc <__sprint_r.part.0+0x7c>		
mov	r0, r8		
ldr	r1, [r5, #4]!		
mov	r2, r7		
add	r4, r4, #1		
bl	1092c8 <_fputwc_r>		
cmn	r0, #1		
bne	107cc8 <__sprint_r.part.0+0x48>		
mov	r3, #0		
str	r3, [sl, #8]		
str	r3, [sl, #4]		
pop	{r4, r5, r6, r7, r8, r9, sl, pc}		
ldr	r3, [sl, #8]		
add	r9, r9, #8		
sub	r6, r3, r6, lsl #2		
str	r6, [sl, #8]		
cmp	r6, #0		
bne	107cb0 <__sprint_r.part.0+0x30>		
mov	r0, #0		
b	107cec <__sprint_r.part.0+0x6c>		
bl	10948c <__sfvwrite_r>		
b	107cec <__sprint_r.part.0+0x6c>		
ldr	r3, [r2, #8]		
cmp	r3, #0		
beq	107d34 <__sprint_r+0x10>		
b	107c80 <__sprint_r.part.0>		
str	r3, [r2, #4]		
mov	r0, r3		
bx	lr		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
subs	ip, r0, #0		
sub	sp, sp, #180	; 0xb4	
mov	r4, r3		
mov	r7, r2		
str	ip, [sp, #12]		
str	r1, [sp, #4]		
str	r3, [sp, #28]		
beq	107d70 <_vfiprintf_r+0x30>		
ldr	r3, [ip, #56]	; 0x38	
cmp	r3, #0		
beq	10805c <_vfiprintf_r+0x31c>		
ldr	r3, [sp, #4]		
ldrh	r1, [r3, #12]		
uxth	r2, r1		
tst	r2, #8192	; 0x2000	
bne	107da0 <_vfiprintf_r+0x60>		
orr	r2, r1, #8192	; 0x2000	
mov	r1, r3		
ldr	r3, [r3, #100]	; 0x64	
strh	r2, [r1, #12]		
uxth	r2, r2		
bic	r3, r3, #8192	; 0x2000	
str	r3, [r1, #100]	; 0x64	
tst	r2, #8		
beq	107ffc <_vfiprintf_r+0x2bc>		
ldr	r3, [sp, #4]		
ldr	r3, [r3, #16]		
cmp	r3, #0		
beq	107ffc <_vfiprintf_r+0x2bc>		
and	r2, r2, #26		
cmp	r2, #10		
beq	108024 <_vfiprintf_r+0x2e4>		
add	fp, sp, #112	; 0x70	
mov	r3, #0		
str	fp, [sp, #60]	; 0x3c	
mov	sl, fp		
str	r3, [sp, #40]	; 0x28	
str	r3, [sp, #68]	; 0x44	
str	r3, [sp, #16]		
str	r3, [sp, #64]	; 0x40	
ldrb	r3, [r7]		
mov	r4, r7		
cmp	r3, #37	; 0x25	
cmpne	r3, #0		
beq	107e48 <_vfiprintf_r+0x108>		
ldrb	r3, [r4, #1]!		
cmp	r3, #37	; 0x25	
cmpne	r3, #0		
bne	107df8 <_vfiprintf_r+0xb8>		
subs	r5, r4, r7		
beq	107e48 <_vfiprintf_r+0x108>		
ldr	r3, [sp, #64]	; 0x40	
ldr	r2, [sp, #68]	; 0x44	
add	r3, r3, #1		
str	r7, [sl]		
cmp	r3, #7		
str	r5, [sl, #4]		
str	r3, [sp, #64]	; 0x40	
addle	sl, sl, #8		
add	r3, r5, r2		
str	r3, [sp, #68]	; 0x44	
bgt	107fe8 <_vfiprintf_r+0x2a8>		
ldr	r3, [sp, #16]		
add	r3, r3, r5		
str	r3, [sp, #16]		
ldrb	r3, [r4]		
cmp	r3, #0		
beq	108e04 <_vfiprintf_r+0x10c4>		
ldrb	r3, [r4, #1]		
mov	r1, #0		
add	r0, r4, #1		
mov	ip, r1		
mov	r8, r1		
strb	r1, [sp, #55]	; 0x37	
mvn	r6, #0		
add	r7, r0, #1		
sub	r2, r3, #32		
cmp	r2, #88	; 0x58	
ldrls	pc, [pc, r2, lsl #2]		
b	108654 <_vfiprintf_r+0x914>		
andseq	r8, r0, r4, ror r4		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r8, lsl #9		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
mulseq	r0, r8, r4		
		; <UNDEFINED> instruction: 0x001084bc	
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr #4		
andseq	r8, r0, r8, ror #5		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, ip, lsl r5		
andseq	r8, r0, ip, lsr #10		
andseq	r8, r0, ip, lsr #10		
andseq	r8, r0, ip, lsr #10		
andseq	r8, r0, ip, lsr #10		
andseq	r8, r0, ip, lsr #10		
andseq	r8, r0, ip, lsr #10		
andseq	r8, r0, ip, lsr #10		
andseq	r8, r0, ip, lsr #10		
andseq	r8, r0, ip, lsr #10		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r0, asr r5		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
mulseq	r0, r8, r5		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
		; <UNDEFINED> instruction: 0x001085d4	
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r0, lsl r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r8, ror #7		
andseq	r8, r0, r8, lsr #8		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
		; <UNDEFINED> instruction: 0x001083d8	
andseq	r8, r0, r8, lsr #8		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r8, lsl #7		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r8, lsr #7		
andseq	r8, r0, r4, asr r2		
andseq	r8, r0, ip, asr #9		
andseq	r8, r0, ip, lsl #10		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r0, lsl #5		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, rrx		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, r4, asr r6		
andseq	r8, r0, ip, lsr #6		
cmp	r3, #0		
bne	108c50 <_vfiprintf_r+0xf10>		
str	r3, [sp, #64]	; 0x40	
mov	sl, fp		
b	107e3c <_vfiprintf_r+0xfc>		
ldr	r0, [sp, #12]		
ldr	r1, [sp, #4]		
bl	103830 <__swsetup_r>		
cmp	r0, #0		
bne	108050 <_vfiprintf_r+0x310>		
ldr	r3, [sp, #4]		
ldrh	r2, [r3, #12]		
and	r2, r2, #26		
cmp	r2, #10		
bne	107dc4 <_vfiprintf_r+0x84>		
ldr	r3, [sp, #4]		
ldrsh	r3, [r3, #14]		
cmp	r3, #0		
blt	107dc4 <_vfiprintf_r+0x84>		
ldr	r0, [sp, #12]		
mov	r2, r7		
ldr	r1, [sp, #4]		
mov	r3, r4		
bl	108f34 <__sbprintf>		
add	sp, sp, #180	; 0xb4	
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
mvn	r0, #0		
add	sp, sp, #180	; 0xb4	
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
bl	1054b0 <__sinit>		
b	107d70 <_vfiprintf_r+0x30>		
tst	r8, #32		
str	ip, [sp, #24]		
ldr	r3, [sp, #28]		
beq	1085e8 <_vfiprintf_r+0x8a8>		
add	r5, r3, #7		
mov	r2, #1		
bic	r3, r5, #7		
add	r1, r3, #8		
str	r1, [sp, #28]		
ldrd	r4, [r3]		
mov	r9, #0		
str	r6, [sp, #20]		
strb	r9, [sp, #55]	; 0x37	
cmp	r6, #0		
bicge	r8, r8, #128	; 0x80	
orrs	r3, r4, r5		
movne	r3, #1		
moveq	r3, #0		
cmp	r6, #0		
moveq	r6, r3		
orrne	r6, r3, #1		
cmp	r6, #0		
beq	1089dc <_vfiprintf_r+0xc9c>		
cmp	r2, #1		
beq	108ba8 <_vfiprintf_r+0xe68>		
cmp	r2, #2		
bne	108b24 <_vfiprintf_r+0xde4>		
ldr	r1, [sp, #40]	; 0x28	
mov	r3, fp		
and	r2, r4, #15		
lsr	r4, r4, #4		
orr	r4, r4, r5, lsl #28		
lsr	r5, r5, #4		
ldrb	r2, [r1, r2]		
orrs	r0, r4, r5		
strb	r2, [r3, #-1]!		
bne	1080d8 <_vfiprintf_r+0x398>		
str	r3, [sp, #36]	; 0x24	
rsb	r6, r3, fp		
ldr	r3, [sp, #20]		
cmp	r6, r3		
movge	r3, r6		
cmp	r9, #0		
str	r3, [sp, #8]		
addne	r3, r3, #1		
strne	r3, [sp, #8]		
ands	r3, r8, #2		
ldrne	r2, [sp, #8]		
addne	r2, r2, #2		
strne	r2, [sp, #8]		
ands	r2, r8, #132	; 0x84	
str	r2, [sp, #32]		
bne	108688 <_vfiprintf_r+0x948>		
ldr	r2, [sp, #24]		
ldr	r1, [sp, #8]		
rsb	r4, r1, r2		
cmp	r4, #0		
ble	108688 <_vfiprintf_r+0x948>		
cmp	r4, #16		
ble	108e80 <_vfiprintf_r+0x1140>		
movw	r5, #44736	; 0xaec0	
ldr	r2, [sp, #68]	; 0x44	
ldr	ip, [sp, #64]	; 0x40	
movt	r5, #16		
mov	r9, #16		
str	r3, [sp, #44]	; 0x2c	
b	10817c <_vfiprintf_r+0x43c>		
sub	r4, r4, #16		
cmp	r4, #16		
ble	1081ec <_vfiprintf_r+0x4ac>		
add	r0, ip, #1		
add	r2, r2, #16		
cmp	r0, #7		
str	r5, [sl]		
add	r1, ip, #2		
str	r9, [sl, #4]		
str	r2, [sp, #68]	; 0x44	
mov	ip, r0		
str	r0, [sp, #64]	; 0x40	
addle	sl, sl, #8		
ble	108170 <_vfiprintf_r+0x430>		
cmp	r2, #0		
mov	ip, r2		
mov	r1, #1		
mov	sl, fp		
beq	108170 <_vfiprintf_r+0x430>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107c80 <__sprint_r.part.0>		
cmp	r0, #0		
bne	108938 <_vfiprintf_r+0xbf8>		
sub	r4, r4, #16		
ldr	ip, [sp, #64]	; 0x40	
cmp	r4, #16		
ldr	r2, [sp, #68]	; 0x44	
add	r1, ip, #1		
bgt	10817c <_vfiprintf_r+0x43c>		
ldr	r3, [sp, #44]	; 0x2c	
cmp	r1, #7		
add	r2, r4, r2		
str	r5, [sl]		
addle	r0, r1, #1		
str	r4, [sl, #4]		
addle	sl, sl, #8		
str	r2, [sp, #68]	; 0x44	
str	r1, [sp, #64]	; 0x40	
ble	108694 <_vfiprintf_r+0x954>		
cmp	r2, #0		
bne	108dd0 <_vfiprintf_r+0x1090>		
ldrb	r1, [sp, #55]	; 0x37	
cmp	r1, #0		
beq	108d60 <_vfiprintf_r+0x1020>		
mov	r2, #1		
add	r1, sp, #55	; 0x37	
mov	r0, r2		
str	r2, [sp, #116]	; 0x74	
str	r1, [sp, #112]	; 0x70	
mov	sl, fp		
b	1086c4 <_vfiprintf_r+0x984>		
mov	r0, r7		
orr	r8, r8, #4		
ldrb	r3, [r7]		
b	107e70 <_vfiprintf_r+0x130>		
ands	r2, r8, #32		
str	ip, [sp, #24]		
beq	1085a8 <_vfiprintf_r+0x868>		
ldr	r3, [sp, #28]		
mov	r2, #0		
add	r5, r3, #7		
bic	r3, r5, #7		
add	r1, r3, #8		
str	r1, [sp, #28]		
ldrd	r4, [r3]		
b	10808c <_vfiprintf_r+0x34c>		
ldr	r3, [sp, #28]		
str	ip, [sp, #24]		
add	r5, r3, #4		
ldr	r2, [r3]		
mov	r3, #0		
strb	r3, [sp, #55]	; 0x37	
cmp	r2, r3		
str	r2, [sp, #36]	; 0x24	
beq	108e98 <_vfiprintf_r+0x1158>		
cmp	r6, #0		
blt	108e34 <_vfiprintf_r+0x10f4>		
ldr	r4, [sp, #36]	; 0x24	
mov	r1, #0		
mov	r2, r6		
mov	r0, r4		
blx	106370 <memchr>		
cmp	r0, #0		
beq	108ed8 <_vfiprintf_r+0x1198>		
rsb	r3, r4, r0		
mov	r2, #0		
cmp	r3, r6		
str	r5, [sp, #28]		
ldrb	r9, [sp, #55]	; 0x37	
str	r2, [sp, #20]		
movlt	r6, r3		
b	108100 <_vfiprintf_r+0x3c0>		
ldrb	r3, [r7]		
add	r0, r7, #1		
cmp	r3, #42	; 0x2a	
beq	108ee8 <_vfiprintf_r+0x11a8>		
sub	r2, r3, #48	; 0x30	
mov	r7, r0		
cmp	r2, #9		
mov	r6, #0		
bhi	107e74 <_vfiprintf_r+0x134>		
add	r6, r6, r6, lsl #2		
ldrb	r3, [r7], #1		
add	r6, r2, r6, lsl #1		
sub	r2, r3, #48	; 0x30	
cmp	r2, #9		
bls	10830c <_vfiprintf_r+0x5cc>		
orr	r6, r6, r6, asr #31		
b	107e74 <_vfiprintf_r+0x134>		
tst	r8, #32		
movw	r2, #44808	; 0xaf08	
movt	r2, #16		
str	ip, [sp, #24]		
str	r2, [sp, #40]	; 0x28	
strb	r1, [sp, #55]	; 0x37	
ldr	r2, [sp, #28]		
beq	108630 <_vfiprintf_r+0x8f0>		
add	r5, r2, #7		
bic	r2, r5, #7		
add	r1, r2, #8		
str	r1, [sp, #28]		
ldrd	r4, [r2]		
tst	r8, #1		
beq	108b84 <_vfiprintf_r+0xe44>		
orrs	r2, r4, r5		
beq	108b84 <_vfiprintf_r+0xe44>		
strb	r3, [sp, #57]	; 0x39	
orr	r8, r8, #2		
mov	r3, #48	; 0x30	
mov	r2, #2		
strb	r3, [sp, #56]	; 0x38	
b	10808c <_vfiprintf_r+0x34c>		
ldrb	r3, [r7]		
cmp	r3, #108	; 0x6c	
orreq	r8, r8, #32		
addeq	r0, r7, #1		
ldrbeq	r3, [r7, #1]		
orrne	r8, r8, #16		
movne	r0, r7		
b	107e70 <_vfiprintf_r+0x130>		
tst	r8, #32		
strb	r1, [sp, #55]	; 0x37	
beq	108d88 <_vfiprintf_r+0x1048>		
ldr	r1, [sp, #16]		
ldr	r2, [sp, #28]		
vdup.32	d16, r1		
add	r2, r2, #4		
ldr	r3, [r2, #-4]		
vshr.s64	d16, d16, #32		
str	r2, [sp, #28]		
vstr	d16, [r3]		
b	107de4 <_vfiprintf_r+0xa4>		
orr	r8, r8, #64	; 0x40	
ldrb	r3, [r7]		
mov	r0, r7		
b	107e70 <_vfiprintf_r+0x130>		
ldr	r1, [sp, #28]		
mov	r2, #1		
mov	r6, r2		
str	r2, [sp, #8]		
add	r1, r1, #4		
add	r2, sp, #72	; 0x48	
ldr	r3, [r1, #-4]		
str	ip, [sp, #24]		
str	r1, [sp, #28]		
mov	r1, #0		
str	r2, [sp, #36]	; 0x24	
strb	r1, [sp, #55]	; 0x37	
strb	r3, [sp, #72]	; 0x48	
mov	r3, #0		
str	r3, [sp, #20]		
b	10811c <_vfiprintf_r+0x3dc>		
tst	r8, #32		
str	ip, [sp, #24]		
strb	r1, [sp, #55]	; 0x37	
ldr	r3, [sp, #28]		
beq	108568 <_vfiprintf_r+0x828>		
add	r5, r3, #7		
bic	r3, r5, #7		
add	r2, r3, #8		
str	r2, [sp, #28]		
ldrd	r2, [r3]		
mov	r4, r2		
mov	r5, r3		
cmp	r2, #0		
sbcs	r3, r3, #0		
blt	108d44 <_vfiprintf_r+0x1004>		
ldrb	r9, [sp, #55]	; 0x37	
mov	r2, #1		
str	r6, [sp, #20]		
b	108098 <_vfiprintf_r+0x358>		
cmp	r1, #0		
ldrb	r3, [r7]		
mov	r0, r7		
moveq	r1, #32		
b	107e70 <_vfiprintf_r+0x130>		
orr	r8, r8, #1		
ldrb	r3, [r7]		
mov	r0, r7		
b	107e70 <_vfiprintf_r+0x130>		
ldr	r3, [sp, #28]		
add	r3, r3, #4		
ldr	ip, [r3, #-4]		
cmp	ip, #0		
blt	108e24 <_vfiprintf_r+0x10e4>		
str	r3, [sp, #28]		
mov	r0, r7		
ldrb	r3, [r7]		
b	107e70 <_vfiprintf_r+0x130>		
ldrb	r3, [r7]		
mov	r0, r7		
mov	r1, #43	; 0x2b	
b	107e70 <_vfiprintf_r+0x130>		
ldr	r1, [sp, #28]		
movw	r2, #44808	; 0xaf08	
movt	r2, #16		
str	ip, [sp, #24]		
add	r3, r1, #4		
str	r2, [sp, #40]	; 0x28	
str	r3, [sp, #28]		
orr	r8, r8, #2		
mov	r3, #48	; 0x30	
ldr	r4, [r1]		
strb	r3, [sp, #56]	; 0x38	
mov	r5, #0		
mov	r3, #120	; 0x78	
mov	r2, #2		
strb	r3, [sp, #57]	; 0x39	
b	10808c <_vfiprintf_r+0x34c>		
orr	r8, r8, #32		
ldrb	r3, [r7]		
mov	r0, r7		
b	107e70 <_vfiprintf_r+0x130>		
orr	r8, r8, #128	; 0x80	
ldrb	r3, [r7]		
mov	r0, r7		
b	107e70 <_vfiprintf_r+0x130>		
sub	r2, r3, #48	; 0x30	
mov	ip, #0		
add	ip, ip, ip, lsl #2		
ldrb	r3, [r7], #1		
add	ip, r2, ip, lsl #1		
sub	r2, r3, #48	; 0x30	
cmp	r2, #9		
bls	108534 <_vfiprintf_r+0x7f4>		
b	107e74 <_vfiprintf_r+0x134>		
orr	r8, r8, #16		
str	ip, [sp, #24]		
tst	r8, #32		
strb	r1, [sp, #55]	; 0x37	
ldr	r3, [sp, #28]		
bne	10843c <_vfiprintf_r+0x6fc>		
tst	r8, #16		
bne	108c1c <_vfiprintf_r+0xedc>		
tst	r8, #64	; 0x40	
beq	108c1c <_vfiprintf_r+0xedc>		
ldrh	r4, [r3]		
add	r3, r3, #4		
str	r3, [sp, #28]		
sxth	r4, r4		
asr	r5, r4, #31		
mov	r2, r4		
mov	r3, r5		
b	108458 <_vfiprintf_r+0x718>		
orr	r8, r8, #16		
str	ip, [sp, #24]		
ands	r2, r8, #32		
bne	108260 <_vfiprintf_r+0x520>		
ands	r3, r8, #16		
bne	108c04 <_vfiprintf_r+0xec4>		
ands	r2, r8, #64	; 0x40	
beq	108c04 <_vfiprintf_r+0xec4>		
mov	r2, r3		
ldr	r3, [sp, #28]		
mov	r5, #0		
add	r3, r3, #4		
ldrh	r4, [r3, #-4]		
str	r3, [sp, #28]		
b	10808c <_vfiprintf_r+0x34c>		
orr	r8, r8, #16		
str	ip, [sp, #24]		
tst	r8, #32		
ldr	r3, [sp, #28]		
bne	108074 <_vfiprintf_r+0x334>		
tst	r8, #16		
bne	108c38 <_vfiprintf_r+0xef8>		
tst	r8, #64	; 0x40	
beq	108c38 <_vfiprintf_r+0xef8>		
ldrh	r4, [r3]		
mov	r5, #0		
add	r3, r3, #4		
mov	r2, #1		
str	r3, [sp, #28]		
b	10808c <_vfiprintf_r+0x34c>		
tst	r8, #32		
movw	r2, #44788	; 0xaef4	
movt	r2, #16		
str	ip, [sp, #24]		
str	r2, [sp, #40]	; 0x28	
strb	r1, [sp, #55]	; 0x37	
ldr	r2, [sp, #28]		
bne	10834c <_vfiprintf_r+0x60c>		
tst	r8, #16		
bne	108bf0 <_vfiprintf_r+0xeb0>		
tst	r8, #64	; 0x40	
beq	108bf0 <_vfiprintf_r+0xeb0>		
ldrh	r4, [r2]		
mov	r5, #0		
add	r2, r2, #4		
str	r2, [sp, #28]		
b	108360 <_vfiprintf_r+0x620>		
cmp	r3, #0		
str	ip, [sp, #24]		
strb	r1, [sp, #55]	; 0x37	
beq	108e04 <_vfiprintf_r+0x10c4>		
mov	r2, #1		
strb	r3, [sp, #72]	; 0x48	
str	r2, [sp, #8]		
mov	r3, #0		
mov	r6, r2		
strb	r3, [sp, #55]	; 0x37	
add	r3, sp, #72	; 0x48	
str	r3, [sp, #36]	; 0x24	
b	10841c <_vfiprintf_r+0x6dc>		
ldr	r1, [sp, #64]	; 0x40	
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
ldrb	ip, [sp, #55]	; 0x37	
cmp	ip, #0		
beq	1086d0 <_vfiprintf_r+0x990>		
cmp	r0, #7		
add	r2, r2, #1		
add	ip, sp, #55	; 0x37	
mov	r1, #1		
str	r0, [sp, #64]	; 0x40	
str	r2, [sp, #68]	; 0x44	
str	ip, [sl]		
str	r1, [sl, #4]		
bgt	108ae0 <_vfiprintf_r+0xda0>		
mov	r1, r0		
add	sl, sl, #8		
add	r0, r0, #1		
cmp	r3, #0		
beq	108704 <_vfiprintf_r+0x9c4>		
cmp	r0, #7		
add	r2, r2, #2		
add	r1, sp, #56	; 0x38	
mov	r3, #2		
str	r0, [sp, #64]	; 0x40	
str	r2, [sp, #68]	; 0x44	
stm	sl, {r1, r3}		
bgt	108b0c <_vfiprintf_r+0xdcc>		
mov	r1, r0		
add	sl, sl, #8		
add	r0, r0, #1		
ldr	r3, [sp, #32]		
cmp	r3, #128	; 0x80	
beq	108a10 <_vfiprintf_r+0xcd0>		
ldr	r3, [sp, #20]		
rsb	r4, r6, r3		
cmp	r4, #0		
ble	10897c <_vfiprintf_r+0xc3c>		
cmp	r4, #16		
ldr	r5, [pc, #2012]	; 108f08 <_vfiprintf_r+0x11c8>	
movgt	r9, #16		
bgt	108740 <_vfiprintf_r+0xa00>		
b	1087b0 <_vfiprintf_r+0xa70>		
sub	r4, r4, #16		
cmp	r4, #16		
ble	1087b0 <_vfiprintf_r+0xa70>		
add	ip, r1, #1		
add	r2, r2, #16		
cmp	ip, #7		
str	r5, [sl]		
add	r0, r1, #2		
str	r9, [sl, #4]		
str	r2, [sp, #68]	; 0x44	
mov	r1, ip		
str	ip, [sp, #64]	; 0x40	
addle	sl, sl, #8		
ble	108734 <_vfiprintf_r+0x9f4>		
cmp	r2, #0		
mov	r0, #1		
mov	r1, r2		
mov	sl, fp		
beq	108734 <_vfiprintf_r+0x9f4>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107c80 <__sprint_r.part.0>		
cmp	r0, #0		
bne	108938 <_vfiprintf_r+0xbf8>		
sub	r4, r4, #16		
ldr	r1, [sp, #64]	; 0x40	
cmp	r4, #16		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
bgt	108740 <_vfiprintf_r+0xa00>		
cmp	r0, #7		
add	r2, r2, r4		
str	r5, [sl]		
str	r4, [sl, #4]		
addle	sl, sl, #8		
str	r0, [sp, #64]	; 0x40	
addle	r0, r0, #1		
str	r2, [sp, #68]	; 0x44	
ble	10897c <_vfiprintf_r+0xc3c>		
cmp	r2, #0		
bne	108954 <_vfiprintf_r+0xc14>		
ldr	r3, [sp, #36]	; 0x24	
mov	r2, r6		
mov	sl, fp		
str	r6, [sp, #116]	; 0x74	
str	r6, [sp, #68]	; 0x44	
str	r3, [sp, #112]	; 0x70	
mov	r3, #1		
str	r3, [sp, #64]	; 0x40	
add	sl, sl, #8		
tst	r8, #4		
beq	1088fc <_vfiprintf_r+0xbbc>		
ldr	r3, [sp, #24]		
ldr	r1, [sp, #8]		
rsb	r4, r1, r3		
cmp	r4, #0		
ble	1088fc <_vfiprintf_r+0xbbc>		
cmp	r4, #16		
ble	108ebc <_vfiprintf_r+0x117c>		
movw	r5, #44736	; 0xaec0	
ldr	r1, [sp, #64]	; 0x40	
movt	r5, #16		
mov	r6, #16		
ldr	r8, [sp, #12]		
ldr	r9, [sp, #4]		
b	10884c <_vfiprintf_r+0xb0c>		
sub	r4, r4, #16		
cmp	r4, #16		
ble	1088bc <_vfiprintf_r+0xb7c>		
add	r3, r1, #1		
add	r2, r2, #16		
cmp	r3, #7		
str	r5, [sl]		
add	r0, r1, #2		
str	r6, [sl, #4]		
str	r2, [sp, #68]	; 0x44	
mov	r1, r3		
str	r3, [sp, #64]	; 0x40	
addle	sl, sl, #8		
ble	108840 <_vfiprintf_r+0xb00>		
cmp	r2, #0		
mov	r0, #1		
mov	r1, r2		
mov	sl, fp		
beq	108840 <_vfiprintf_r+0xb00>		
mov	r0, r8		
mov	r1, r9		
add	r2, sp, #60	; 0x3c	
bl	107c80 <__sprint_r.part.0>		
cmp	r0, #0		
bne	108938 <_vfiprintf_r+0xbf8>		
sub	r4, r4, #16		
ldr	r1, [sp, #64]	; 0x40	
cmp	r4, #16		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
bgt	10884c <_vfiprintf_r+0xb0c>		
cmp	r0, #7		
add	r2, r2, r4		
str	r5, [sl]		
str	r2, [sp, #68]	; 0x44	
str	r4, [sl, #4]		
str	r0, [sp, #64]	; 0x40	
ble	1088fc <_vfiprintf_r+0xbbc>		
cmp	r2, #0		
beq	1089b0 <_vfiprintf_r+0xc70>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107c80 <__sprint_r.part.0>		
cmp	r0, #0		
bne	108938 <_vfiprintf_r+0xbf8>		
ldr	r2, [sp, #68]	; 0x44	
ldr	r3, [sp, #16]		
ldr	r1, [sp, #8]		
ldr	r0, [sp, #24]		
cmp	r1, r0		
addge	r3, r3, r1		
addlt	r3, r3, r0		
cmp	r2, #0		
str	r3, [sp, #16]		
beq	1089cc <_vfiprintf_r+0xc8c>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107c80 <__sprint_r.part.0>		
cmp	r0, #0		
beq	1089cc <_vfiprintf_r+0xc8c>		
ldr	r3, [sp, #4]		
ldrh	r3, [r3, #12]		
tst	r3, #64	; 0x40	
bne	108050 <_vfiprintf_r+0x310>		
ldr	r0, [sp, #16]		
add	sp, sp, #180	; 0xb4	
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107c80 <__sprint_r.part.0>		
cmp	r0, #0		
bne	108938 <_vfiprintf_r+0xbf8>		
ldr	r0, [sp, #64]	; 0x40	
mov	sl, fp		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r0, #1		
ldr	r3, [sp, #36]	; 0x24	
cmp	r0, #7		
add	r2, r2, r6		
str	r6, [sl, #4]		
str	r2, [sp, #68]	; 0x44	
str	r3, [sl]		
str	r0, [sp, #64]	; 0x40	
ble	1087fc <_vfiprintf_r+0xabc>		
cmp	r2, #0		
bne	108bcc <_vfiprintf_r+0xe8c>		
tst	r8, #4		
str	r2, [sp, #64]	; 0x40	
bne	108b8c <_vfiprintf_r+0xe4c>		
ldr	r3, [sp, #16]		
ldr	r2, [sp, #8]		
ldr	r1, [sp, #24]		
cmp	r2, r1		
addge	r3, r3, r2		
addlt	r3, r3, r1		
str	r3, [sp, #16]		
mov	r3, #0		
mov	sl, fp		
str	r3, [sp, #64]	; 0x40	
b	107de4 <_vfiprintf_r+0xa4>		
cmp	r2, #0		
bne	108a08 <_vfiprintf_r+0xcc8>		
tst	r8, #1		
beq	108a04 <_vfiprintf_r+0xcc4>		
add	r3, sp, #176	; 0xb0	
mov	r2, #48	; 0x30	
strb	r2, [r3, #-65]!	; 0xffffffbf	
rsb	r6, r3, fp		
str	r3, [sp, #36]	; 0x24	
b	108100 <_vfiprintf_r+0x3c0>		
mov	r6, r2		
str	fp, [sp, #36]	; 0x24	
b	108100 <_vfiprintf_r+0x3c0>		
ldr	r3, [sp, #24]		
ldr	ip, [sp, #8]		
rsb	r4, ip, r3		
cmp	r4, #0		
ble	108710 <_vfiprintf_r+0x9d0>		
cmp	r4, #16		
ldr	r5, [pc, #1240]	; 108f08 <_vfiprintf_r+0x11c8>	
ble	108ed0 <_vfiprintf_r+0x1190>		
mov	r9, #16		
b	108a44 <_vfiprintf_r+0xd04>		
sub	r4, r4, #16		
cmp	r4, #16		
ble	108ab4 <_vfiprintf_r+0xd74>		
add	r0, r1, #1		
add	r2, r2, #16		
cmp	r0, #7		
str	r5, [sl]		
add	ip, r1, #2		
str	r9, [sl, #4]		
str	r2, [sp, #68]	; 0x44	
mov	r1, r0		
str	r0, [sp, #64]	; 0x40	
addle	sl, sl, #8		
ble	108a38 <_vfiprintf_r+0xcf8>		
cmp	r2, #0		
mov	ip, #1		
mov	r1, r2		
mov	sl, fp		
beq	108a38 <_vfiprintf_r+0xcf8>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107c80 <__sprint_r.part.0>		
cmp	r0, #0		
bne	108938 <_vfiprintf_r+0xbf8>		
sub	r4, r4, #16		
ldr	r1, [sp, #64]	; 0x40	
cmp	r4, #16		
ldr	r2, [sp, #68]	; 0x44	
add	ip, r1, #1		
bgt	108a44 <_vfiprintf_r+0xd04>		
cmp	ip, #7		
add	r2, r2, r4		
str	r5, [sl]		
str	r2, [sp, #68]	; 0x44	
str	r4, [sl, #4]		
str	ip, [sp, #64]	; 0x40	
bgt	108ce0 <_vfiprintf_r+0xfa0>		
add	sl, sl, #8		
add	r0, ip, #1		
mov	r1, ip		
b	108710 <_vfiprintf_r+0x9d0>		
cmp	r2, #0		
bne	108c80 <_vfiprintf_r+0xf40>		
cmp	r3, #0		
beq	108c70 <_vfiprintf_r+0xf30>		
mov	r2, #2		
add	r3, sp, #56	; 0x38	
mov	r0, r1		
str	r2, [sp, #116]	; 0x74	
str	r3, [sp, #112]	; 0x70	
mov	sl, fp		
b	1086f8 <_vfiprintf_r+0x9b8>		
cmp	r2, #0		
bne	108cb4 <_vfiprintf_r+0xf74>		
mov	r0, #1		
mov	r1, r2		
mov	sl, fp		
b	108704 <_vfiprintf_r+0x9c4>		
mov	r2, fp		
and	r3, r4, #7		
lsr	r4, r4, #3		
orr	r4, r4, r5, lsl #29		
lsr	r5, r5, #3		
orrs	r1, r4, r5		
add	r3, r3, #48	; 0x30	
strb	r3, [r2, #-1]!		
bne	108b28 <_vfiprintf_r+0xde8>		
tst	r8, #1		
str	r2, [sp, #36]	; 0x24	
moveq	r3, r2		
rsbeq	r6, r3, fp		
beq	108100 <_vfiprintf_r+0x3c0>		
cmp	r3, #48	; 0x30	
ldr	r3, [sp, #36]	; 0x24	
beq	1080fc <_vfiprintf_r+0x3bc>		
sub	r3, r3, #1		
str	r3, [sp, #36]	; 0x24	
mov	r1, r3		
mov	r3, #48	; 0x30	
rsb	r6, r1, fp		
strb	r3, [r2, #-1]		
b	108100 <_vfiprintf_r+0x3c0>		
mov	r2, #2		
b	10808c <_vfiprintf_r+0x34c>		
ldr	r3, [sp, #24]		
mov	sl, fp		
ldr	r1, [sp, #8]		
rsb	r4, r1, r3		
cmp	r4, #0		
bgt	10881c <_vfiprintf_r+0xadc>		
b	1089b0 <_vfiprintf_r+0xc70>		
cmp	r5, #0		
cmpeq	r4, #9		
bhi	108cf8 <_vfiprintf_r+0xfb8>		
add	r3, sp, #176	; 0xb0	
add	r4, r4, #48	; 0x30	
strb	r4, [r3, #-65]!	; 0xffffffbf	
rsb	r6, r3, fp		
str	r3, [sp, #36]	; 0x24	
b	108100 <_vfiprintf_r+0x3c0>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107c80 <__sprint_r.part.0>		
cmp	r0, #0		
bne	108938 <_vfiprintf_r+0xbf8>		
ldr	r2, [sp, #68]	; 0x44	
mov	sl, fp		
b	108800 <_vfiprintf_r+0xac0>		
ldr	r4, [r2]		
mov	r5, #0		
add	r2, r2, #4		
str	r2, [sp, #28]		
b	108360 <_vfiprintf_r+0x620>		
ldr	r3, [sp, #28]		
mov	r5, #0		
add	r3, r3, #4		
ldr	r4, [r3, #-4]		
str	r3, [sp, #28]		
b	10808c <_vfiprintf_r+0x34c>		
ldr	r4, [r3]		
add	r3, r3, #4		
str	r3, [sp, #28]		
asr	r5, r4, #31		
mov	r2, r4		
mov	r3, r5		
b	108458 <_vfiprintf_r+0x718>		
ldr	r4, [r3]		
mov	r2, #1		
add	r3, r3, #4		
mov	r5, #0		
str	r3, [sp, #28]		
b	10808c <_vfiprintf_r+0x34c>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107c80 <__sprint_r.part.0>		
cmp	r0, #0		
bne	108938 <_vfiprintf_r+0xbf8>		
mov	sl, fp		
b	107e3c <_vfiprintf_r+0xfc>		
mov	r0, r1		
mov	sl, fp		
mov	r1, r2		
b	108704 <_vfiprintf_r+0x9c4>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
str	r3, [sp, #44]	; 0x2c	
bl	107c80 <__sprint_r.part.0>		
cmp	r0, #0		
bne	108938 <_vfiprintf_r+0xbf8>		
ldr	r1, [sp, #64]	; 0x40	
mov	sl, fp		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
ldr	r3, [sp, #44]	; 0x2c	
b	1086d0 <_vfiprintf_r+0x990>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107c80 <__sprint_r.part.0>		
cmp	r0, #0		
bne	108938 <_vfiprintf_r+0xbf8>		
ldr	r1, [sp, #64]	; 0x40	
mov	sl, fp		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
b	108704 <_vfiprintf_r+0x9c4>		
cmp	r2, #0		
bne	108e54 <_vfiprintf_r+0x1114>		
mov	r0, #1		
mov	r1, r2		
mov	sl, fp		
b	108710 <_vfiprintf_r+0x9d0>		
mov	r6, fp		
mov	r0, r4		
mov	r1, r5		
mov	r2, #10		
mov	r3, #0		
bl	10a990 <__aeabi_uldivmod>		
mov	r0, r4		
mov	r1, r5		
mov	r3, #0		
add	r2, r2, #48	; 0x30	
strb	r2, [r6, #-1]!		
mov	r2, #10		
bl	10a990 <__aeabi_uldivmod>		
mov	r4, r0		
mov	r5, r1		
orrs	r3, r4, r5		
bne	108cfc <_vfiprintf_r+0xfbc>		
mov	r3, r6		
b	1080f8 <_vfiprintf_r+0x3b8>		
rsbs	r4, r4, #0		
mov	r9, #45	; 0x2d	
rsc	r5, r5, #0		
strb	r9, [sp, #55]	; 0x37	
str	r6, [sp, #20]		
mov	r2, #1		
b	108098 <_vfiprintf_r+0x358>		
cmp	r3, #0		
mov	r1, r2		
mov	r0, #1		
mov	sl, fp		
beq	108710 <_vfiprintf_r+0x9d0>		
mov	r2, #2		
add	r3, sp, #56	; 0x38	
str	r2, [fp, #4]		
str	r3, [fp]		
b	1086f8 <_vfiprintf_r+0x9b8>		
tst	r8, #16		
bne	108db4 <_vfiprintf_r+0x1074>		
tst	r8, #64	; 0x40	
beq	108db4 <_vfiprintf_r+0x1074>		
ldr	r2, [sp, #28]		
add	r2, r2, #4		
ldr	r3, [r2, #-4]		
str	r2, [sp, #28]		
ldrh	r2, [sp, #16]		
strh	r2, [r3]		
b	107de4 <_vfiprintf_r+0xa4>		
ldr	r2, [sp, #28]		
add	r2, r2, #4		
ldr	r3, [r2, #-4]		
str	r2, [sp, #28]		
ldr	r2, [sp, #16]		
str	r2, [r3]		
b	107de4 <_vfiprintf_r+0xa4>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
str	r3, [sp, #44]	; 0x2c	
bl	107c80 <__sprint_r.part.0>		
cmp	r0, #0		
bne	108938 <_vfiprintf_r+0xbf8>		
ldr	r1, [sp, #64]	; 0x40	
mov	sl, fp		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
ldr	r3, [sp, #44]	; 0x2c	
b	108694 <_vfiprintf_r+0x954>		
ldr	r3, [sp, #68]	; 0x44	
cmp	r3, #0		
beq	108938 <_vfiprintf_r+0xbf8>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107c80 <__sprint_r.part.0>		
b	108938 <_vfiprintf_r+0xbf8>		
rsb	ip, ip, #0		
str	r3, [sp, #28]		
mov	r0, r7		
b	108248 <_vfiprintf_r+0x508>		
ldr	r0, [sp, #36]	; 0x24	
str	r5, [sp, #28]		
blx	107b80 <strlen>		
mov	r3, #0		
ldrb	r9, [sp, #55]	; 0x37	
str	r3, [sp, #20]		
mov	r6, r0		
b	108100 <_vfiprintf_r+0x3c0>		
ldr	r0, [sp, #12]		
add	r2, sp, #60	; 0x3c	
ldr	r1, [sp, #4]		
bl	107c80 <__sprint_r.part.0>		
cmp	r0, #0		
bne	108938 <_vfiprintf_r+0xbf8>		
ldr	r1, [sp, #64]	; 0x40	
mov	sl, fp		
ldr	r2, [sp, #68]	; 0x44	
add	r0, r1, #1		
b	108710 <_vfiprintf_r+0x9d0>		
ldr	r1, [sp, #64]	; 0x40	
movw	r5, #44736	; 0xaec0	
movt	r5, #16		
ldr	r2, [sp, #68]	; 0x44	
add	r1, r1, #1		
b	1081f0 <_vfiprintf_r+0x4b0>		
cmp	r6, #6		
movw	r3, #44828	; 0xaf1c	
movt	r3, #16		
str	r5, [sp, #28]		
movcs	r6, #6		
str	r3, [sp, #36]	; 0x24	
bic	r3, r6, r6, asr #31		
str	r3, [sp, #8]		
b	10841c <_vfiprintf_r+0x6dc>		
ldr	r0, [sp, #64]	; 0x40	
movw	r5, #44736	; 0xaec0	
movt	r5, #16		
add	r0, r0, #1		
b	1088bc <_vfiprintf_r+0xb7c>		
mov	ip, r0		
b	108ab4 <_vfiprintf_r+0xd74>		
ldrb	r9, [sp, #55]	; 0x37	
str	r5, [sp, #28]		
str	r0, [sp, #20]		
b	108100 <_vfiprintf_r+0x3c0>		
ldr	r3, [sp, #28]		
add	r2, r3, #4		
str	r2, [sp, #28]		
ldr	r6, [r3]		
ldrb	r3, [r7, #1]		
cmp	r6, #0		
bge	107e70 <_vfiprintf_r+0x130>		
b	107e6c <_vfiprintf_r+0x12c>		
		; <UNDEFINED> instruction: 0x0010aed0	
movw	ip, #44944	; 0xaf90	
mov	r3, r2		
push	{lr}		; (str lr, [sp, #-4]!)
movt	ip, #16		
mov	lr, r1		
mov	r1, r0		
mov	r2, lr		
ldr	r0, [ip]		
pop	{lr}		; (ldr lr, [sp], #4)
b	107d40 <_vfiprintf_r>		
push	{r4, r5, r6, r7, r8, r9, sl, lr}		
mov	r4, r1		
sub	sp, sp, #1120	; 0x460	
ldrh	r7, [r4, #14]		
sub	sp, sp, #8		
ldr	r9, [r4, #100]	; 0x64	
ldr	sl, [r4, #28]		
add	r6, sp, #104	; 0x68	
ldr	r8, [r4, #36]	; 0x24	
mov	r1, sp		
ldrh	ip, [r4, #12]		
mov	lr, #1024	; 0x400	
strh	r7, [sp, #14]		
mov	r7, #0		
bic	ip, ip, #2		
str	r9, [sp, #100]	; 0x64	
str	r6, [sp]		
mov	r9, r0		
str	r6, [sp, #16]		
strh	ip, [sp, #12]		
str	sl, [sp, #28]		
str	r8, [sp, #36]	; 0x24	
str	lr, [sp, #8]		
str	lr, [sp, #20]		
str	r7, [sp, #24]		
bl	107d40 <_vfiprintf_r>		
subs	r6, r0, #0		
blt	108fb8 <__sbprintf+0x84>		
mov	r0, r9		
mov	r1, sp		
bl	10516c <_fflush_r>		
cmp	r0, r7		
mvnne	r6, #0		
ldrh	r3, [sp, #12]		
mov	r0, r6		
tst	r3, #64	; 0x40	
ldrhne	r3, [r4, #12]		
orrne	r3, r3, #64	; 0x40	
strhne	r3, [r4, #12]		
add	sp, sp, #1120	; 0x460	
add	sp, sp, #8		
pop	{r4, r5, r6, r7, r8, r9, sl, pc}		
push	{r3, r4, r5, lr}		
movw	r4, #4944	; 0x1350	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r1, r2		
mov	r2, r3		
mov	r3, #0		
str	r3, [r4]		
bl	10a5e8 <_write>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
movw	ip, #44404	; 0xad74	
movt	ip, #16		
push	{r4, r5, r6, r7, r8, lr}		
mov	r7, r3		
ldr	r4, [ip]		
mov	r5, r0		
mov	r6, r1		
mov	r8, r2		
ldr	ip, [r4, #328]	; 0x148	
cmp	ip, #0		
addeq	ip, r4, #332	; 0x14c	
streq	ip, [r4, #328]	; 0x148	
ldr	lr, [ip, #4]		
cmp	lr, #31		
addle	r3, lr, #1		
ble	1090a0 <__register_exitproc+0x84>		
movw	r3, #0		
movt	r3, #0		
cmp	r3, #0		
beq	1090ec <__register_exitproc+0xd0>		
mov	r0, #400	; 0x190	
nop	{0}		
subs	ip, r0, #0		
beq	1090ec <__register_exitproc+0xd0>		
ldr	r2, [r4, #328]	; 0x148	
mov	r1, #0		
mov	lr, r1		
mov	r3, #1		
str	r1, [ip, #4]		
str	r2, [ip]		
str	ip, [r4, #328]	; 0x148	
str	r1, [ip, #392]	; 0x188	
str	r1, [ip, #396]	; 0x18c	
cmp	r5, #0		
beq	1090d8 <__register_exitproc+0xbc>		
add	r0, ip, lr, lsl #2		
cmp	r5, #2		
mov	r2, #1		
str	r8, [r0, #136]	; 0x88	
lsl	r2, r2, lr		
ldr	r1, [ip, #392]	; 0x188	
orr	r1, r1, r2		
str	r1, [ip, #392]	; 0x188	
str	r7, [r0, #264]	; 0x108	
ldreq	r1, [ip, #396]	; 0x18c	
orreq	r2, r1, r2		
streq	r2, [ip, #396]	; 0x18c	
add	lr, lr, #2		
str	r3, [ip, #4]		
mov	r0, #0		
str	r6, [ip, lr, lsl #2]		
pop	{r4, r5, r6, r7, r8, pc}		
mvn	r0, #0		
pop	{r4, r5, r6, r7, r8, pc}		
push	{r4, lr}		
mul	r1, r2, r1		
bl	105bf4 <_malloc_r>		
subs	r4, r0, #0		
beq	109138 <_calloc_r+0x44>		
ldr	r2, [r4, #-4]		
bic	r2, r2, #3		
sub	r2, r2, #4		
cmp	r2, #36	; 0x24	
bhi	109178 <_calloc_r+0x84>		
cmp	r2, #19		
movls	r3, r4		
bhi	109140 <_calloc_r+0x4c>		
mov	r2, #0		
str	r2, [r3]		
str	r2, [r3, #4]		
str	r2, [r3, #8]		
mov	r0, r4		
pop	{r4, pc}		
cmp	r2, #27		
mov	r1, #0		
addls	r3, r4, #8		
str	r1, [r4]		
str	r1, [r4, #4]		
bls	109128 <_calloc_r+0x34>		
cmp	r2, #36	; 0x24	
str	r1, [r4, #8]		
str	r1, [r4, #12]		
addne	r3, r4, #16		
streq	r1, [r4, #16]		
addeq	r3, r4, #24		
streq	r1, [r4, #20]		
b	109128 <_calloc_r+0x34>		
mov	r1, #0		
bl	106940 <memset>		
mov	r0, r4		
pop	{r4, pc}		
push	{r3, r4, r5, lr}		
movw	r4, #4944	; 0x1350	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r3, #0		
str	r3, [r4]		
bl	10a4a8 <_close>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
cmp	r1, #0		
beq	1092ac <_fclose_r+0xec>		
cmp	r0, #0		
push	{r4, r5, r6, lr}		
mov	r6, r0		
mov	r4, r1		
beq	1091e8 <_fclose_r+0x28>		
ldr	r3, [r0, #56]	; 0x38	
cmp	r3, #0		
beq	109294 <_fclose_r+0xd4>		
ldrsh	r3, [r4, #12]		
cmp	r3, #0		
bne	1091fc <_fclose_r+0x3c>		
mov	r0, #0		
pop	{r4, r5, r6, pc}		
mov	r0, r6		
mov	r1, r4		
bl	104f30 <__sflush_r>		
ldr	r3, [r4, #44]	; 0x2c	
cmp	r3, #0		
mov	r5, r0		
beq	10922c <_fclose_r+0x6c>		
mov	r0, r6		
ldr	r1, [r4, #28]		
blx	r3		
cmp	r0, #0		
mvnlt	r5, #0		
ldrh	r3, [r4, #12]		
tst	r3, #128	; 0x80	
bne	10929c <_fclose_r+0xdc>		
ldr	r1, [r4, #48]	; 0x30	
cmp	r1, #0		
beq	109260 <_fclose_r+0xa0>		
add	r3, r4, #64	; 0x40	
cmp	r1, r3		
beq	109258 <_fclose_r+0x98>		
mov	r0, r6		
bl	1055fc <_free_r>		
mov	r3, #0		
str	r3, [r4, #48]	; 0x30	
ldr	r1, [r4, #68]	; 0x44	
cmp	r1, #0		
beq	10927c <_fclose_r+0xbc>		
mov	r0, r6		
bl	1055fc <_free_r>		
mov	r3, #0		
str	r3, [r4, #68]	; 0x44	
bl	1054c0 <__sfp_lock_acquire>		
mov	r3, #0		
strh	r3, [r4, #12]		
bl	1054c4 <__sfp_lock_release>		
mov	r0, r5		
pop	{r4, r5, r6, pc}		
bl	1054b0 <__sinit>		
b	1091e8 <_fclose_r+0x28>		
mov	r0, r6		
ldr	r1, [r4, #16]		
bl	1055fc <_free_r>		
b	109238 <_fclose_r+0x78>		
mov	r0, #0		
bx	lr		
movw	r3, #44944	; 0xaf90	
mov	r1, r0		
movt	r3, #16		
ldr	r0, [r3]		
b	1091c0 <_fclose_r>		
ldrh	r3, [r2, #12]		
push	{r4, r5, r6, r7, r8, lr}		
tst	r3, #8192	; 0x2000	
mov	r4, r2		
orreq	r3, r3, #8192	; 0x2000	
ldreq	r2, [r2, #100]	; 0x64	
sub	sp, sp, #8		
strheq	r3, [r4, #12]		
mov	r7, r0		
orreq	r3, r2, #8192	; 0x2000	
streq	r3, [r4, #100]	; 0x64	
mov	r6, r1		
bl	105a30 <__locale_mb_cur_max>		
cmp	r0, #1		
beq	1093e0 <_fputwc_r+0x118>		
mov	r0, r7		
add	r1, sp, #4		
mov	r2, r6		
add	r3, r4, #92	; 0x5c	
bl	10a2d8 <_wcrtomb_r>		
cmn	r0, #1		
mov	r8, r0		
beq	1093cc <_fputwc_r+0x104>		
cmp	r0, #0		
ldrbne	r1, [sp, #4]		
beq	1093fc <_fputwc_r+0x134>		
mov	r5, #0		
b	109360 <_fputwc_r+0x98>		
ldr	r3, [r4]		
strb	r1, [r3]		
ldr	r3, [r4]		
add	r3, r3, #1		
str	r3, [r4]		
add	r5, r5, #1		
cmp	r8, r5		
bls	1093fc <_fputwc_r+0x134>		
add	r3, sp, #4		
ldrb	r1, [r3, r5]		
ldr	r3, [r4, #8]		
sub	r3, r3, #1		
str	r3, [r4, #8]		
cmp	r3, #0		
bge	109338 <_fputwc_r+0x70>		
ldr	r2, [r4, #24]		
cmp	r3, r2		
blt	1093a0 <_fputwc_r+0xd8>		
ldr	r3, [r4]		
strb	r1, [r3]		
ldr	r3, [r4]		
add	r2, r3, #1		
ldrb	r1, [r3]		
cmp	r1, #10		
strne	r2, [r4]		
bne	10934c <_fputwc_r+0x84>		
mov	r0, r7		
mov	r2, r4		
bl	10a19c <__swbuf_r>		
cmn	r0, #1		
movne	r0, #0		
moveq	r0, #1		
cmp	r0, #0		
beq	10934c <_fputwc_r+0x84>		
mvn	r0, #0		
add	sp, sp, #8		
pop	{r4, r5, r6, r7, r8, pc}		
ldrh	r3, [r4, #12]		
orr	r3, r3, #64	; 0x40	
strh	r3, [r4, #12]		
add	sp, sp, #8		
pop	{r4, r5, r6, r7, r8, pc}		
sub	r3, r6, #1		
cmp	r3, #254	; 0xfe	
bhi	109304 <_fputwc_r+0x3c>		
uxtb	r1, r6		
mov	r8, r0		
strb	r1, [sp, #4]		
b	109330 <_fputwc_r+0x68>		
mov	r0, r6		
add	sp, sp, #8		
pop	{r4, r5, r6, r7, r8, pc}		
movw	r3, #44944	; 0xaf90	
movt	r3, #16		
push	{r4, r5, r6, lr}		
mov	r6, r0		
ldr	r4, [r3]		
mov	r5, r1		
cmp	r4, #0		
beq	10943c <fputwc+0x34>		
ldr	r3, [r4, #56]	; 0x38	
cmp	r3, #0		
bne	10943c <fputwc+0x34>		
mov	r0, r4		
bl	1054b0 <__sinit>		
mov	r0, r4		
mov	r1, r6		
mov	r2, r5		
pop	{r4, r5, r6, lr}		
b	1092c8 <_fputwc_r>		
push	{r3, r4, r5, lr}		
movw	r4, #4944	; 0x1350	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r1, r2		
mov	r3, #0		
str	r3, [r4]		
bl	10a4b0 <_fstat>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
ldr	r3, [r2, #8]		
cmp	r3, #0		
beq	10956c <__sfvwrite_r+0xe0>		
ldrh	r3, [r1, #12]		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
tst	r3, #8		
sub	sp, sp, #12		
mov	r4, r1		
mov	r7, r2		
str	r0, [sp]		
beq	109540 <__sfvwrite_r+0xb4>		
ldr	r2, [r1, #16]		
cmp	r2, #0		
beq	109540 <__sfvwrite_r+0xb4>		
and	r8, r3, #2		
ldr	r5, [r7]		
uxth	r0, r8		
cmp	r0, #0		
beq	109574 <__sfvwrite_r+0xe8>		
mov	r8, #0		
mov	r9, #64512	; 0xfc00	
mov	r6, r8		
movt	r9, #32767	; 0x7fff	
cmp	r6, #0		
mov	r2, r8		
ldr	r0, [sp]		
beq	10955c <__sfvwrite_r+0xd0>		
cmp	r6, r9		
ldr	sl, [r4, #36]	; 0x24	
ldr	r1, [r4, #28]		
movcc	r3, r6		
movcs	r3, r9		
blx	sl		
cmp	r0, #0		
add	r8, r8, r0		
rsb	r6, r0, r6		
ble	109620 <__sfvwrite_r+0x194>		
ldr	r3, [r7, #8]		
rsb	r0, r0, r3		
str	r0, [r7, #8]		
cmp	r0, #0		
bne	1094e8 <__sfvwrite_r+0x5c>		
mov	r0, #0		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
ldr	r0, [sp]		
mov	r1, r4		
bl	103830 <__swsetup_r>		
cmp	r0, #0		
bne	109918 <__sfvwrite_r+0x48c>		
ldrh	r3, [r4, #12]		
b	1094c4 <__sfvwrite_r+0x38>		
ldr	r8, [r5]		
add	r5, r5, #8		
ldr	r6, [r5, #-4]		
b	1094e8 <__sfvwrite_r+0x5c>		
mov	r0, #0		
bx	lr		
ands	r8, r3, #1		
bne	109638 <__sfvwrite_r+0x1ac>		
mov	r6, r8		
cmp	r6, #0		
beq	1095fc <__sfvwrite_r+0x170>		
tst	r3, #512	; 0x200	
ldr	r9, [r4, #8]		
beq	109700 <__sfvwrite_r+0x274>		
cmp	r6, r9		
mov	sl, r9		
bcc	10979c <__sfvwrite_r+0x310>		
tst	r3, #1152	; 0x480	
bne	1097d8 <__sfvwrite_r+0x34c>		
ldr	r0, [r4]		
mov	r2, sl		
mov	r1, r8		
bl	1099ac <memmove>		
ldr	r3, [r4, #8]		
ldr	r2, [r4]		
mov	r0, r6		
rsb	r9, r9, r3		
str	r9, [r4, #8]		
add	r2, r2, sl		
str	r2, [r4]		
ldr	r3, [r7, #8]		
add	r8, r8, r0		
rsb	r6, r0, r6		
rsb	r0, r0, r3		
str	r0, [r7, #8]		
cmp	r0, #0		
beq	109534 <__sfvwrite_r+0xa8>		
cmp	r6, #0		
ldrh	r3, [r4, #12]		
bne	109588 <__sfvwrite_r+0xfc>		
ldr	r8, [r5]		
add	r5, r5, #8		
ldr	r6, [r5, #-4]		
b	109580 <__sfvwrite_r+0xf4>		
ldr	r0, [sp]		
mov	r1, r4		
bl	10516c <_fflush_r>		
cmp	r0, #0		
beq	109750 <__sfvwrite_r+0x2c4>		
ldrh	r3, [r4, #12]		
orr	r3, r3, #64	; 0x40	
mvn	r0, #0		
strh	r3, [r4, #12]		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
mov	r8, r0		
mov	fp, r0		
mov	sl, r0		
mov	r9, r0		
cmp	r9, #0		
beq	1096ec <__sfvwrite_r+0x260>		
cmp	fp, #0		
beq	1097ac <__sfvwrite_r+0x320>		
ldr	r1, [r4, #20]		
cmp	r8, r9		
ldr	r3, [r4, #8]		
movcc	r2, r8		
movcs	r2, r9		
add	r3, r1, r3		
ldr	r0, [r4]		
cmp	r2, r3		
ldr	lr, [r4, #16]		
mov	r6, r2		
movle	ip, #0		
movgt	ip, #1		
cmp	r0, lr		
movls	ip, #0		
cmp	ip, #0		
bne	1098a0 <__sfvwrite_r+0x414>		
cmp	r2, r1		
blt	109758 <__sfvwrite_r+0x2cc>		
mov	r3, r1		
ldr	r6, [r4, #36]	; 0x24	
ldr	r0, [sp]		
mov	r2, sl		
ldr	r1, [r4, #28]		
blx	r6		
subs	r6, r0, #0		
ble	109620 <__sfvwrite_r+0x194>		
subs	r8, r8, r6		
beq	109780 <__sfvwrite_r+0x2f4>		
ldr	r3, [r7, #8]		
add	sl, sl, r6		
rsb	r9, r6, r9		
rsb	r6, r6, r3		
str	r6, [r7, #8]		
cmp	r6, #0		
beq	109534 <__sfvwrite_r+0xa8>		
cmp	r9, #0		
bne	109650 <__sfvwrite_r+0x1c4>		
ldr	sl, [r5]		
mov	fp, #0		
ldr	r9, [r5, #4]		
add	r5, r5, #8		
b	109648 <__sfvwrite_r+0x1bc>		
ldr	r0, [r4]		
ldr	r3, [r4, #16]		
cmp	r0, r3		
bhi	10971c <__sfvwrite_r+0x290>		
ldr	sl, [r4, #20]		
cmp	r6, sl		
bcs	109868 <__sfvwrite_r+0x3dc>		
cmp	r6, r9		
mov	r1, r8		
movcc	r9, r6		
mov	r2, r9		
bl	1099ac <memmove>		
ldr	r3, [r4, #8]		
ldr	r2, [r4]		
rsb	r3, r9, r3		
str	r3, [r4, #8]		
cmp	r3, #0		
add	r3, r2, r9		
str	r3, [r4]		
beq	10960c <__sfvwrite_r+0x180>		
mov	r0, r9		
b	1095d4 <__sfvwrite_r+0x148>		
mov	r1, sl		
bl	1099ac <memmove>		
ldr	r2, [r4, #8]		
ldr	r3, [r4]		
subs	r8, r8, r6		
rsb	r2, r6, r2		
str	r2, [r4, #8]		
add	r3, r3, r6		
str	r3, [r4]		
bne	1096c8 <__sfvwrite_r+0x23c>		
ldr	r0, [sp]		
mov	r1, r4		
bl	10516c <_fflush_r>		
cmp	r0, #0		
bne	109620 <__sfvwrite_r+0x194>		
mov	fp, r8		
b	1096c8 <__sfvwrite_r+0x23c>		
ldr	r0, [r4]		
mov	r9, r6		
mov	sl, r6		
b	1095ac <__sfvwrite_r+0x120>		
mov	r0, sl		
mov	r1, #10		
mov	r2, r9		
blx	106370 <memchr>		
cmp	r0, #0		
addne	r0, r0, #1		
addeq	r8, r9, #1		
movne	fp, #1		
rsbne	r8, sl, r0		
moveq	fp, #1		
b	109658 <__sfvwrite_r+0x1cc>		
ldr	sl, [r4, #20]		
ldr	r1, [r4, #16]		
ldr	r9, [r4]		
add	sl, sl, sl, lsl #1		
rsb	r9, r1, r9		
add	sl, sl, sl, lsr #31		
add	r0, r9, #1		
add	r0, r0, r6		
asr	sl, sl, #1		
cmp	sl, r0		
mov	r2, sl		
movcc	sl, r0		
movcc	r2, sl		
tst	r3, #1024	; 0x400	
beq	1098e0 <__sfvwrite_r+0x454>		
mov	r1, r2		
ldr	r0, [sp]		
bl	105bf4 <_malloc_r>		
subs	fp, r0, #0		
beq	109920 <__sfvwrite_r+0x494>		
ldr	r1, [r4, #16]		
mov	r2, r9		
bl	106440 <memcpy>		
ldrh	r3, [r4, #12]		
bic	r3, r3, #1152	; 0x480	
orr	r3, r3, #128	; 0x80	
strh	r3, [r4, #12]		
add	r0, fp, r9		
str	sl, [r4, #20]		
rsb	r9, r9, sl		
str	fp, [r4, #16]		
str	r9, [r4, #8]		
mov	sl, r6		
str	r0, [r4]		
mov	r9, r6		
b	1095ac <__sfvwrite_r+0x120>		
cmn	r6, #-2147483647	; 0x80000001	
mov	r1, sl		
movcc	r0, r6		
mvncs	r0, #-2147483648	; 0x80000000	
bl	10a750 <__aeabi_idiv>		
ldr	r9, [r4, #36]	; 0x24	
ldr	r1, [r4, #28]		
mov	r2, r8		
mul	r3, r0, sl		
ldr	r0, [sp]		
blx	r9		
cmp	r0, #0		
bgt	1095d4 <__sfvwrite_r+0x148>		
b	109620 <__sfvwrite_r+0x194>		
mov	r2, r3		
mov	r1, sl		
str	r3, [sp, #4]		
bl	1099ac <memmove>		
ldr	r2, [r4]		
mov	r1, r4		
ldr	r3, [sp, #4]		
ldr	r0, [sp]		
add	r2, r2, r3		
str	r2, [r4]		
bl	10516c <_fflush_r>		
ldr	r3, [sp, #4]		
cmp	r0, #0		
bne	109620 <__sfvwrite_r+0x194>		
mov	r6, r3		
b	1096c0 <__sfvwrite_r+0x234>		
ldr	r0, [sp]		
bl	109b18 <_realloc_r>		
subs	fp, r0, #0		
bne	109844 <__sfvwrite_r+0x3b8>		
ldr	r5, [sp]		
ldr	r1, [r4, #16]		
mov	r0, r5		
bl	1055fc <_free_r>		
ldrh	r3, [r4, #12]		
mov	r2, #12		
str	r2, [r5]		
bic	r3, r3, #128	; 0x80	
uxth	r3, r3		
b	109624 <__sfvwrite_r+0x198>		
mvn	r0, #0		
b	109538 <__sfvwrite_r+0xac>		
ldr	r1, [sp]		
mov	r2, #12		
ldrh	r3, [r4, #12]		
str	r2, [r1]		
b	109624 <__sfvwrite_r+0x198>		
push	{r3, r4, r5, lr}		
movw	r4, #4944	; 0x1350	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r3, #0		
str	r3, [r4]		
bl	10a4c8 <_isatty>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
push	{r3, r4, r5, lr}		
movw	r4, #4944	; 0x1350	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r1, r2		
mov	r2, r3		
mov	r3, #0		
str	r3, [r4]		
bl	10a4e8 <_lseek>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
cmp	r0, r1		
push	{r4, r5, r6, lr}		
bls	1099e8 <memmove+0x3c>		
add	r3, r1, r2		
cmp	r0, r3		
bcs	1099e8 <memmove+0x3c>		
cmp	r2, #0		
add	r1, r0, r2		
popeq	{r4, r5, r6, pc}		
rsb	r2, r2, r3		
ldrb	ip, [r3, #-1]!		
cmp	r3, r2		
strb	ip, [r1, #-1]!		
bne	1099d4 <memmove+0x28>		
pop	{r4, r5, r6, pc}		
cmp	r2, #15		
bhi	109a18 <memmove+0x6c>		
mov	r3, r0		
cmp	r2, #0		
popeq	{r4, r5, r6, pc}		
sub	r3, r3, #1		
add	r2, r1, r2		
ldrb	ip, [r1], #1		
cmp	r1, r2		
strb	ip, [r3, #1]!		
bne	109a04 <memmove+0x58>		
pop	{r4, r5, r6, pc}		
orr	r3, r0, r1		
tst	r3, #3		
bne	109ac8 <memmove+0x11c>		
add	ip, r0, #16		
add	r3, r1, #16		
mov	lr, r2		
ldr	r4, [r3, #-16]		
sub	lr, lr, #16		
cmp	lr, #15		
add	r3, r3, #16		
add	ip, ip, #16		
str	r4, [ip, #-32]	; 0xffffffe0	
ldr	r4, [r3, #-28]	; 0xffffffe4	
str	r4, [ip, #-28]	; 0xffffffe4	
ldr	r4, [r3, #-24]	; 0xffffffe8	
str	r4, [ip, #-24]	; 0xffffffe8	
ldr	r4, [r3, #-20]	; 0xffffffec	
str	r4, [ip, #-20]	; 0xffffffec	
bhi	109a30 <memmove+0x84>		
sub	r3, r2, #16		
and	r6, r2, #15		
bic	r3, r3, #15		
cmp	r6, #3		
add	r3, r3, #16		
add	r1, r1, r3		
add	r3, r0, r3		
bls	109ad0 <memmove+0x124>		
sub	r4, r3, #4		
mov	lr, r1		
mov	ip, r6		
sub	ip, ip, #4		
ldr	r5, [lr], #4		
cmp	ip, #3		
str	r5, [r4, #4]!		
bhi	109a90 <memmove+0xe4>		
sub	ip, r6, #4		
and	r2, r2, #3		
bic	ip, ip, #3		
cmp	r2, #0		
add	ip, ip, #4		
add	r3, r3, ip		
add	r1, r1, ip		
bne	1099fc <memmove+0x50>		
pop	{r4, r5, r6, pc}		
mov	r3, r0		
b	1099fc <memmove+0x50>		
mov	r2, r6		
b	1099f4 <memmove+0x48>		
push	{r3, r4, r5, lr}		
movw	r4, #4944	; 0x1350	
mov	r5, r0		
movt	r4, #17		
mov	r0, r1		
mov	r1, r2		
mov	r2, r3		
mov	r3, #0		
str	r3, [r4]		
bl	10a54c <_read>		
cmn	r0, #1		
popne	{r3, r4, r5, pc}		
ldr	r3, [r4]		
cmp	r3, #0		
strne	r3, [r5]		
pop	{r3, r4, r5, pc}		
push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
subs	r6, r1, #0		
sub	sp, sp, #12		
mov	r7, r2		
beq	109ea8 <_realloc_r+0x390>		
mov	r8, r0		
bl	106a34 <__malloc_lock>		
add	r4, r7, #11		
ldr	r3, [r6, #-4]		
cmp	r4, #22		
sub	r9, r6, #8		
bichi	r4, r4, #7		
bic	r5, r3, #3		
movls	r2, #16		
movls	r0, #0		
lsrhi	r0, r4, #31		
movhi	r2, r4		
movls	r4, r2		
cmp	r4, r7		
orrcc	r0, r0, #1		
cmp	r0, #0		
movne	r3, #12		
movne	r0, #0		
strne	r3, [r8]		
bne	109bbc <_realloc_r+0xa4>		
cmp	r5, r2		
blt	109bc4 <_realloc_r+0xac>		
mov	r7, r6		
rsb	r2, r4, r5		
cmp	r2, #15		
bhi	109dac <_realloc_r+0x294>		
add	r2, r9, r5		
and	r3, r3, #1		
orr	r5, r3, r5		
str	r5, [r9, #4]		
ldr	r3, [r2, #4]		
orr	r3, r3, #1		
str	r3, [r2, #4]		
mov	r0, r8		
bl	106a38 <__malloc_unlock>		
mov	r0, r7		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}		
movw	fp, #46140	; 0xb43c	
add	r1, r9, r5		
movt	fp, #16		
ldr	r0, [fp, #8]		
cmp	r0, r1		
beq	109ed4 <_realloc_r+0x3bc>		
ldr	ip, [r1, #4]		
bic	r0, ip, #1		
add	r0, r1, r0		
ldr	r0, [r0, #4]		
tst	r0, #1		
bne	109ce0 <_realloc_r+0x1c8>		
bic	ip, ip, #3		
add	ip, ip, r5		
cmp	ip, r2		
bge	109eb8 <_realloc_r+0x3a0>		
tst	r3, #1		
bne	109de4 <_realloc_r+0x2cc>		
ldr	sl, [r6, #-8]		
rsb	sl, sl, r9		
ldr	r0, [sl, #4]		
bic	r0, r0, #3		
add	ip, ip, r0		
cmp	ip, r2		
blt	109cf8 <_realloc_r+0x1e0>		
ldr	r0, [r1, #12]		
mov	r7, sl		
ldr	r1, [r1, #8]		
sub	r2, r5, #4		
cmp	r2, #36	; 0x24	
str	r0, [r1, #12]		
str	r1, [r0, #8]		
ldr	r1, [sl, #12]		
ldr	r0, [r7, #8]!		
str	r1, [r0, #12]		
str	r0, [r1, #8]		
bhi	10a04c <_realloc_r+0x534>		
cmp	r2, #19		
movls	r2, r7		
bls	109cb8 <_realloc_r+0x1a0>		
ldr	r1, [r6]		
cmp	r2, #27		
addls	r2, sl, #16		
str	r1, [sl, #8]		
ldr	r1, [r6, #4]		
addls	r6, r6, #8		
str	r1, [sl, #12]		
bls	109cb8 <_realloc_r+0x1a0>		
ldr	r3, [r6, #8]		
cmp	r2, #36	; 0x24	
addne	r2, sl, #24		
addeq	r2, sl, #32		
str	r3, [sl, #16]		
ldr	r3, [r6, #12]		
addne	r6, r6, #16		
str	r3, [sl, #20]		
ldreq	r3, [r6, #16]		
streq	r3, [sl, #24]		
ldreq	r3, [r6, #20]		
addeq	r6, r6, #24		
streq	r3, [sl, #28]		
ldr	r3, [r6]		
mov	r5, ip		
mov	r9, sl		
str	r3, [r2]		
ldr	r3, [r6, #4]		
str	r3, [r2, #4]		
ldr	r3, [r6, #8]		
str	r3, [r2, #8]		
ldr	r3, [sl, #4]		
b	109b88 <_realloc_r+0x70>		
tst	r3, #1		
bne	109de4 <_realloc_r+0x2cc>		
ldr	sl, [r6, #-8]		
rsb	sl, sl, r9		
ldr	r0, [sl, #4]		
bic	r0, r0, #3		
add	r3, r0, r5		
cmp	r3, r2		
blt	109de4 <_realloc_r+0x2cc>		
mov	r7, sl		
ldr	r1, [sl, #12]		
ldr	r0, [r7, #8]!		
sub	r2, r5, #4		
cmp	r2, #36	; 0x24	
str	r1, [r0, #12]		
str	r0, [r1, #8]		
bhi	109fdc <_realloc_r+0x4c4>		
cmp	r2, #19		
movls	r1, r7		
bls	109d84 <_realloc_r+0x26c>		
ldr	r1, [r6]		
cmp	r2, #27		
str	r1, [sl, #8]		
ldr	r1, [r6, #4]		
addls	r6, r6, #8		
str	r1, [sl, #12]		
addls	r1, sl, #16		
bls	109d84 <_realloc_r+0x26c>		
ldr	r1, [r6, #8]		
cmp	r2, #36	; 0x24	
str	r1, [sl, #16]		
addne	r1, sl, #24		
ldr	r2, [r6, #12]		
addeq	r1, sl, #32		
addne	r6, r6, #16		
str	r2, [sl, #20]		
ldreq	r2, [r6, #16]		
streq	r2, [sl, #24]		
ldreq	r2, [r6, #20]		
addeq	r6, r6, #24		
streq	r2, [sl, #28]		
ldr	r2, [r6]		
mov	r5, r3		
mov	r9, sl		
str	r2, [r1]		
ldr	r3, [r6, #4]		
str	r3, [r1, #4]		
ldr	r3, [r6, #8]		
str	r3, [r1, #8]		
ldr	r3, [sl, #4]		
b	109b88 <_realloc_r+0x70>		
add	r1, r9, r4		
and	r3, r3, #1		
add	ip, r1, r2		
orr	r4, r3, r4		
orr	r2, r2, #1		
str	r4, [r9, #4]		
str	r2, [r1, #4]		
mov	r0, r8		
ldr	r3, [ip, #4]		
add	r1, r1, #8		
orr	r3, r3, #1		
str	r3, [ip, #4]		
bl	1055fc <_free_r>		
b	109bb0 <_realloc_r+0x98>		
mov	r1, r7		
mov	r0, r8		
bl	105bf4 <_malloc_r>		
subs	r7, r0, #0		
beq	109bb0 <_realloc_r+0x98>		
ldr	r3, [r6, #-4]		
sub	r1, r7, #8		
bic	r2, r3, #1		
add	r2, r9, r2		
cmp	r1, r2		
beq	10a038 <_realloc_r+0x520>		
sub	r2, r5, #4		
cmp	r2, #36	; 0x24	
bhi	10a02c <_realloc_r+0x514>		
cmp	r2, #19		
movls	r3, r7		
movls	r2, r6		
bls	109e80 <_realloc_r+0x368>		
ldr	r3, [r6]		
cmp	r2, #27		
addls	r2, r6, #8		
str	r3, [r7]		
ldr	r3, [r6, #4]		
str	r3, [r7, #4]		
addls	r3, r7, #8		
bls	109e80 <_realloc_r+0x368>		
ldr	r3, [r6, #8]		
cmp	r2, #36	; 0x24	
addne	r2, r6, #16		
addeq	r2, r6, #24		
str	r3, [r7, #8]		
ldr	r3, [r6, #12]		
str	r3, [r7, #12]		
addne	r3, r7, #16		
ldreq	r1, [r6, #16]		
addeq	r3, r7, #24		
streq	r1, [r7, #16]		
ldreq	r1, [r6, #20]		
streq	r1, [r7, #20]		
ldr	r1, [r2]		
str	r1, [r3]		
ldr	r1, [r2, #4]		
str	r1, [r3, #4]		
ldr	r2, [r2, #8]		
str	r2, [r3, #8]		
mov	r1, r6		
mov	r0, r8		
bl	1055fc <_free_r>		
b	109bb0 <_realloc_r+0x98>		
mov	r1, r2		
add	sp, sp, #12		
pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}		
b	105bf4 <_malloc_r>		
ldr	r2, [r1, #12]		
mov	r7, r6		
ldr	r1, [r1, #8]		
mov	r5, ip		
str	r2, [r1, #12]		
str	r1, [r2, #8]		
b	109b88 <_realloc_r+0x70>		
ldr	r1, [r0, #4]		
add	ip, r4, #16		
bic	r1, r1, #3		
add	r1, r1, r5		
cmp	r1, ip		
bge	109ff8 <_realloc_r+0x4e0>		
tst	r3, #1		
bne	109de4 <_realloc_r+0x2cc>		
ldr	sl, [r6, #-8]		
rsb	sl, sl, r9		
ldr	r0, [sl, #4]		
bic	r0, r0, #3		
add	r3, r1, r0		
cmp	ip, r3		
bgt	109cf8 <_realloc_r+0x1e0>		
mov	r7, sl		
ldr	r1, [sl, #12]		
ldr	r0, [r7, #8]!		
sub	r2, r5, #4		
cmp	r2, #36	; 0x24	
str	r1, [r0, #12]		
str	r0, [r1, #8]		
bhi	10a068 <_realloc_r+0x550>		
cmp	r2, #19		
movls	r2, r7		
bls	109f90 <_realloc_r+0x478>		
ldr	r1, [r6]		
cmp	r2, #27		
addls	r2, sl, #16		
str	r1, [sl, #8]		
ldr	r1, [r6, #4]		
addls	r6, r6, #8		
str	r1, [sl, #12]		
bls	109f90 <_realloc_r+0x478>		
ldr	r1, [r6, #8]		
cmp	r2, #36	; 0x24	
str	r1, [sl, #16]		
ldr	r2, [r6, #12]		
addne	r6, r6, #16		
str	r2, [sl, #20]		
addne	r2, sl, #24		
ldreq	r1, [r6, #16]		
addeq	r2, sl, #32		
streq	r1, [sl, #24]		
ldreq	r1, [r6, #20]		
addeq	r6, r6, #24		
streq	r1, [sl, #28]		
ldr	r1, [r6]		
str	r1, [r2]		
ldr	r1, [r6, #4]		
str	r1, [r2, #4]		
ldr	r1, [r6, #8]		
str	r1, [r2, #8]		
add	r2, sl, r4		
rsb	r3, r4, r3		
str	r2, [fp, #8]		
orr	r3, r3, #1		
str	r3, [r2, #4]		
mov	r0, r8		
ldr	r3, [sl, #4]		
and	r3, r3, #1		
orr	r4, r4, r3		
str	r4, [sl, #4]		
bl	106a38 <__malloc_unlock>		
mov	r0, r7		
b	109bbc <_realloc_r+0xa4>		
mov	r1, r6		
mov	r0, r7		
mov	r5, r3		
mov	r9, sl		
bl	1099ac <memmove>		
ldr	r3, [sl, #4]		
b	109b88 <_realloc_r+0x70>		
add	r9, r9, r4		
rsb	r3, r4, r1		
str	r9, [fp, #8]		
orr	r3, r3, #1		
str	r3, [r9, #4]		
mov	r0, r8		
ldr	r3, [r6, #-4]		
and	r3, r3, #1		
orr	r4, r4, r3		
str	r4, [r6, #-4]		
bl	106a38 <__malloc_unlock>		
mov	r0, r6		
b	109bbc <_realloc_r+0xa4>		
mov	r1, r6		
bl	1099ac <memmove>		
b	109e98 <_realloc_r+0x380>		
ldr	r2, [r7, #-4]		
mov	r7, r6		
bic	r2, r2, #3		
add	r5, r5, r2		
b	109b88 <_realloc_r+0x70>		
mov	r1, r6		
mov	r0, r7		
mov	r5, ip		
mov	r9, sl		
bl	1099ac <memmove>		
ldr	r3, [sl, #4]		
b	109b88 <_realloc_r+0x70>		
mov	r1, r6		
mov	r0, r7		
str	r3, [sp, #4]		
bl	1099ac <memmove>		
ldr	r3, [sp, #4]		
b	109fa8 <_realloc_r+0x490>		
push	{r3, r4, r5, lr}		
mov	r4, r1		
ldr	r1, [r1]		
mov	r5, r0		
cmp	r1, #0		
beq	10a09c <cleanup_glue+0x1c>		
bl	10a080 <cleanup_glue>		
mov	r0, r5		
mov	r1, r4		
pop	{r3, r4, r5, lr}		
b	1055fc <_free_r>		
movw	r3, #44944	; 0xaf90	
movt	r3, #16		
ldr	r3, [r3]		
cmp	r0, r3		
bxeq	lr		
ldr	r3, [r0, #76]	; 0x4c	
push	{r4, r5, r6, lr}		
cmp	r3, #0		
mov	r5, r0		
beq	10a114 <_reclaim_reent+0x68>		
mov	r6, #0		
ldr	r1, [r3, r6]		
cmp	r1, #0		
beq	10a0fc <_reclaim_reent+0x50>		
ldr	r4, [r1]		
mov	r0, r5		
bl	1055fc <_free_r>		
subs	r1, r4, #0		
bne	10a0e4 <_reclaim_reent+0x38>		
ldr	r3, [r5, #76]	; 0x4c	
add	r6, r6, #4		
cmp	r6, #128	; 0x80	
bne	10a0d8 <_reclaim_reent+0x2c>		
mov	r1, r3		
mov	r0, r5		
bl	1055fc <_free_r>		
ldr	r1, [r5, #64]	; 0x40	
cmp	r1, #0		
beq	10a128 <_reclaim_reent+0x7c>		
mov	r0, r5		
bl	1055fc <_free_r>		
ldr	r1, [r5, #328]	; 0x148	
cmp	r1, #0		
beq	10a158 <_reclaim_reent+0xac>		
add	r6, r5, #332	; 0x14c	
cmp	r1, r6		
beq	10a158 <_reclaim_reent+0xac>		
ldr	r4, [r1]		
mov	r0, r5		
bl	1055fc <_free_r>		
cmp	r6, r4		
mov	r1, r4		
bne	10a140 <_reclaim_reent+0x94>		
ldr	r1, [r5, #84]	; 0x54	
cmp	r1, #0		
beq	10a16c <_reclaim_reent+0xc0>		
mov	r0, r5		
bl	1055fc <_free_r>		
ldr	r3, [r5, #56]	; 0x38	
cmp	r3, #0		
popeq	{r4, r5, r6, pc}		
ldr	r3, [r5, #60]	; 0x3c	
mov	r0, r5		
blx	r3		
ldr	r1, [r5, #736]	; 0x2e0	
cmp	r1, #0		
popeq	{r4, r5, r6, pc}		
mov	r0, r5		
pop	{r4, r5, r6, lr}		
b	10a080 <cleanup_glue>		
push	{r4, r5, r6, lr}		
subs	r6, r0, #0		
mov	r5, r1		
mov	r4, r2		
beq	10a1bc <__swbuf_r+0x20>		
ldr	r3, [r6, #56]	; 0x38	
cmp	r3, #0		
beq	10a2b8 <__swbuf_r+0x11c>		
ldrh	r2, [r4, #12]		
ldr	r3, [r4, #24]		
uxth	ip, r2		
tst	ip, #8		
str	r3, [r4, #8]		
beq	10a258 <__swbuf_r+0xbc>		
ldr	r3, [r4, #16]		
cmp	r3, #0		
beq	10a258 <__swbuf_r+0xbc>		
tst	ip, #8192	; 0x2000	
uxtb	r5, r5		
orreq	r2, r2, #8192	; 0x2000	
strheq	r2, [r4, #12]		
ldreq	r1, [r4, #100]	; 0x64	
biceq	r2, r1, #8192	; 0x2000	
streq	r2, [r4, #100]	; 0x64	
ldr	r2, [r4]		
ldr	r1, [r4, #20]		
rsb	r3, r3, r2		
cmp	r3, r1		
addlt	r3, r3, #1		
bge	10a27c <__swbuf_r+0xe0>		
ldr	r1, [r4, #8]		
add	r0, r2, #1		
str	r0, [r4]		
sub	r1, r1, #1		
str	r1, [r4, #8]		
strb	r5, [r2]		
ldr	r2, [r4, #20]		
cmp	r2, r3		
beq	10a29c <__swbuf_r+0x100>		
ldrh	r3, [r4, #12]		
cmp	r5, #10		
movne	r3, #0		
andeq	r3, r3, #1		
cmp	r3, #0		
bne	10a29c <__swbuf_r+0x100>		
mov	r0, r5		
pop	{r4, r5, r6, pc}		
mov	r0, r6		
mov	r1, r4		
bl	103830 <__swsetup_r>		
cmp	r0, #0		
bne	10a2b0 <__swbuf_r+0x114>		
ldrh	r2, [r4, #12]		
ldr	r3, [r4, #16]		
uxth	ip, r2		
b	10a1e0 <__swbuf_r+0x44>		
mov	r0, r6		
mov	r1, r4		
bl	10516c <_fflush_r>		
cmp	r0, #0		
bne	10a2b0 <__swbuf_r+0x114>		
ldr	r2, [r4]		
mov	r3, #1		
b	10a214 <__swbuf_r+0x78>		
mov	r0, r6		
mov	r1, r4		
bl	10516c <_fflush_r>		
cmp	r0, #0		
beq	10a250 <__swbuf_r+0xb4>		
mvn	r0, #0		
pop	{r4, r5, r6, pc}		
bl	1054b0 <__sinit>		
b	10a1bc <__swbuf_r+0x20>		
movw	r3, #44944	; 0xaf90	
mov	r2, r1		
movt	r3, #16		
mov	r1, r0		
ldr	r0, [r3]		
b	10a19c <__swbuf_r>		
push	{r4, r5, r6, r7, r8, lr}		
subs	r6, r1, #0		
sub	sp, sp, #24		
mov	r4, r0		
mov	r5, r3		
beq	10a338 <_wcrtomb_r+0x60>		
movw	ip, #47180	; 0xb84c	
mov	r7, r2		
movt	ip, #16		
ldr	r8, [ip]		
bl	105a24 <__locale_charset>		
str	r5, [sp]		
mov	r1, r6		
mov	r2, r7		
mov	r3, r0		
mov	r0, r4		
blx	r8		
cmn	r0, #1		
moveq	r2, #0		
moveq	r3, #138	; 0x8a	
streq	r2, [r5]		
streq	r3, [r4]		
add	sp, sp, #24		
pop	{r4, r5, r6, r7, r8, pc}		
movw	r3, #47180	; 0xb84c	
movt	r3, #16		
ldr	r7, [r3]		
bl	105a24 <__locale_charset>		
str	r5, [sp]		
mov	r2, r6		
add	r1, sp, #12		
mov	r3, r0		
mov	r0, r4		
blx	r7		
b	10a31c <_wcrtomb_r+0x44>		
push	{r4, r5, r6, r7, r8, lr}		
movw	r3, #44944	; 0xaf90	
subs	r6, r0, #0		
movt	r3, #16		
sub	sp, sp, #24		
mov	r5, r2		
ldr	r4, [r3]		
beq	10a3cc <wcrtomb+0x68>		
movw	r3, #47180	; 0xb84c	
mov	r7, r1		
movt	r3, #16		
ldr	r8, [r3]		
bl	105a24 <__locale_charset>		
str	r5, [sp]		
mov	r1, r6		
mov	r2, r7		
mov	r3, r0		
mov	r0, r4		
blx	r8		
cmn	r0, #1		
moveq	r2, #0		
moveq	r3, #138	; 0x8a	
streq	r2, [r5]		
streq	r3, [r4]		
add	sp, sp, #24		
pop	{r4, r5, r6, r7, r8, pc}		
movw	r3, #47180	; 0xb84c	
movt	r3, #16		
ldr	r7, [r3]		
bl	105a24 <__locale_charset>		
str	r5, [sp]		
mov	r2, r6		
add	r1, sp, #12		
mov	r3, r0		
mov	r0, r4		
blx	r7		
b	10a3b0 <wcrtomb+0x4c>		
cmp	r1, #0		
beq	10a418 <__ascii_wctomb+0x20>		
cmp	r2, #255	; 0xff	
strbls	r2, [r1]		
mvnhi	r1, #0		
movls	r1, #1		
movhi	r3, #138	; 0x8a	
strhi	r3, [r0]		
mov	r0, r1		
bx	lr		
movw	ip, #47180	; 0xb84c	
push	{r4, r5, r6, r7, r8, lr}		
movt	ip, #16		
sub	sp, sp, #8		
mov	r7, r3		
mov	r8, r0		
mov	r6, r1		
mov	r5, r2		
ldr	r4, [ip]		
bl	105a24 <__locale_charset>		
str	r7, [sp]		
mov	r1, r6		
mov	r2, r5		
mov	r3, r0		
mov	r0, r8		
blx	r4		
add	sp, sp, #8		
pop	{r4, r5, r6, r7, r8, pc}		
b	10a468 <_exit>		
movw	r2, #112	; 0x70	
movw	ip, #4960	; 0x1360	
movt	r2, #17		
movt	ip, #17		
ldr	r3, [r2]		
movw	r1, #13152	; 0x3360	
movt	r1, #17		
cmp	r3, #0		
moveq	r3, ip		
add	r0, r3, r0		
cmp	r0, r1		
str	r0, [r2]		
movls	r0, r3		
mvnhi	r0, #0		
bx	lr		
mov	r0, #0		
bx	lr		
mov	r3, #8192	; 0x2000	
mov	r0, #0		
str	r3, [r1, #4]		
bx	lr		
mov	r0, #1		
bx	lr		
mov	r0, #1		
bx	lr		
push	{r3, lr}		
bl	10a638 <__errno>		
mov	r3, #29		
str	r3, [r0]		
mvn	r0, #0		
pop	{r3, pc}		
push	{r3, lr}		
bl	10a638 <__errno>		
mov	r3, #29		
str	r3, [r0]		
mvn	r0, #0		
pop	{r3, pc}		
push	{r4, r5, r6, lr}		
subs	r6, r2, #0		
ble	10a544 <read+0x44>		
sub	r5, r1, #1		
mov	r4, #0		
b	10a524 <read+0x24>		
add	r4, r4, #1		
cmp	r4, r6		
beq	10a53c <read+0x3c>		
bl	10a648 <inbyte>		
cmp	r0, #10		
cmpne	r0, #13		
strb	r0, [r5, #1]!		
bne	10a518 <read+0x18>		
add	r6, r4, #1		
mov	r0, r6		
pop	{r4, r5, r6, pc}		
mov	r6, #0		
b	10a53c <read+0x3c>		
push	{r4, r5, r6, lr}		
subs	r6, r2, #0		
ble	10a590 <_read+0x44>		
sub	r5, r1, #1		
mov	r4, #0		
b	10a570 <_read+0x24>		
add	r4, r4, #1		
cmp	r4, r6		
beq	10a588 <_read+0x3c>		
bl	10a648 <inbyte>		
cmp	r0, #10		
cmpne	r0, #13		
strb	r0, [r5, #1]!		
bne	10a564 <_read+0x18>		
add	r6, r4, #1		
mov	r0, r6		
pop	{r4, r5, r6, pc}		
mov	r6, #0		
b	10a588 <_read+0x3c>		
push	{r4, r5, r6, lr}		
subs	r6, r2, #0		
ble	10a5e0 <write+0x48>		
mov	r4, r1		
add	r5, r1, r6		
b	10a5bc <write+0x24>		
bl	10a654 <outbyte>		
cmp	r4, r5		
beq	10a5e0 <write+0x48>		
ldrb	r0, [r4], #1		
cmp	r0, #10		
bne	10a5b0 <write+0x18>		
mov	r0, #13		
bl	10a654 <outbyte>		
ldrb	r0, [r4, #-1]		
bl	10a654 <outbyte>		
cmp	r4, r5		
bne	10a5bc <write+0x24>		
mov	r0, r6		
pop	{r4, r5, r6, pc}		
push	{r4, r5, r6, lr}		
subs	r6, r2, #0		
ble	10a630 <_write+0x48>		
mov	r4, r1		
add	r5, r1, r6		
b	10a60c <_write+0x24>		
bl	10a654 <outbyte>		
cmp	r4, r5		
beq	10a630 <_write+0x48>		
ldrb	r0, [r4], #1		
cmp	r0, #10		
bne	10a600 <_write+0x18>		
mov	r0, #13		
bl	10a654 <outbyte>		
ldrb	r0, [r4, #-1]		
bl	10a654 <outbyte>		
cmp	r4, r5		
bne	10a60c <_write+0x24>		
mov	r0, r6		
pop	{r4, r5, r6, pc}		
movw	r3, #44944	; 0xaf90	
movt	r3, #16		
ldr	r0, [r3]		
bx	lr		
mov	r0, #4096	; 0x1000	
movt	r0, #57344	; 0xe000	
b	10a694 <XUartPs_RecvByte>		
mov	r1, r0		
mov	r0, #4096	; 0x1000	
movt	r0, #57344	; 0xe000	
b	10a664 <XUartPs_SendByte>		
push	{r4, r5, r6, lr}		
add	r4, r0, #44	; 0x2c	
mov	r5, r0		
mov	r6, r1		
mov	r0, r4		
bl	101394 <Xil_In32>		
tst	r0, #16		
bne	10a674 <XUartPs_SendByte+0x10>		
add	r0, r5, #48	; 0x30	
mov	r1, r6		
pop	{r4, r5, r6, lr}		
b	1013ac <Xil_Out32>		
push	{r3, r4, r5, lr}		
add	r4, r0, #44	; 0x2c	
mov	r5, r0		
mov	r0, r4		
bl	101394 <Xil_In32>		
tst	r0, #2		
bne	10a6a0 <XUartPs_RecvByte+0xc>		
add	r0, r5, #48	; 0x30	
bl	101394 <Xil_In32>		
uxtb	r0, r0		
pop	{r3, r4, r5, pc}		
push	{r4, lr}		
movw	r1, #8191	; 0x1fff	
mov	r4, r0		
add	r0, r0, #12		
bl	1013ac <Xil_Out32>		
mov	r0, r4		
mov	r1, #40	; 0x28	
bl	1013ac <Xil_Out32>		
mov	r0, r4		
mov	r1, #3		
bl	1013ac <Xil_Out32>		
add	r0, r4, #20		
movw	r1, #8191	; 0x1fff	
bl	1013ac <Xil_Out32>		
add	r0, r4, #4		
mov	r1, #0		
bl	1013ac <Xil_Out32>		
add	r0, r4, #32		
mov	r1, #32		
bl	1013ac <Xil_Out32>		
add	r0, r4, #68	; 0x44	
mov	r1, #32		
bl	1013ac <Xil_Out32>		
add	r0, r4, #28		
mov	r1, #0		
bl	1013ac <Xil_Out32>		
add	r0, r4, #24		
movw	r1, #651	; 0x28b	
bl	1013ac <Xil_Out32>		
add	r0, r4, #52	; 0x34	
mov	r1, #15		
bl	1013ac <Xil_Out32>		
mov	r0, r4		
mov	r1, #296	; 0x128	
pop	{r4, lr}		
b	1013ac <Xil_Out32>		
cmp	r1, #0		
beq	10a960 <.divsi3_skip_div0_test+0x208>		
eor	ip, r0, r1		
rsbmi	r1, r1, #0		
subs	r2, r1, #1		
beq	10a92c <.divsi3_skip_div0_test+0x1d4>		
movs	r3, r0		
rsbmi	r3, r0, #0		
cmp	r3, r1		
bls	10a938 <.divsi3_skip_div0_test+0x1e0>		
tst	r1, r2		
beq	10a948 <.divsi3_skip_div0_test+0x1f0>		
clz	r2, r3		
clz	r0, r1		
sub	r2, r0, r2		
rsbs	r2, r2, #31		
addne	r2, r2, r2, lsl #1		
mov	r0, #0		
addne	pc, pc, r2, lsl #2		
nop	{0}		
cmp	r3, r1, lsl #31		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #31		
cmp	r3, r1, lsl #30		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #30		
cmp	r3, r1, lsl #29		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #29		
cmp	r3, r1, lsl #28		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #28		
cmp	r3, r1, lsl #27		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #27		
cmp	r3, r1, lsl #26		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #26		
cmp	r3, r1, lsl #25		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #25		
cmp	r3, r1, lsl #24		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #24		
cmp	r3, r1, lsl #23		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #23		
cmp	r3, r1, lsl #22		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #22		
cmp	r3, r1, lsl #21		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #21		
cmp	r3, r1, lsl #20		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #20		
cmp	r3, r1, lsl #19		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #19		
cmp	r3, r1, lsl #18		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #18		
cmp	r3, r1, lsl #17		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #17		
cmp	r3, r1, lsl #16		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #16		
cmp	r3, r1, lsl #15		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #15		
cmp	r3, r1, lsl #14		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #14		
cmp	r3, r1, lsl #13		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #13		
cmp	r3, r1, lsl #12		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #12		
cmp	r3, r1, lsl #11		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #11		
cmp	r3, r1, lsl #10		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #10		
cmp	r3, r1, lsl #9		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #9		
cmp	r3, r1, lsl #8		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #8		
cmp	r3, r1, lsl #7		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #7		
cmp	r3, r1, lsl #6		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #6		
cmp	r3, r1, lsl #5		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #5		
cmp	r3, r1, lsl #4		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #4		
cmp	r3, r1, lsl #3		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #3		
cmp	r3, r1, lsl #2		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #2		
cmp	r3, r1, lsl #1		
adc	r0, r0, r0		
subcs	r3, r3, r1, lsl #1		
cmp	r3, r1		
adc	r0, r0, r0		
subcs	r3, r3, r1		
cmp	ip, #0		
rsbmi	r0, r0, #0		
bx	lr		
teq	ip, r0		
rsbmi	r0, r0, #0		
bx	lr		
movcc	r0, #0		
asreq	r0, ip, #31		
orreq	r0, r0, #1		
bx	lr		
clz	r2, r1		
rsb	r2, r2, #31		
cmp	ip, #0		
lsr	r0, r3, r2		
rsbmi	r0, r0, #0		
bx	lr		
cmp	r0, #0		
mvngt	r0, #-2147483648	; 0x80000000	
movlt	r0, #-2147483648	; 0x80000000	
b	101730 <__aeabi_idiv0>		
cmp	r1, #0		
beq	10a960 <.divsi3_skip_div0_test+0x208>		
push	{r0, r1, lr}		
bl	10a758 <.divsi3_skip_div0_test>		
pop	{r1, r2, lr}		
mul	r3, r2, r0		
sub	r1, r1, r3		
bx	lr		
cmp	r3, #0		
cmpeq	r2, #0		
bne	10a9b0 <__aeabi_uldivmod+0x20>		
cmp	r1, #0		
cmpeq	r0, #0		
mvnne	r1, #0		
mvnne	r0, #0		
b	101730 <__aeabi_idiv0>		
sub	sp, sp, #8		
push	{sp, lr}		
bl	10aa08 <__gnu_uldivmod_helper>		
ldr	lr, [sp, #4]		
add	sp, sp, #8		
pop	{r2, r3}		
bx	lr		
push	{r4, r5, r6, r7, r8, lr}		
mov	r8, r3		
mov	r4, r2		
ldr	r5, [sp, #24]		
mov	r6, r0		
mov	r7, r1		
bl	10aa48 <__divdi3>		
umull	r2, r3, r4, r0		
mul	r4, r4, r1		
mla	r4, r0, r8, r4		
add	r3, r4, r3		
subs	r6, r6, r2		
sbc	r7, r7, r3		
strd	r6, [r5]		
pop	{r4, r5, r6, r7, r8, pc}		
push	{r3, r4, r5, r6, r7, r8, r9, lr}		
mov	r6, r2		
mov	r8, r0		
mov	r9, r1		
mov	r5, r3		
ldr	r7, [sp, #32]		
bl	10abf0 <__udivdi3>		
mul	r3, r0, r5		
umull	r4, r5, r0, r6		
mla	r6, r6, r1, r3		
add	r5, r6, r5		
subs	r4, r8, r4		
sbc	r5, r9, r5		
strd	r4, [r7]		
pop	{r3, r4, r5, r6, r7, r8, r9, pc}		
andeq	r0, r0, r0		
cmp	r1, #0		
push	{r4, r5, r6, r7, r8, r9, lr}		
movge	ip, #0		
movge	r8, r0		
movge	r9, r1		
blt	10abd4 <__divdi3+0x18c>		
cmp	r3, #0		
movge	r0, r2		
movge	r1, r3		
blt	10abc4 <__divdi3+0x17c>		
cmp	r9, r1		
mov	r4, r8		
cmpeq	r8, r0		
mov	r5, r9		
movcc	r4, #0		
movcc	r5, #0		
bcc	10ab7c <__divdi3+0x134>		
cmp	r1, #0		
clzeq	r3, r0		
clzne	r2, r1		
addeq	r2, r3, #32		
cmp	r9, #0		
clzeq	r3, r8		
clzne	r3, r9		
addeq	r3, r3, #32		
rsb	r3, r3, r2		
sub	r2, r3, #32		
lsl	r7, r1, r3		
orr	r7, r7, r0, lsl r2		
rsb	lr, r3, #32		
orr	r7, r7, r0, lsr lr		
lsl	r6, r0, r3		
cmp	r9, r7		
mov	r2, r3		
cmpeq	r8, r6		
bcs	10aba4 <__divdi3+0x15c>		
vmov.i32	d16, #0	; 0x00000000	
cmp	r3, #0		
vmoveq	r4, r5, d16		
beq	10ab7c <__divdi3+0x134>		
lsrs	r1, r7, #1		
rrx	r0, r6		
b	10ab14 <__divdi3+0xcc>		
subs	r4, r4, r0		
sbc	r5, r5, r1		
adds	r4, r4, r4		
adc	r5, r5, r5		
adds	r4, r4, #1		
adc	r5, r5, #0		
subs	r3, r3, #1		
beq	10ab30 <__divdi3+0xe8>		
cmp	r1, r5		
cmpeq	r0, r4		
bls	10aaf4 <__divdi3+0xac>		
adds	r4, r4, r4		
adc	r5, r5, r5		
subs	r3, r3, #1		
bne	10ab14 <__divdi3+0xcc>		
lsr	r0, r4, r2		
rsb	r3, r2, #32		
orr	r0, r0, r5, lsl r3		
sub	lr, r2, #32		
lsr	r1, r5, r2		
orr	r0, r0, r5, lsr lr		
vmov.32	d18[0], r2		
vmov	d17, r0, r1		
vmov	r0, r1, d16		
vshl.u64	d16, d17, d18		
vmov	r2, r3, d16		
adds	r0, r0, r4		
adc	r1, r1, r5		
mov	r4, r0		
mov	r5, r1		
subs	r2, r4, r2		
sbc	r3, r5, r3		
mov	r4, r2		
mov	r5, r3		
adds	r0, ip, #0		
mov	r1, #0		
movne	r0, #1		
rsbs	r2, r0, #0		
rsc	r3, r1, #0		
eor	r4, r4, r2		
eor	r5, r5, r3		
adds	r0, r0, r4		
adc	r1, r1, r5		
pop	{r4, r5, r6, r7, r8, r9, pc}		
vldr	d16, [pc, #60]	; 10abe8 <__divdi3+0x1a0>	
mov	r4, r8		
mov	r5, r9		
subs	r4, r4, r6		
sbc	r5, r5, r7		
vmov.32	d17[0], r3		
vshl.u64	d16, d16, d17		
b	10aadc <__divdi3+0x94>		
rsbs	r0, r2, #0		
mvn	ip, ip		
rsc	r1, r3, #0		
b	10aa70 <__divdi3+0x28>		
rsbs	r8, r0, #0		
mvn	ip, #0		
rsc	r9, r1, #0		
b	10aa60 <__divdi3+0x18>		
nop	{0}		
andeq	r0, r0, r1		
andeq	r0, r0, r0		
cmp	r1, r3		
cmpeq	r0, r2		
push	{r4, r5}		
mov	r4, r2		
mov	r5, r3		
bcc	10acf4 <__udivdi3+0x104>		
cmp	r3, #0		
vmov	d16, r4, r5		
clzeq	r3, r2		
clzne	ip, r3		
addeq	ip, r3, #32		
cmp	r1, #0		
clzeq	r3, r0		
clzne	r3, r1		
addeq	r3, r3, #32		
rsb	r3, r3, ip		
vmov.32	d17[0], r3		
mov	r2, r3		
vshl.u64	d16, d16, d17		
vmov	r4, r5, d16		
cmp	r1, r5		
cmpeq	r0, r4		
bcs	10acdc <__udivdi3+0xec>		
vmov.i32	d16, #0	; 0x00000000	
cmp	r3, #0		
beq	10acd0 <__udivdi3+0xe0>		
lsrs	r5, r5, #1		
rrx	r4, r4		
b	10ac84 <__udivdi3+0x94>		
subs	r0, r0, r4		
sbc	r1, r1, r5		
adds	r0, r0, r0		
adc	r1, r1, r1		
adds	r0, r0, #1		
adc	r1, r1, #0		
subs	r3, r3, #1		
beq	10aca0 <__udivdi3+0xb0>		
cmp	r5, r1		
cmpeq	r4, r0		
bls	10ac64 <__udivdi3+0x74>		
adds	r0, r0, r0		
adc	r1, r1, r1		
subs	r3, r3, #1		
bne	10ac84 <__udivdi3+0x94>		
vmov	d18, r0, r1		
rsb	r3, r2, #32		
lsr	r0, r0, r2		
sub	ip, r2, #32		
orr	r0, r0, r1, lsl r3		
vadd.i64	d17, d18, d16		
orr	r0, r0, r1, lsr ip		
lsr	r1, r1, r2		
vmov.32	d18[0], r2		
vmov	d16, r0, r1		
vshl.u64	d16, d16, d18		
vsub.i64	d16, d17, d16		
vmov	r0, r1, d16		
pop	{r4, r5}		
bx	lr		
vldr	d16, [pc, #36]	; 10ad08 <__udivdi3+0x118>	
subs	r0, r0, r4		
sbc	r1, r1, r5		
vmov.32	d17[0], r3		
vshl.u64	d16, d16, d17		
b	10ac50 <__udivdi3+0x60>		
vmov.i32	d16, #0	; 0x00000000	
pop	{r4, r5}		
vmov	r0, r1, d16		
bx	lr		
nop	{0}		
andeq	r0, r0, r1		
andeq	r0, r0, r0		
movw	r3, #0		
movt	r3, #0		
cmp	r3, #0		
bxeq	lr		
movw	r0, #5992	; 0x1768	
movt	r0, #16		
b	103af0 <atexit>		
mov	ip, sp		
push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}		
sub	fp, ip, #4		
sub	sp, fp, #40	; 0x28	
ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}		
bx	lr		
mov	ip, sp		
push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, lr, pc}		
sub	fp, ip, #4		
sub	sp, fp, #40	; 0x28	
ldm	sp, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}		
bx	lr		
strtvs	r5, [r5], #-2883	; 0xfffff4bd	
strtvs	r5, [r5], #-2909	; 0xfffff4a3	
eorscs	r2, sp, sp, asr r0		
beq	923e08 <__undef_stack+0x80d2a8>		
andeq	r0, r0, sp		
mulseq	r0, r8, pc	; <UNPREDICTABLE>	
eorcs	r2, r0, r0, lsr #32		
eorcs	r2, r0, r0, lsr #32		
eorcs	r2, r0, r0, lsr #32		
eorcs	r2, r0, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
andeq	r0, r0, r5		
andeq	r0, r0, r9, lsl r0		
andeq	r0, r0, sp, ror r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
svccc	0x00f00000	; IMB	
andeq	r0, r0, r0		
eormi	r0, r4, r0		
andeq	r0, r0, r0		
subsmi	r0, r9, r0		
andeq	r0, r0, r0		
addmi	r4, pc, r0		
andeq	r0, r0, r0		
sbcmi	r8, r3, r0, lsl #16		
andeq	r0, r0, r0		
rscsmi	r6, r8, r0, lsl #20		
andeq	r0, r0, r0		
smlawbmi	lr, r0, r4, r8		
andeq	r0, r0, r0		
ldrdmi	r1, [r3, #-32]!	; 0xffffffe0	
andeq	r0, r0, r0		
orrsmi	sp, r7, r4, lsl #15		
andeq	r0, r0, r0		
bicmi	ip, sp, r5, ror #26		
andcs	r0, r0, r0		
andmi	sl, r2, #95	; 0x5f	
stmda	r0, {}	; <UNPREDICTABLE>	
eorsmi	r4, r7, #7733248	; 0x760000	
andge	r0, r0, #0		
rsbmi	r1, sp, #148, 20	; 0x94000	
strb	r0, [r0, #-0]		
adcmi	r3, r2, #156	; 0x9c	
cdpne	0, 9, cr0, cr0, cr0, {0}		
sbcsmi	fp, r6, #196, 24	; 0xc400	
ldrtcs	r0, [r4], -r0		
movwmi	r6, #52213	; 0xcbf5	
strbcc	r8, [r0, r0]!		
movtmi	ip, #4985	; 0x1379	
ldrbhi	sl, [r8]		
cmnmi	r6, #1459617792	; 0x57000000	
strbvs	ip, [lr, -r0, lsl #16]		
		; <UNDEFINED> instruction: 0x43abc16d	
addsvs	r3, r1, r0, lsl #26		
mvnmi	r5, #228, 16	; 0xe40000	
ldmvc	r5!, {r6, sl, fp, pc}		
ldrmi	sl, [r5], #-3869	; 0xfffff0e3	
usatle	lr, #2, r0, asr #30		
strbmi	r1, [fp], #-2788	; 0xfffff51c	
		; <UNDEFINED> instruction: 0x064dd592	
strmi	pc, [r0], #207	; 0xcf	
		; <UNDEFINED> instruction: 0xc7e14af6	
ldrtmi	r2, [r5], #3330	; 0xd02	
ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^		
strbtmi	r7, [sl], #2115	; 0x843	
		; <UNDEFINED> instruction: 0x97d889bc	
lfmcc	f5, 1, [ip], {178}	; 0xb2	
strle	sl, [r8, #1843]!	; 0x733	
stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^		
ldrbtmi	sl, [r4], #1853	; 0x73d	
adccc	r0, r5, #1012	; 0x3f4	
svcgt	0x008c979d		
ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8	
strtvs	r6, [ip], #3907	; 0xf43	
beq	ff30c73c <LRemap+0x130c72d>		
strbcc	r8, [r0, r0]!		
movtmi	ip, #4985	; 0x1379	
strlt	r6, [r5, #-3607]	; 0xfffff1e9	
		; <UNDEFINED> instruction: 0x4693b8b5	
ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>	
ldcmi	15, cr4, [r8, #-12]!		
		; <UNDEFINED> instruction: 0xf9301d32	
bpl	fe1a8bdc <LRemap+0x1a8bcd>		
svcvc	0x0073bf3c		
ldrvc	r4, [r5, #-4061]	; 0xfffff023	
eorcs	r2, r0, r0, lsr #32		
eorcs	r2, r0, r0, lsr #32		
eorcs	r2, r0, r0, lsr #32		
eorcs	r2, r0, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
andeq	r0, r0, r3, asr #32		
subeq	r4, r6, r9, asr #28		
rsbeq	r6, r6, r9, ror #28		
subeq	r4, lr, lr, asr #2		
rsbeq	r6, lr, lr, ror #2		
teqcc	r2, #48, 2		
		; <UNDEFINED> instruction: 0x37363534	
submi	r3, r1, #56, 18	; 0xe0000	
strbmi	r4, [r5], -r3, asr #8		
andeq	r0, r0, r0		
teqcc	r2, #48, 2		
		; <UNDEFINED> instruction: 0x37363534	
rsbvs	r3, r1, #56, 18	; 0xe0000	
strbtvs	r6, [r5], -r3, ror #8		
andeq	r0, r0, r0		
ldclvs	14, cr6, [r5], #-160	; 0xffffff60	
andeq	r2, r0, ip, ror #18		
andeq	r0, r0, r0, lsr r0		
stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^		
ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^		
andeq	r0, r0, r0		
subeq	r6, lr, lr, asr #2		
ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^		
andeq	r0, r0, r8, asr r0		
andeq	r0, r0, lr, lsr #32		
andeq	r0, r0, r0		
mulseq	r1, r0, r0		
		; <UNDEFINED> instruction: 0x001106d0	
andseq	r0, r1, r0, lsl sp		
andseq	r1, r0, r0, lsr r3		
andeq	r0, r0, r0		
andseq	r1, r0, r0, lsr r3		
andeq	r0, r0, r0		
andseq	r1, r0, r0, lsr r3		
andeq	r0, r0, r0		
andseq	r1, r0, ip, lsr r3		
andeq	r0, r0, r0		
andseq	r1, r0, r4, lsr r3		
andeq	r0, r0, r0		
andseq	r1, r0, r0, lsr r3		
andeq	r0, r0, r0		
andseq	r1, r0, r0, lsr r3		
andeq	r0, r0, r0		
mulseq	r0, r8, pc	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andseq	fp, r0, r4, lsl #5		
andseq	fp, r0, ip, ror #5		
andseq	fp, r0, r4, asr r3		
andseq	sl, r0, r0, ror #29		
andeq	r0, r0, r1		
andeq	r0, r0, r0		
blge	ff457c88 <LRemap+0x1457c79>		
		; <UNDEFINED> instruction: 0xe66d1234	
andeq	sp, r5, ip, ror #29		
andeq	r0, r0, fp		
stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^		
andeq	r0, r0, r9, asr #32		
andeq	r0, r0, r1		
stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^		
andeq	r0, r0, r9, asr #32		
andseq	sl, r0, r0, asr #30		
andseq	sl, r0, r4, lsl #30		
andseq	sl, r0, r4, lsl #30		
andseq	sl, r0, r4, lsl #30		
andseq	sl, r0, r4, lsl #30		
andseq	sl, r0, r4, lsl #30		
andseq	sl, r0, r4, lsl #30		
andseq	sl, r0, r4, lsl #30		
andseq	sl, r0, r4, lsl #30		
andseq	sl, r0, r4, lsl #30		
		; <UNDEFINED> instruction: 0xffffffff	
		; <UNDEFINED> instruction: 0xffffffff	
		; <UNDEFINED> instruction: 0xffffffff	
strdeq	pc, [r0], -pc	; <UNPREDICTABLE>	
andseq	fp, r0, ip, lsr r4		
andseq	fp, r0, ip, lsr r4		
andseq	fp, r0, r4, asr #8		
andseq	fp, r0, r4, asr #8		
andseq	fp, r0, ip, asr #8		
andseq	fp, r0, ip, asr #8		
andseq	fp, r0, r4, asr r4		
andseq	fp, r0, r4, asr r4		
andseq	fp, r0, ip, asr r4		
andseq	fp, r0, ip, asr r4		
andseq	fp, r0, r4, ror #8		
andseq	fp, r0, r4, ror #8		
andseq	fp, r0, ip, ror #8		
andseq	fp, r0, ip, ror #8		
andseq	fp, r0, r4, ror r4		
andseq	fp, r0, r4, ror r4		
andseq	fp, r0, ip, ror r4		
andseq	fp, r0, ip, ror r4		
andseq	fp, r0, r4, lsl #9		
andseq	fp, r0, r4, lsl #9		
andseq	fp, r0, ip, lsl #9		
andseq	fp, r0, ip, lsl #9		
mulseq	r0, r4, r4		
mulseq	r0, r4, r4		
mulseq	r0, ip, r4		
mulseq	r0, ip, r4		
andseq	fp, r0, r4, lsr #9		
andseq	fp, r0, r4, lsr #9		
andseq	fp, r0, ip, lsr #9		
andseq	fp, r0, ip, lsr #9		
		; <UNDEFINED> instruction: 0x0010b4b4	
		; <UNDEFINED> instruction: 0x0010b4b4	
		; <UNDEFINED> instruction: 0x0010b4bc	
		; <UNDEFINED> instruction: 0x0010b4bc	
andseq	fp, r0, r4, asr #9		
andseq	fp, r0, r4, asr #9		
andseq	fp, r0, ip, asr #9		
andseq	fp, r0, ip, asr #9		
		; <UNDEFINED> instruction: 0x0010b4d4	
		; <UNDEFINED> instruction: 0x0010b4d4	
		; <UNDEFINED> instruction: 0x0010b4dc	
		; <UNDEFINED> instruction: 0x0010b4dc	
andseq	fp, r0, r4, ror #9		
andseq	fp, r0, r4, ror #9		
andseq	fp, r0, ip, ror #9		
andseq	fp, r0, ip, ror #9		
		; <UNDEFINED> instruction: 0x0010b4f4	
		; <UNDEFINED> instruction: 0x0010b4f4	
		; <UNDEFINED> instruction: 0x0010b4fc	
		; <UNDEFINED> instruction: 0x0010b4fc	
andseq	fp, r0, r4, lsl #10		
andseq	fp, r0, r4, lsl #10		
andseq	fp, r0, ip, lsl #10		
andseq	fp, r0, ip, lsl #10		
andseq	fp, r0, r4, lsl r5		
andseq	fp, r0, r4, lsl r5		
andseq	fp, r0, ip, lsl r5		
andseq	fp, r0, ip, lsl r5		
andseq	fp, r0, r4, lsr #10		
andseq	fp, r0, r4, lsr #10		
andseq	fp, r0, ip, lsr #10		
andseq	fp, r0, ip, lsr #10		
andseq	fp, r0, r4, lsr r5		
andseq	fp, r0, r4, lsr r5		
andseq	fp, r0, ip, lsr r5		
andseq	fp, r0, ip, lsr r5		
andseq	fp, r0, r4, asr #10		
andseq	fp, r0, r4, asr #10		
andseq	fp, r0, ip, asr #10		
andseq	fp, r0, ip, asr #10		
andseq	fp, r0, r4, asr r5		
andseq	fp, r0, r4, asr r5		
andseq	fp, r0, ip, asr r5		
andseq	fp, r0, ip, asr r5		
andseq	fp, r0, r4, ror #10		
andseq	fp, r0, r4, ror #10		
andseq	fp, r0, ip, ror #10		
andseq	fp, r0, ip, ror #10		
andseq	fp, r0, r4, ror r5		
andseq	fp, r0, r4, ror r5		
andseq	fp, r0, ip, ror r5		
andseq	fp, r0, ip, ror r5		
andseq	fp, r0, r4, lsl #11		
andseq	fp, r0, r4, lsl #11		
andseq	fp, r0, ip, lsl #11		
andseq	fp, r0, ip, lsl #11		
mulseq	r0, r4, r5		
mulseq	r0, r4, r5		
mulseq	r0, ip, r5		
mulseq	r0, ip, r5		
andseq	fp, r0, r4, lsr #11		
andseq	fp, r0, r4, lsr #11		
andseq	fp, r0, ip, lsr #11		
andseq	fp, r0, ip, lsr #11		
		; <UNDEFINED> instruction: 0x0010b5b4	
		; <UNDEFINED> instruction: 0x0010b5b4	
		; <UNDEFINED> instruction: 0x0010b5bc	
		; <UNDEFINED> instruction: 0x0010b5bc	
andseq	fp, r0, r4, asr #11		
andseq	fp, r0, r4, asr #11		
andseq	fp, r0, ip, asr #11		
andseq	fp, r0, ip, asr #11		
		; <UNDEFINED> instruction: 0x0010b5d4	
		; <UNDEFINED> instruction: 0x0010b5d4	
		; <UNDEFINED> instruction: 0x0010b5dc	
		; <UNDEFINED> instruction: 0x0010b5dc	
andseq	fp, r0, r4, ror #11		
andseq	fp, r0, r4, ror #11		
andseq	fp, r0, ip, ror #11		
andseq	fp, r0, ip, ror #11		
		; <UNDEFINED> instruction: 0x0010b5f4	
		; <UNDEFINED> instruction: 0x0010b5f4	
		; <UNDEFINED> instruction: 0x0010b5fc	
		; <UNDEFINED> instruction: 0x0010b5fc	
andseq	fp, r0, r4, lsl #12		
andseq	fp, r0, r4, lsl #12		
andseq	fp, r0, ip, lsl #12		
andseq	fp, r0, ip, lsl #12		
andseq	fp, r0, r4, lsl r6		
andseq	fp, r0, r4, lsl r6		
andseq	fp, r0, ip, lsl r6		
andseq	fp, r0, ip, lsl r6		
andseq	fp, r0, r4, lsr #12		
andseq	fp, r0, r4, lsr #12		
andseq	fp, r0, ip, lsr #12		
andseq	fp, r0, ip, lsr #12		
andseq	fp, r0, r4, lsr r6		
andseq	fp, r0, r4, lsr r6		
andseq	fp, r0, ip, lsr r6		
andseq	fp, r0, ip, lsr r6		
andseq	fp, r0, r4, asr #12		
andseq	fp, r0, r4, asr #12		
andseq	fp, r0, ip, asr #12		
andseq	fp, r0, ip, asr #12		
andseq	fp, r0, r4, asr r6		
andseq	fp, r0, r4, asr r6		
andseq	fp, r0, ip, asr r6		
andseq	fp, r0, ip, asr r6		
andseq	fp, r0, r4, ror #12		
andseq	fp, r0, r4, ror #12		
andseq	fp, r0, ip, ror #12		
andseq	fp, r0, ip, ror #12		
andseq	fp, r0, r4, ror r6		
andseq	fp, r0, r4, ror r6		
andseq	fp, r0, ip, ror r6		
andseq	fp, r0, ip, ror r6		
andseq	fp, r0, r4, lsl #13		
andseq	fp, r0, r4, lsl #13		
andseq	fp, r0, ip, lsl #13		
andseq	fp, r0, ip, lsl #13		
mulseq	r0, r4, r6		
mulseq	r0, r4, r6		
mulseq	r0, ip, r6		
mulseq	r0, ip, r6		
andseq	fp, r0, r4, lsr #13		
andseq	fp, r0, r4, lsr #13		
andseq	fp, r0, ip, lsr #13		
andseq	fp, r0, ip, lsr #13		
		; <UNDEFINED> instruction: 0x0010b6b4	
		; <UNDEFINED> instruction: 0x0010b6b4	
		; <UNDEFINED> instruction: 0x0010b6bc	
		; <UNDEFINED> instruction: 0x0010b6bc	
andseq	fp, r0, r4, asr #13		
andseq	fp, r0, r4, asr #13		
andseq	fp, r0, ip, asr #13		
andseq	fp, r0, ip, asr #13		
		; <UNDEFINED> instruction: 0x0010b6d4	
		; <UNDEFINED> instruction: 0x0010b6d4	
		; <UNDEFINED> instruction: 0x0010b6dc	
		; <UNDEFINED> instruction: 0x0010b6dc	
andseq	fp, r0, r4, ror #13		
andseq	fp, r0, r4, ror #13		
andseq	fp, r0, ip, ror #13		
andseq	fp, r0, ip, ror #13		
		; <UNDEFINED> instruction: 0x0010b6f4	
		; <UNDEFINED> instruction: 0x0010b6f4	
		; <UNDEFINED> instruction: 0x0010b6fc	
		; <UNDEFINED> instruction: 0x0010b6fc	
andseq	fp, r0, r4, lsl #14		
andseq	fp, r0, r4, lsl #14		
andseq	fp, r0, ip, lsl #14		
andseq	fp, r0, ip, lsl #14		
andseq	fp, r0, r4, lsl r7		
andseq	fp, r0, r4, lsl r7		
andseq	fp, r0, ip, lsl r7		
andseq	fp, r0, ip, lsl r7		
andseq	fp, r0, r4, lsr #14		
andseq	fp, r0, r4, lsr #14		
andseq	fp, r0, ip, lsr #14		
andseq	fp, r0, ip, lsr #14		
andseq	fp, r0, r4, lsr r7		
andseq	fp, r0, r4, lsr r7		
andseq	fp, r0, ip, lsr r7		
andseq	fp, r0, ip, lsr r7		
andseq	fp, r0, r4, asr #14		
andseq	fp, r0, r4, asr #14		
andseq	fp, r0, ip, asr #14		
andseq	fp, r0, ip, asr #14		
andseq	fp, r0, r4, asr r7		
andseq	fp, r0, r4, asr r7		
andseq	fp, r0, ip, asr r7		
andseq	fp, r0, ip, asr r7		
andseq	fp, r0, r4, ror #14		
andseq	fp, r0, r4, ror #14		
andseq	fp, r0, ip, ror #14		
andseq	fp, r0, ip, ror #14		
andseq	fp, r0, r4, ror r7		
andseq	fp, r0, r4, ror r7		
andseq	fp, r0, ip, ror r7		
andseq	fp, r0, ip, ror r7		
andseq	fp, r0, r4, lsl #15		
andseq	fp, r0, r4, lsl #15		
andseq	fp, r0, ip, lsl #15		
andseq	fp, r0, ip, lsl #15		
mulseq	r0, r4, r7		
mulseq	r0, r4, r7		
mulseq	r0, ip, r7		
mulseq	r0, ip, r7		
andseq	fp, r0, r4, lsr #15		
andseq	fp, r0, r4, lsr #15		
andseq	fp, r0, ip, lsr #15		
andseq	fp, r0, ip, lsr #15		
		; <UNDEFINED> instruction: 0x0010b7b4	
		; <UNDEFINED> instruction: 0x0010b7b4	
		; <UNDEFINED> instruction: 0x0010b7bc	
		; <UNDEFINED> instruction: 0x0010b7bc	
andseq	fp, r0, r4, asr #15		
andseq	fp, r0, r4, asr #15		
andseq	fp, r0, ip, asr #15		
andseq	fp, r0, ip, asr #15		
		; <UNDEFINED> instruction: 0x0010b7d4	
		; <UNDEFINED> instruction: 0x0010b7d4	
		; <UNDEFINED> instruction: 0x0010b7dc	
		; <UNDEFINED> instruction: 0x0010b7dc	
andseq	fp, r0, r4, ror #15		
andseq	fp, r0, r4, ror #15		
andseq	fp, r0, ip, ror #15		
andseq	fp, r0, ip, ror #15		
		; <UNDEFINED> instruction: 0x0010b7f4	
		; <UNDEFINED> instruction: 0x0010b7f4	
		; <UNDEFINED> instruction: 0x0010b7fc	
		; <UNDEFINED> instruction: 0x0010b7fc	
andseq	fp, r0, r4, lsl #16		
andseq	fp, r0, r4, lsl #16		
andseq	fp, r0, ip, lsl #16		
andseq	fp, r0, ip, lsl #16		
andseq	fp, r0, r4, lsl r8		
andseq	fp, r0, r4, lsl r8		
andseq	fp, r0, ip, lsl r8		
andseq	fp, r0, ip, lsl r8		
andseq	fp, r0, r4, lsr #16		
andseq	fp, r0, r4, lsr #16		
andseq	fp, r0, ip, lsr #16		
andseq	fp, r0, ip, lsr #16		
andseq	fp, r0, r4, lsr r8		
andseq	fp, r0, r4, lsr r8		
		; <UNDEFINED> instruction: 0xffffffff	
andeq	r0, r2, r0		
		; <UNDEFINED> instruction: 0x0010a3f8	
andeq	r0, r0, r0		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, r0		
subseq	r7, r2, r1, lsl #20		
tsteq	lr, r2, lsl #24		
andeq	r0, sp, fp, lsl ip		
andeq	r0, r0, r8, asr r0		
andeq	r0, r0, r8, lsl r0		
		; <UNDEFINED> instruction: 0xffffc024	
andeq	r0, r0, r8, asr #5		
andne	r4, lr, r0, lsl #4		
orreq	r0, r5, #132, 8	; 0x84000000	
strhi	r8, [r2, -r4, asr #12]		
beq	160c090 <__undef_stack+0x14f5530>		
stmiami	r7, {r1, r6, r9, sl, lr, pc}^		
bleq	11fcfa4 <__undef_stack+0x10e6444>		
strbgt	r0, [r2], -r7, asr #20		
strbgt	r4, [r4, #2247]	; 0x8c7	
beq	1a0e5ac <__undef_stack+0x18f7a4c>		
strbgt	ip, [r8], #-1990	; 0xfffff83a	
stmdbvs	fp, {r0, r2, r6, r7, r8, r9, lr}		
bicmi	r4, r4, #671088640	; 0x28000000	
andmi	r6, sl, #184549376	; 0xb000000	
strbgt	ip, [r6, r4, asr #11]		
bmi	18e5c4 <__undef_stack+0x77a64>		
strbgt	r4, [r4, #522]	; 0x20a	
bleq	117d7d8 <__undef_stack+0x1066c78>		
		; <UNDEFINED> instruction: 0xc6c5c452	
andeq	r0, r0, r7, asr #1		
andeq	r0, r0, r0		
andeq	r5, r1, r6, ror #27		
andseq	r5, r1, r6, ror #27		
eoreq	r5, r1, r6, ror #27		
eorseq	r5, r1, r6, ror #27		
subeq	r5, r1, r6, ror #27		
subseq	r5, r1, r6, ror #27		
rsbeq	r5, r1, r6, ror #27		
rsbseq	r5, r1, r6, ror #27		
addeq	r5, r1, r6, ror #27		
addseq	r5, r1, r6, ror #27		
adceq	r5, r1, r6, ror #27		
adcseq	r5, r1, r6, ror #27		
sbceq	r5, r1, r6, ror #27		
sbcseq	r5, r1, r6, ror #27		
rsceq	r5, r1, r6, ror #27		
rscseq	r5, r1, r6, ror #27		
smlatteq	r1, r6, sp, r5		
tsteq	r1, r6, ror #27		
teqeq	r1, r6, ror #27		
teqeq	r1, r6, ror #27		
smlaltteq	r5, r1, r6, sp		
cmpeq	r1, r6, ror #27		
cmneq	r1, r6, ror #27		
cmneq	r1, r6, ror #27		
orreq	r5, r1, r6, ror #27		
orrseq	r5, r1, r6, ror #27		
		; <UNDEFINED> instruction: 0x01a15de6	
		; <UNDEFINED> instruction: 0x01b15de6	
biceq	r5, r1, r6, ror #27		
bicseq	r5, r1, r6, ror #27		
mvneq	r5, r6, ror #27		
mvnseq	r5, r6, ror #27		
andeq	r5, r1, #14720	; 0x3980	
andseq	r5, r1, #14720	; 0x3980	
eoreq	r5, r1, #14720	; 0x3980	
eorseq	r5, r1, #14720	; 0x3980	
subeq	r5, r1, #14720	; 0x3980	
subseq	r5, r1, #14720	; 0x3980	
rsbeq	r5, r1, #14720	; 0x3980	
rsbseq	r5, r1, #14720	; 0x3980	
addeq	r5, r1, #14720	; 0x3980	
addseq	r5, r1, #14720	; 0x3980	
adceq	r5, r1, #14720	; 0x3980	
adcseq	r5, r1, #14720	; 0x3980	
sbceq	r5, r1, #14720	; 0x3980	
sbcseq	r5, r1, #14720	; 0x3980	
rsceq	r5, r1, #14720	; 0x3980	
rscseq	r5, r1, #14720	; 0x3980	
movweq	r5, #7654	; 0x1de6	
tsteq	r1, #14720	; 0x3980	
teqeq	r1, #14720	; 0x3980	
teqeq	r1, #14720	; 0x3980	
movteq	r5, #7654	; 0x1de6	
cmpeq	r1, #14720	; 0x3980	
cmneq	r1, #14720	; 0x3980	
cmneq	r1, #14720	; 0x3980	
orreq	r5, r1, #14720	; 0x3980	
orrseq	r5, r1, #14720	; 0x3980	
		; <UNDEFINED> instruction: 0x03a15de6	
		; <UNDEFINED> instruction: 0x03b15de6	
biceq	r5, r1, #14720	; 0x3980	
bicseq	r5, r1, #14720	; 0x3980	
mvneq	r5, #14720	; 0x3980	
mvnseq	r5, #14720	; 0x3980	
streq	r5, [r1], #-3558	; 0xfffff21a	
ldreq	r5, [r1], #-3558	; 0xfffff21a	
strteq	r5, [r1], #-3558	; 0xfffff21a	
ldrteq	r5, [r1], #-3558	; 0xfffff21a	
strbeq	r5, [r1], #-3558	; 0xfffff21a	
ldrbeq	r5, [r1], #-3558	; 0xfffff21a	
strbteq	r5, [r1], #-3558	; 0xfffff21a	
ldrbteq	r5, [r1], #-3558	; 0xfffff21a	
streq	r5, [r1], #3558	; 0xde6	
ldreq	r5, [r1], #3558	; 0xde6	
strteq	r5, [r1], #3558	; 0xde6	
ldrteq	r5, [r1], #3558	; 0xde6	
strbeq	r5, [r1], #3558	; 0xde6	
ldrbeq	r5, [r1], #3558	; 0xde6	
strbteq	r5, [r1], #3558	; 0xde6	
ldrbteq	r5, [r1], #3558	; 0xde6	
streq	r5, [r1, #-3558]	; 0xfffff21a	
ldreq	r5, [r1, #-3558]	; 0xfffff21a	
streq	r5, [r1, #-3558]!	; 0xfffff21a	
ldreq	r5, [r1, #-3558]!	; 0xfffff21a	
strbeq	r5, [r1, #-3558]	; 0xfffff21a	
ldrbeq	r5, [r1, #-3558]	; 0xfffff21a	
strbeq	r5, [r1, #-3558]!	; 0xfffff21a	
ldrbeq	r5, [r1, #-3558]!	; 0xfffff21a	
streq	r5, [r1, #3558]	; 0xde6	
ldreq	r5, [r1, #3558]	; 0xde6	
streq	r5, [r1, #3558]!	; 0xde6	
ldreq	r5, [r1, #3558]!	; 0xde6	
strbeq	r5, [r1, #3558]	; 0xde6	
ldrbeq	r5, [r1, #3558]	; 0xde6	
strbeq	r5, [r1, #3558]!	; 0xde6	
ldrbeq	r5, [r1, #3558]!	; 0xde6	
streq	r5, [r1], -r6, ror #27		
ldreq	r5, [r1], -r6, ror #27		
strteq	r5, [r1], -r6, ror #27		
ldrteq	r5, [r1], -r6, ror #27		
strbeq	r5, [r1], -r6, ror #27		
ldrbeq	r5, [r1], -r6, ror #27		
strbteq	r5, [r1], -r6, ror #27		
ldrbteq	r5, [r1], -r6, ror #27		
streq	r5, [r1], r6, ror #27		
ldreq	r5, [r1], r6, ror #27		
strteq	r5, [r1], r6, ror #27		
ldrteq	r5, [r1], r6, ror #27		
strbeq	r5, [r1], r6, ror #27		
ldrbeq	r5, [r1], r6, ror #27		
strbteq	r5, [r1], r6, ror #27		
ldrbteq	r5, [r1], r6, ror #27		
streq	r5, [r1, -r6, ror #27]		
ldreq	r5, [r1, -r6, ror #27]		
streq	r5, [r1, -r6, ror #27]!		
ldreq	r5, [r1, -r6, ror #27]!		
strbeq	r5, [r1, -r6, ror #27]		
ldrbeq	r5, [r1, -r6, ror #27]		
strbeq	r5, [r1, -r6, ror #27]!		
ldrbeq	r5, [r1, -r6, ror #27]!		
streq	r5, [r1, r6, ror #27]		
ldreq	r5, [r1, r6, ror #27]		
streq	r5, [r1, r6, ror #27]!		
ldreq	r5, [r1, r6, ror #27]!		
strbeq	r5, [r1, r6, ror #27]		
ldrbeq	r5, [r1, r6, ror #27]		
strbeq	r5, [r1, r6, ror #27]!		
ldrbeq	r5, [r1, r6, ror #27]!		
stmdaeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdaeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdaeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdaeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdaeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdaeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdaeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdaeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiaeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiaeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmiaeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibeq	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibeq	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
beq	163a20 <__undef_stack+0x4cec0>		
beq	563a24 <__undef_stack+0x44cec4>		
beq	963a28 <__undef_stack+0x84cec8>		
beq	d63a2c <__undef_stack+0xc4cecc>		
beq	1163a30 <__undef_stack+0x104ced0>		
beq	1563a34 <__undef_stack+0x144ced4>		
beq	1963a38 <__undef_stack+0x184ced8>		
beq	1d63a3c <__undef_stack+0x1c4cedc>		
beq	fe163a40 <LRemap+0x163a31>		
beq	fe563a44 <LRemap+0x563a35>		
beq	fe963a48 <LRemap+0x963a39>		
beq	fed63a4c <LRemap+0xd63a3d>		
beq	ff163a50 <LRemap+0x1163a41>		
beq	ff563a54 <LRemap+0x1563a45>		
beq	ff963a58 <LRemap+0x1963a49>		
beq	ffd63a5c <LRemap+0x1d63a4d>		
bleq	163a60 <__undef_stack+0x4cf00>		
bleq	563a64 <__undef_stack+0x44cf04>		
bleq	963a68 <__undef_stack+0x84cf08>		
bleq	d63a6c <__undef_stack+0xc4cf0c>		
bleq	1163a70 <__undef_stack+0x104cf10>		
bleq	1563a74 <__undef_stack+0x144cf14>		
bleq	1963a78 <__undef_stack+0x184cf18>		
bleq	1d63a7c <__undef_stack+0x1c4cf1c>		
bleq	fe163a80 <LRemap+0x163a71>		
bleq	fe563a84 <LRemap+0x563a75>		
bleq	fe963a88 <LRemap+0x963a79>		
bleq	fed63a8c <LRemap+0xd63a7d>		
bleq	ff163a90 <LRemap+0x1163a81>		
bleq	ff563a94 <LRemap+0x1563a85>		
bleq	ff963a98 <LRemap+0x1963a89>		
bleq	ffd63a9c <LRemap+0x1d63a8d>		
stceq	13, cr5, [r1], {230}	; 0xe6	
ldceq	13, cr5, [r1], {230}	; 0xe6	
stceq	13, cr5, [r1], #-920	; 0xfffffc68	
ldceq	13, cr5, [r1], #-920	; 0xfffffc68	
mcrreq	13, 14, r5, r1, cr6		
mrrceq	13, 14, r5, r1, cr6		
stcleq	13, cr5, [r1], #-920	; 0xfffffc68	
ldcleq	13, cr5, [r1], #-920	; 0xfffffc68	
stceq	13, cr5, [r1], {230}	; 0xe6	
ldceq	13, cr5, [r1], {230}	; 0xe6	
stceq	13, cr5, [r1], #920	; 0x398	
ldceq	13, cr5, [r1], #920	; 0x398	
stcleq	13, cr5, [r1], {230}	; 0xe6	
ldcleq	13, cr5, [r1], {230}	; 0xe6	
stcleq	13, cr5, [r1], #920	; 0x398	
ldcleq	13, cr5, [r1], #920	; 0x398	
stceq	13, cr5, [r1, #-920]	; 0xfffffc68	
ldceq	13, cr5, [r1, #-920]	; 0xfffffc68	
stceq	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldceq	13, cr5, [r1, #-920]!	; 0xfffffc68	
stcleq	13, cr5, [r1, #-920]	; 0xfffffc68	
ldcleq	13, cr5, [r1, #-920]	; 0xfffffc68	
stcleq	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldcleq	13, cr5, [r1, #-920]!	; 0xfffffc68	
stceq	13, cr5, [r1, #920]	; 0x398	
ldceq	13, cr5, [r1, #920]	; 0x398	
stceq	13, cr5, [r1, #920]!	; 0x398	
ldceq	13, cr5, [r1, #920]!	; 0x398	
stcleq	13, cr5, [r1, #920]	; 0x398	
ldcleq	13, cr5, [r1, #920]	; 0x398	
stcleq	13, cr5, [r1, #920]!	; 0x398	
ldcleq	13, cr5, [r1, #920]!	; 0x398	
cdpeq	13, 0, cr5, cr1, cr6, {7}		
cdpeq	13, 1, cr5, cr1, cr6, {7}		
cdpeq	13, 2, cr5, cr1, cr6, {7}		
cdpeq	13, 3, cr5, cr1, cr6, {7}		
cdpeq	13, 4, cr5, cr1, cr6, {7}		
cdpeq	13, 5, cr5, cr1, cr6, {7}		
cdpeq	13, 6, cr5, cr1, cr6, {7}		
cdpeq	13, 7, cr5, cr1, cr6, {7}		
cdpeq	13, 8, cr5, cr1, cr6, {7}		
cdpeq	13, 9, cr5, cr1, cr6, {7}		
cdpeq	13, 10, cr5, cr1, cr6, {7}		
cdpeq	13, 11, cr5, cr1, cr6, {7}		
cdpeq	13, 12, cr5, cr1, cr6, {7}		
cdpeq	13, 13, cr5, cr1, cr6, {7}		
cdpeq	13, 14, cr5, cr1, cr6, {7}		
cdpeq	13, 15, cr5, cr1, cr6, {7}		
svceq	0x00015de6		
svceq	0x00115de6		
svceq	0x00215de6		
svceq	0x00315de6		
svceq	0x00415de6		
svceq	0x00515de6		
svceq	0x00615de6		
svceq	0x00715de6		
svceq	0x00815de6		
svceq	0x00915de6		
svceq	0x00a15de6		
svceq	0x00b15de6		
svceq	0x00c15de6		
svceq	0x00d15de6		
svceq	0x00e15de6		
svceq	0x00f15de6		
andne	r5, r1, r6, ror #27		
andsne	r5, r1, r6, ror #27		
eorne	r5, r1, r6, ror #27		
eorsne	r5, r1, r6, ror #27		
subne	r5, r1, r6, ror #27		
subsne	r5, r1, r6, ror #27		
rsbne	r5, r1, r6, ror #27		
rsbsne	r5, r1, r6, ror #27		
addne	r5, r1, r6, ror #27		
addsne	r5, r1, r6, ror #27		
adcne	r5, r1, r6, ror #27		
adcsne	r5, r1, r6, ror #27		
sbcne	r5, r1, r6, ror #27		
sbcsne	r5, r1, r6, ror #27		
rscne	r5, r1, r6, ror #27		
rscsne	r5, r1, r6, ror #27		
smlattne	r1, r6, sp, r5		
tstne	r1, r6, ror #27		
teqne	r1, r6, ror #27		
teqne	r1, r6, ror #27		
smlalttne	r5, r1, r6, sp		
cmpne	r1, r6, ror #27		
cmnne	r1, r6, ror #27		
cmnne	r1, r6, ror #27		
orrne	r5, r1, r6, ror #27		
orrsne	r5, r1, r6, ror #27		
		; <UNDEFINED> instruction: 0x11a15de6	
		; <UNDEFINED> instruction: 0x11b15de6	
bicne	r5, r1, r6, ror #27		
bicsne	r5, r1, r6, ror #27		
mvnne	r5, r6, ror #27		
mvnsne	r5, r6, ror #27		
andne	r5, r1, #14720	; 0x3980	
andsne	r5, r1, #14720	; 0x3980	
eorne	r5, r1, #14720	; 0x3980	
eorsne	r5, r1, #14720	; 0x3980	
subne	r5, r1, #14720	; 0x3980	
subsne	r5, r1, #14720	; 0x3980	
rsbne	r5, r1, #14720	; 0x3980	
rsbsne	r5, r1, #14720	; 0x3980	
addne	r5, r1, #14720	; 0x3980	
addsne	r5, r1, #14720	; 0x3980	
adcne	r5, r1, #14720	; 0x3980	
adcsne	r5, r1, #14720	; 0x3980	
sbcne	r5, r1, #14720	; 0x3980	
sbcsne	r5, r1, #14720	; 0x3980	
rscne	r5, r1, #14720	; 0x3980	
rscsne	r5, r1, #14720	; 0x3980	
movwne	r5, #7654	; 0x1de6	
tstne	r1, #14720	; 0x3980	
teqne	r1, #14720	; 0x3980	
teqne	r1, #14720	; 0x3980	
movtne	r5, #7654	; 0x1de6	
cmpne	r1, #14720	; 0x3980	
cmnne	r1, #14720	; 0x3980	
cmnne	r1, #14720	; 0x3980	
orrne	r5, r1, #14720	; 0x3980	
orrsne	r5, r1, #14720	; 0x3980	
		; <UNDEFINED> instruction: 0x13a15de6	
		; <UNDEFINED> instruction: 0x13b15de6	
bicne	r5, r1, #14720	; 0x3980	
bicsne	r5, r1, #14720	; 0x3980	
mvnne	r5, #14720	; 0x3980	
mvnsne	r5, #14720	; 0x3980	
strne	r5, [r1], #-3558	; 0xfffff21a	
ldrne	r5, [r1], #-3558	; 0xfffff21a	
strtne	r5, [r1], #-3558	; 0xfffff21a	
ldrtne	r5, [r1], #-3558	; 0xfffff21a	
strbne	r5, [r1], #-3558	; 0xfffff21a	
ldrbne	r5, [r1], #-3558	; 0xfffff21a	
strbtne	r5, [r1], #-3558	; 0xfffff21a	
ldrbtne	r5, [r1], #-3558	; 0xfffff21a	
strne	r5, [r1], #3558	; 0xde6	
ldrne	r5, [r1], #3558	; 0xde6	
strtne	r5, [r1], #3558	; 0xde6	
ldrtne	r5, [r1], #3558	; 0xde6	
strbne	r5, [r1], #3558	; 0xde6	
ldrbne	r5, [r1], #3558	; 0xde6	
strbtne	r5, [r1], #3558	; 0xde6	
ldrbtne	r5, [r1], #3558	; 0xde6	
strne	r5, [r1, #-3558]	; 0xfffff21a	
ldrne	r5, [r1, #-3558]	; 0xfffff21a	
strne	r5, [r1, #-3558]!	; 0xfffff21a	
ldrne	r5, [r1, #-3558]!	; 0xfffff21a	
strbne	r5, [r1, #-3558]	; 0xfffff21a	
ldrbne	r5, [r1, #-3558]	; 0xfffff21a	
strbne	r5, [r1, #-3558]!	; 0xfffff21a	
ldrbne	r5, [r1, #-3558]!	; 0xfffff21a	
strne	r5, [r1, #3558]	; 0xde6	
ldrne	r5, [r1, #3558]	; 0xde6	
strne	r5, [r1, #3558]!	; 0xde6	
ldrne	r5, [r1, #3558]!	; 0xde6	
strbne	r5, [r1, #3558]	; 0xde6	
ldrbne	r5, [r1, #3558]	; 0xde6	
strbne	r5, [r1, #3558]!	; 0xde6	
ldrbne	r5, [r1, #3558]!	; 0xde6	
strne	r5, [r1], -r6, ror #27		
ldrne	r5, [r1], -r6, ror #27		
strtne	r5, [r1], -r6, ror #27		
ldrtne	r5, [r1], -r6, ror #27		
strbne	r5, [r1], -r6, ror #27		
ldrbne	r5, [r1], -r6, ror #27		
strbtne	r5, [r1], -r6, ror #27		
ldrbtne	r5, [r1], -r6, ror #27		
strne	r5, [r1], r6, ror #27		
ldrne	r5, [r1], r6, ror #27		
strtne	r5, [r1], r6, ror #27		
ldrtne	r5, [r1], r6, ror #27		
strbne	r5, [r1], r6, ror #27		
ldrbne	r5, [r1], r6, ror #27		
strbtne	r5, [r1], r6, ror #27		
ldrbtne	r5, [r1], r6, ror #27		
strne	r5, [r1, -r6, ror #27]		
ldrne	r5, [r1, -r6, ror #27]		
strne	r5, [r1, -r6, ror #27]!		
ldrne	r5, [r1, -r6, ror #27]!		
strbne	r5, [r1, -r6, ror #27]		
ldrbne	r5, [r1, -r6, ror #27]		
strbne	r5, [r1, -r6, ror #27]!		
ldrbne	r5, [r1, -r6, ror #27]!		
strne	r5, [r1, r6, ror #27]		
ldrne	r5, [r1, r6, ror #27]		
strne	r5, [r1, r6, ror #27]!		
ldrne	r5, [r1, r6, ror #27]!		
strbne	r5, [r1, r6, ror #27]		
ldrbne	r5, [r1, r6, ror #27]		
strbne	r5, [r1, r6, ror #27]!		
ldrbne	r5, [r1, r6, ror #27]!		
stmdane	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdane	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdane	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdane	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdane	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdane	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdane	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdane	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiane	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiane	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmiane	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibne	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibne	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
bne	163e20 <__undef_stack+0x4d2c0>		
bne	563e24 <__undef_stack+0x44d2c4>		
bne	963e28 <__undef_stack+0x84d2c8>		
bne	d63e2c <__undef_stack+0xc4d2cc>		
bne	1163e30 <__undef_stack+0x104d2d0>		
bne	1563e34 <__undef_stack+0x144d2d4>		
bne	1963e38 <__undef_stack+0x184d2d8>		
bne	1d63e3c <__undef_stack+0x1c4d2dc>		
bne	fe163e40 <LRemap+0x163e31>		
bne	fe563e44 <LRemap+0x563e35>		
bne	fe963e48 <LRemap+0x963e39>		
bne	fed63e4c <LRemap+0xd63e3d>		
bne	ff163e50 <LRemap+0x1163e41>		
bne	ff563e54 <LRemap+0x1563e45>		
bne	ff963e58 <LRemap+0x1963e49>		
bne	ffd63e5c <LRemap+0x1d63e4d>		
blne	163e60 <__undef_stack+0x4d300>		
blne	563e64 <__undef_stack+0x44d304>		
blne	963e68 <__undef_stack+0x84d308>		
blne	d63e6c <__undef_stack+0xc4d30c>		
blne	1163e70 <__undef_stack+0x104d310>		
blne	1563e74 <__undef_stack+0x144d314>		
blne	1963e78 <__undef_stack+0x184d318>		
blne	1d63e7c <__undef_stack+0x1c4d31c>		
blne	fe163e80 <LRemap+0x163e71>		
blne	fe563e84 <LRemap+0x563e75>		
blne	fe963e88 <LRemap+0x963e79>		
blne	fed63e8c <LRemap+0xd63e7d>		
blne	ff163e90 <LRemap+0x1163e81>		
blne	ff563e94 <LRemap+0x1563e85>		
blne	ff963e98 <LRemap+0x1963e89>		
blne	ffd63e9c <LRemap+0x1d63e8d>		
stcne	13, cr5, [r1], {230}	; 0xe6	
ldcne	13, cr5, [r1], {230}	; 0xe6	
stcne	13, cr5, [r1], #-920	; 0xfffffc68	
ldcne	13, cr5, [r1], #-920	; 0xfffffc68	
mcrrne	13, 14, r5, r1, cr6		
mrrcne	13, 14, r5, r1, cr6		
stclne	13, cr5, [r1], #-920	; 0xfffffc68	
ldclne	13, cr5, [r1], #-920	; 0xfffffc68	
stcne	13, cr5, [r1], {230}	; 0xe6	
ldcne	13, cr5, [r1], {230}	; 0xe6	
stcne	13, cr5, [r1], #920	; 0x398	
ldcne	13, cr5, [r1], #920	; 0x398	
stclne	13, cr5, [r1], {230}	; 0xe6	
ldclne	13, cr5, [r1], {230}	; 0xe6	
stclne	13, cr5, [r1], #920	; 0x398	
ldclne	13, cr5, [r1], #920	; 0x398	
stcne	13, cr5, [r1, #-920]	; 0xfffffc68	
ldcne	13, cr5, [r1, #-920]	; 0xfffffc68	
stcne	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldcne	13, cr5, [r1, #-920]!	; 0xfffffc68	
stclne	13, cr5, [r1, #-920]	; 0xfffffc68	
ldclne	13, cr5, [r1, #-920]	; 0xfffffc68	
stclne	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldclne	13, cr5, [r1, #-920]!	; 0xfffffc68	
stcne	13, cr5, [r1, #920]	; 0x398	
ldcne	13, cr5, [r1, #920]	; 0x398	
stcne	13, cr5, [r1, #920]!	; 0x398	
ldcne	13, cr5, [r1, #920]!	; 0x398	
stclne	13, cr5, [r1, #920]	; 0x398	
ldclne	13, cr5, [r1, #920]	; 0x398	
stclne	13, cr5, [r1, #920]!	; 0x398	
ldclne	13, cr5, [r1, #920]!	; 0x398	
cdpne	13, 0, cr5, cr1, cr6, {7}		
cdpne	13, 1, cr5, cr1, cr6, {7}		
cdpne	13, 2, cr5, cr1, cr6, {7}		
cdpne	13, 3, cr5, cr1, cr6, {7}		
cdpne	13, 4, cr5, cr1, cr6, {7}		
cdpne	13, 5, cr5, cr1, cr6, {7}		
cdpne	13, 6, cr5, cr1, cr6, {7}		
cdpne	13, 7, cr5, cr1, cr6, {7}		
cdpne	13, 8, cr5, cr1, cr6, {7}		
cdpne	13, 9, cr5, cr1, cr6, {7}		
cdpne	13, 10, cr5, cr1, cr6, {7}		
cdpne	13, 11, cr5, cr1, cr6, {7}		
cdpne	13, 12, cr5, cr1, cr6, {7}		
cdpne	13, 13, cr5, cr1, cr6, {7}		
cdpne	13, 14, cr5, cr1, cr6, {7}		
cdpne	13, 15, cr5, cr1, cr6, {7}		
svcne	0x00015de6		
svcne	0x00115de6		
svcne	0x00215de6		
svcne	0x00315de6		
svcne	0x00415de6		
svcne	0x00515de6		
svcne	0x00615de6		
svcne	0x00715de6		
svcne	0x00815de6		
svcne	0x00915de6		
svcne	0x00a15de6		
svcne	0x00b15de6		
svcne	0x00c15de6		
svcne	0x00d15de6		
svcne	0x00e15de6		
svcne	0x00f15de6		
andcs	r5, r1, r6, ror #27		
andscs	r5, r1, r6, ror #27		
eorcs	r5, r1, r6, ror #27		
eorscs	r5, r1, r6, ror #27		
subcs	r5, r1, r6, ror #27		
subscs	r5, r1, r6, ror #27		
rsbcs	r5, r1, r6, ror #27		
rsbscs	r5, r1, r6, ror #27		
addcs	r5, r1, r6, ror #27		
addscs	r5, r1, r6, ror #27		
adccs	r5, r1, r6, ror #27		
adcscs	r5, r1, r6, ror #27		
sbccs	r5, r1, r6, ror #27		
sbcscs	r5, r1, r6, ror #27		
rsccs	r5, r1, r6, ror #27		
rscscs	r5, r1, r6, ror #27		
smlattcs	r1, r6, sp, r5		
tstcs	r1, r6, ror #27		
teqcs	r1, r6, ror #27		
teqcs	r1, r6, ror #27		
smlalttcs	r5, r1, r6, sp		
cmpcs	r1, r6, ror #27		
cmncs	r1, r6, ror #27		
cmncs	r1, r6, ror #27		
orrcs	r5, r1, r6, ror #27		
orrscs	r5, r1, r6, ror #27		
		; <UNDEFINED> instruction: 0x21a15de6	
		; <UNDEFINED> instruction: 0x21b15de6	
biccs	r5, r1, r6, ror #27		
bicscs	r5, r1, r6, ror #27		
mvncs	r5, r6, ror #27		
mvnscs	r5, r6, ror #27		
andcs	r5, r1, #14720	; 0x3980	
andscs	r5, r1, #14720	; 0x3980	
eorcs	r5, r1, #14720	; 0x3980	
eorscs	r5, r1, #14720	; 0x3980	
subcs	r5, r1, #14720	; 0x3980	
subscs	r5, r1, #14720	; 0x3980	
rsbcs	r5, r1, #14720	; 0x3980	
rsbscs	r5, r1, #14720	; 0x3980	
addcs	r5, r1, #14720	; 0x3980	
addscs	r5, r1, #14720	; 0x3980	
adccs	r5, r1, #14720	; 0x3980	
adcscs	r5, r1, #14720	; 0x3980	
sbccs	r5, r1, #14720	; 0x3980	
sbcscs	r5, r1, #14720	; 0x3980	
rsccs	r5, r1, #14720	; 0x3980	
rscscs	r5, r1, #14720	; 0x3980	
movwcs	r5, #7654	; 0x1de6	
tstcs	r1, #14720	; 0x3980	
teqcs	r1, #14720	; 0x3980	
teqcs	r1, #14720	; 0x3980	
movtcs	r5, #7654	; 0x1de6	
cmpcs	r1, #14720	; 0x3980	
cmncs	r1, #14720	; 0x3980	
cmncs	r1, #14720	; 0x3980	
orrcs	r5, r1, #14720	; 0x3980	
orrscs	r5, r1, #14720	; 0x3980	
		; <UNDEFINED> instruction: 0x23a15de6	
		; <UNDEFINED> instruction: 0x23b15de6	
biccs	r5, r1, #14720	; 0x3980	
bicscs	r5, r1, #14720	; 0x3980	
mvncs	r5, #14720	; 0x3980	
mvnscs	r5, #14720	; 0x3980	
strcs	r5, [r1], #-3558	; 0xfffff21a	
ldrcs	r5, [r1], #-3558	; 0xfffff21a	
strtcs	r5, [r1], #-3558	; 0xfffff21a	
ldrtcs	r5, [r1], #-3558	; 0xfffff21a	
strbcs	r5, [r1], #-3558	; 0xfffff21a	
ldrbcs	r5, [r1], #-3558	; 0xfffff21a	
strbtcs	r5, [r1], #-3558	; 0xfffff21a	
ldrbtcs	r5, [r1], #-3558	; 0xfffff21a	
strcs	r5, [r1], #3558	; 0xde6	
ldrcs	r5, [r1], #3558	; 0xde6	
strtcs	r5, [r1], #3558	; 0xde6	
ldrtcs	r5, [r1], #3558	; 0xde6	
strbcs	r5, [r1], #3558	; 0xde6	
ldrbcs	r5, [r1], #3558	; 0xde6	
strbtcs	r5, [r1], #3558	; 0xde6	
ldrbtcs	r5, [r1], #3558	; 0xde6	
strcs	r5, [r1, #-3558]	; 0xfffff21a	
ldrcs	r5, [r1, #-3558]	; 0xfffff21a	
strcs	r5, [r1, #-3558]!	; 0xfffff21a	
ldrcs	r5, [r1, #-3558]!	; 0xfffff21a	
strbcs	r5, [r1, #-3558]	; 0xfffff21a	
ldrbcs	r5, [r1, #-3558]	; 0xfffff21a	
strbcs	r5, [r1, #-3558]!	; 0xfffff21a	
ldrbcs	r5, [r1, #-3558]!	; 0xfffff21a	
strcs	r5, [r1, #3558]	; 0xde6	
ldrcs	r5, [r1, #3558]	; 0xde6	
strcs	r5, [r1, #3558]!	; 0xde6	
ldrcs	r5, [r1, #3558]!	; 0xde6	
strbcs	r5, [r1, #3558]	; 0xde6	
ldrbcs	r5, [r1, #3558]	; 0xde6	
strbcs	r5, [r1, #3558]!	; 0xde6	
ldrbcs	r5, [r1, #3558]!	; 0xde6	
strcs	r5, [r1], -r6, ror #27		
ldrcs	r5, [r1], -r6, ror #27		
strtcs	r5, [r1], -r6, ror #27		
ldrtcs	r5, [r1], -r6, ror #27		
strbcs	r5, [r1], -r6, ror #27		
ldrbcs	r5, [r1], -r6, ror #27		
strbtcs	r5, [r1], -r6, ror #27		
ldrbtcs	r5, [r1], -r6, ror #27		
strcs	r5, [r1], r6, ror #27		
ldrcs	r5, [r1], r6, ror #27		
strtcs	r5, [r1], r6, ror #27		
ldrtcs	r5, [r1], r6, ror #27		
strbcs	r5, [r1], r6, ror #27		
ldrbcs	r5, [r1], r6, ror #27		
strbtcs	r5, [r1], r6, ror #27		
ldrbtcs	r5, [r1], r6, ror #27		
strcs	r5, [r1, -r6, ror #27]		
ldrcs	r5, [r1, -r6, ror #27]		
strcs	r5, [r1, -r6, ror #27]!		
ldrcs	r5, [r1, -r6, ror #27]!		
strbcs	r5, [r1, -r6, ror #27]		
ldrbcs	r5, [r1, -r6, ror #27]		
strbcs	r5, [r1, -r6, ror #27]!		
ldrbcs	r5, [r1, -r6, ror #27]!		
strcs	r5, [r1, r6, ror #27]		
ldrcs	r5, [r1, r6, ror #27]		
strcs	r5, [r1, r6, ror #27]!		
ldrcs	r5, [r1, r6, ror #27]!		
strbcs	r5, [r1, r6, ror #27]		
ldrbcs	r5, [r1, r6, ror #27]		
strbcs	r5, [r1, r6, ror #27]!		
ldrbcs	r5, [r1, r6, ror #27]!		
stmdacs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdacs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdacs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdacs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdacs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdacs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdacs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdacs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiacs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiacs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmiacs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibcs	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibcs	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
bcs	164220 <__undef_stack+0x4d6c0>		
bcs	564224 <__undef_stack+0x44d6c4>		
bcs	964228 <__undef_stack+0x84d6c8>		
bcs	d6422c <__undef_stack+0xc4d6cc>		
bcs	1164230 <__undef_stack+0x104d6d0>		
bcs	1564234 <__undef_stack+0x144d6d4>		
bcs	1964238 <__undef_stack+0x184d6d8>		
bcs	1d6423c <__undef_stack+0x1c4d6dc>		
bcs	fe164240 <LRemap+0x164231>		
bcs	fe564244 <LRemap+0x564235>		
bcs	fe964248 <LRemap+0x964239>		
bcs	fed6424c <LRemap+0xd6423d>		
bcs	ff164250 <LRemap+0x1164241>		
bcs	ff564254 <LRemap+0x1564245>		
bcs	ff964258 <LRemap+0x1964249>		
bcs	ffd6425c <LRemap+0x1d6424d>		
blcs	164260 <__undef_stack+0x4d700>		
blcs	564264 <__undef_stack+0x44d704>		
blcs	964268 <__undef_stack+0x84d708>		
blcs	d6426c <__undef_stack+0xc4d70c>		
blcs	1164270 <__undef_stack+0x104d710>		
blcs	1564274 <__undef_stack+0x144d714>		
blcs	1964278 <__undef_stack+0x184d718>		
blcs	1d6427c <__undef_stack+0x1c4d71c>		
blcs	fe164280 <LRemap+0x164271>		
blcs	fe564284 <LRemap+0x564275>		
blcs	fe964288 <LRemap+0x964279>		
blcs	fed6428c <LRemap+0xd6427d>		
blcs	ff164290 <LRemap+0x1164281>		
blcs	ff564294 <LRemap+0x1564285>		
blcs	ff964298 <LRemap+0x1964289>		
blcs	ffd6429c <LRemap+0x1d6428d>		
stccs	13, cr5, [r1], {230}	; 0xe6	
ldccs	13, cr5, [r1], {230}	; 0xe6	
stccs	13, cr5, [r1], #-920	; 0xfffffc68	
ldccs	13, cr5, [r1], #-920	; 0xfffffc68	
mcrrcs	13, 14, r5, r1, cr6		
mrrccs	13, 14, r5, r1, cr6		
stclcs	13, cr5, [r1], #-920	; 0xfffffc68	
ldclcs	13, cr5, [r1], #-920	; 0xfffffc68	
stccs	13, cr5, [r1], {230}	; 0xe6	
ldccs	13, cr5, [r1], {230}	; 0xe6	
stccs	13, cr5, [r1], #920	; 0x398	
ldccs	13, cr5, [r1], #920	; 0x398	
stclcs	13, cr5, [r1], {230}	; 0xe6	
ldclcs	13, cr5, [r1], {230}	; 0xe6	
stclcs	13, cr5, [r1], #920	; 0x398	
ldclcs	13, cr5, [r1], #920	; 0x398	
stccs	13, cr5, [r1, #-920]	; 0xfffffc68	
ldccs	13, cr5, [r1, #-920]	; 0xfffffc68	
stccs	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldccs	13, cr5, [r1, #-920]!	; 0xfffffc68	
stclcs	13, cr5, [r1, #-920]	; 0xfffffc68	
ldclcs	13, cr5, [r1, #-920]	; 0xfffffc68	
stclcs	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldclcs	13, cr5, [r1, #-920]!	; 0xfffffc68	
stccs	13, cr5, [r1, #920]	; 0x398	
ldccs	13, cr5, [r1, #920]	; 0x398	
stccs	13, cr5, [r1, #920]!	; 0x398	
ldccs	13, cr5, [r1, #920]!	; 0x398	
stclcs	13, cr5, [r1, #920]	; 0x398	
ldclcs	13, cr5, [r1, #920]	; 0x398	
stclcs	13, cr5, [r1, #920]!	; 0x398	
ldclcs	13, cr5, [r1, #920]!	; 0x398	
cdpcs	13, 0, cr5, cr1, cr6, {7}		
cdpcs	13, 1, cr5, cr1, cr6, {7}		
cdpcs	13, 2, cr5, cr1, cr6, {7}		
cdpcs	13, 3, cr5, cr1, cr6, {7}		
cdpcs	13, 4, cr5, cr1, cr6, {7}		
cdpcs	13, 5, cr5, cr1, cr6, {7}		
cdpcs	13, 6, cr5, cr1, cr6, {7}		
cdpcs	13, 7, cr5, cr1, cr6, {7}		
cdpcs	13, 8, cr5, cr1, cr6, {7}		
cdpcs	13, 9, cr5, cr1, cr6, {7}		
cdpcs	13, 10, cr5, cr1, cr6, {7}		
cdpcs	13, 11, cr5, cr1, cr6, {7}		
cdpcs	13, 12, cr5, cr1, cr6, {7}		
cdpcs	13, 13, cr5, cr1, cr6, {7}		
cdpcs	13, 14, cr5, cr1, cr6, {7}		
cdpcs	13, 15, cr5, cr1, cr6, {7}		
svccs	0x00015de6		
svccs	0x00115de6		
svccs	0x00215de6		
svccs	0x00315de6		
svccs	0x00415de6		
svccs	0x00515de6		
svccs	0x00615de6		
svccs	0x00715de6		
svccs	0x00815de6		
svccs	0x00915de6		
svccs	0x00a15de6		
svccs	0x00b15de6		
svccs	0x00c15de6		
svccs	0x00d15de6		
svccs	0x00e15de6		
svccs	0x00f15de6		
andcc	r5, r1, r6, ror #27		
andscc	r5, r1, r6, ror #27		
eorcc	r5, r1, r6, ror #27		
eorscc	r5, r1, r6, ror #27		
subcc	r5, r1, r6, ror #27		
subscc	r5, r1, r6, ror #27		
rsbcc	r5, r1, r6, ror #27		
rsbscc	r5, r1, r6, ror #27		
addcc	r5, r1, r6, ror #27		
addscc	r5, r1, r6, ror #27		
adccc	r5, r1, r6, ror #27		
adcscc	r5, r1, r6, ror #27		
sbccc	r5, r1, r6, ror #27		
sbcscc	r5, r1, r6, ror #27		
rsccc	r5, r1, r6, ror #27		
rscscc	r5, r1, r6, ror #27		
smlattcc	r1, r6, sp, r5		
tstcc	r1, r6, ror #27		
teqcc	r1, r6, ror #27		
teqcc	r1, r6, ror #27		
smlalttcc	r5, r1, r6, sp		
cmpcc	r1, r6, ror #27		
cmncc	r1, r6, ror #27		
cmncc	r1, r6, ror #27		
orrcc	r5, r1, r6, ror #27		
orrscc	r5, r1, r6, ror #27		
		; <UNDEFINED> instruction: 0x31a15de6	
		; <UNDEFINED> instruction: 0x31b15de6	
biccc	r5, r1, r6, ror #27		
bicscc	r5, r1, r6, ror #27		
mvncc	r5, r6, ror #27		
mvnscc	r5, r6, ror #27		
andcc	r5, r1, #14720	; 0x3980	
andscc	r5, r1, #14720	; 0x3980	
eorcc	r5, r1, #14720	; 0x3980	
eorscc	r5, r1, #14720	; 0x3980	
subcc	r5, r1, #14720	; 0x3980	
subscc	r5, r1, #14720	; 0x3980	
rsbcc	r5, r1, #14720	; 0x3980	
rsbscc	r5, r1, #14720	; 0x3980	
addcc	r5, r1, #14720	; 0x3980	
addscc	r5, r1, #14720	; 0x3980	
adccc	r5, r1, #14720	; 0x3980	
adcscc	r5, r1, #14720	; 0x3980	
sbccc	r5, r1, #14720	; 0x3980	
sbcscc	r5, r1, #14720	; 0x3980	
rsccc	r5, r1, #14720	; 0x3980	
rscscc	r5, r1, #14720	; 0x3980	
movwcc	r5, #7654	; 0x1de6	
tstcc	r1, #14720	; 0x3980	
teqcc	r1, #14720	; 0x3980	
teqcc	r1, #14720	; 0x3980	
movtcc	r5, #7654	; 0x1de6	
cmpcc	r1, #14720	; 0x3980	
cmncc	r1, #14720	; 0x3980	
cmncc	r1, #14720	; 0x3980	
orrcc	r5, r1, #14720	; 0x3980	
orrscc	r5, r1, #14720	; 0x3980	
		; <UNDEFINED> instruction: 0x33a15de6	
		; <UNDEFINED> instruction: 0x33b15de6	
biccc	r5, r1, #14720	; 0x3980	
bicscc	r5, r1, #14720	; 0x3980	
mvncc	r5, #14720	; 0x3980	
mvnscc	r5, #14720	; 0x3980	
strcc	r5, [r1], #-3558	; 0xfffff21a	
ldrcc	r5, [r1], #-3558	; 0xfffff21a	
strtcc	r5, [r1], #-3558	; 0xfffff21a	
ldrtcc	r5, [r1], #-3558	; 0xfffff21a	
strbcc	r5, [r1], #-3558	; 0xfffff21a	
ldrbcc	r5, [r1], #-3558	; 0xfffff21a	
strbtcc	r5, [r1], #-3558	; 0xfffff21a	
ldrbtcc	r5, [r1], #-3558	; 0xfffff21a	
strcc	r5, [r1], #3558	; 0xde6	
ldrcc	r5, [r1], #3558	; 0xde6	
strtcc	r5, [r1], #3558	; 0xde6	
ldrtcc	r5, [r1], #3558	; 0xde6	
strbcc	r5, [r1], #3558	; 0xde6	
ldrbcc	r5, [r1], #3558	; 0xde6	
strbtcc	r5, [r1], #3558	; 0xde6	
ldrbtcc	r5, [r1], #3558	; 0xde6	
strcc	r5, [r1, #-3558]	; 0xfffff21a	
ldrcc	r5, [r1, #-3558]	; 0xfffff21a	
strcc	r5, [r1, #-3558]!	; 0xfffff21a	
ldrcc	r5, [r1, #-3558]!	; 0xfffff21a	
strbcc	r5, [r1, #-3558]	; 0xfffff21a	
ldrbcc	r5, [r1, #-3558]	; 0xfffff21a	
strbcc	r5, [r1, #-3558]!	; 0xfffff21a	
ldrbcc	r5, [r1, #-3558]!	; 0xfffff21a	
strcc	r5, [r1, #3558]	; 0xde6	
ldrcc	r5, [r1, #3558]	; 0xde6	
strcc	r5, [r1, #3558]!	; 0xde6	
ldrcc	r5, [r1, #3558]!	; 0xde6	
strbcc	r5, [r1, #3558]	; 0xde6	
ldrbcc	r5, [r1, #3558]	; 0xde6	
strbcc	r5, [r1, #3558]!	; 0xde6	
ldrbcc	r5, [r1, #3558]!	; 0xde6	
strcc	r5, [r1], -r6, ror #27		
ldrcc	r5, [r1], -r6, ror #27		
strtcc	r5, [r1], -r6, ror #27		
ldrtcc	r5, [r1], -r6, ror #27		
strbcc	r5, [r1], -r6, ror #27		
ldrbcc	r5, [r1], -r6, ror #27		
strbtcc	r5, [r1], -r6, ror #27		
ldrbtcc	r5, [r1], -r6, ror #27		
strcc	r5, [r1], r6, ror #27		
ldrcc	r5, [r1], r6, ror #27		
strtcc	r5, [r1], r6, ror #27		
ldrtcc	r5, [r1], r6, ror #27		
strbcc	r5, [r1], r6, ror #27		
ldrbcc	r5, [r1], r6, ror #27		
strbtcc	r5, [r1], r6, ror #27		
ldrbtcc	r5, [r1], r6, ror #27		
strcc	r5, [r1, -r6, ror #27]		
ldrcc	r5, [r1, -r6, ror #27]		
strcc	r5, [r1, -r6, ror #27]!		
ldrcc	r5, [r1, -r6, ror #27]!		
strbcc	r5, [r1, -r6, ror #27]		
ldrbcc	r5, [r1, -r6, ror #27]		
strbcc	r5, [r1, -r6, ror #27]!		
ldrbcc	r5, [r1, -r6, ror #27]!		
strcc	r5, [r1, r6, ror #27]		
ldrcc	r5, [r1, r6, ror #27]		
strcc	r5, [r1, r6, ror #27]!		
ldrcc	r5, [r1, r6, ror #27]!		
strbcc	r5, [r1, r6, ror #27]		
ldrbcc	r5, [r1, r6, ror #27]		
strbcc	r5, [r1, r6, ror #27]!		
ldrbcc	r5, [r1, r6, ror #27]!		
stmdacc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdacc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdacc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdacc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdacc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdacc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdacc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdacc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiacc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmiacc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmiacc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmdbcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmdbcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmdbcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmdbcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
ldmibcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}		
stmibcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibcc	r1, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
stmibcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
ldmibcc	r1!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr}^		
bcc	164620 <__undef_stack+0x4dac0>		
bcc	564624 <__undef_stack+0x44dac4>		
bcc	964628 <__undef_stack+0x84dac8>		
bcc	d6462c <__undef_stack+0xc4dacc>		
bcc	1164630 <__undef_stack+0x104dad0>		
bcc	1564634 <__undef_stack+0x144dad4>		
bcc	1964638 <__undef_stack+0x184dad8>		
bcc	1d6463c <__undef_stack+0x1c4dadc>		
bcc	fe164640 <LRemap+0x164631>		
bcc	fe564644 <LRemap+0x564635>		
bcc	fe964648 <LRemap+0x964639>		
bcc	fed6464c <LRemap+0xd6463d>		
bcc	ff164650 <LRemap+0x1164641>		
bcc	ff564654 <LRemap+0x1564645>		
bcc	ff964658 <LRemap+0x1964649>		
bcc	ffd6465c <LRemap+0x1d6464d>		
blcc	164660 <__undef_stack+0x4db00>		
blcc	564664 <__undef_stack+0x44db04>		
blcc	964668 <__undef_stack+0x84db08>		
blcc	d6466c <__undef_stack+0xc4db0c>		
blcc	1164670 <__undef_stack+0x104db10>		
blcc	1564674 <__undef_stack+0x144db14>		
blcc	1964678 <__undef_stack+0x184db18>		
blcc	1d6467c <__undef_stack+0x1c4db1c>		
blcc	fe164680 <LRemap+0x164671>		
blcc	fe564684 <LRemap+0x564675>		
blcc	fe964688 <LRemap+0x964679>		
blcc	fed6468c <LRemap+0xd6467d>		
blcc	ff164690 <LRemap+0x1164681>		
blcc	ff564694 <LRemap+0x1564685>		
blcc	ff964698 <LRemap+0x1964689>		
blcc	ffd6469c <LRemap+0x1d6468d>		
stccc	13, cr5, [r1], {230}	; 0xe6	
ldccc	13, cr5, [r1], {230}	; 0xe6	
stccc	13, cr5, [r1], #-920	; 0xfffffc68	
ldccc	13, cr5, [r1], #-920	; 0xfffffc68	
mcrrcc	13, 14, r5, r1, cr6		
mrrccc	13, 14, r5, r1, cr6		
stclcc	13, cr5, [r1], #-920	; 0xfffffc68	
ldclcc	13, cr5, [r1], #-920	; 0xfffffc68	
stccc	13, cr5, [r1], {230}	; 0xe6	
ldccc	13, cr5, [r1], {230}	; 0xe6	
stccc	13, cr5, [r1], #920	; 0x398	
ldccc	13, cr5, [r1], #920	; 0x398	
stclcc	13, cr5, [r1], {230}	; 0xe6	
ldclcc	13, cr5, [r1], {230}	; 0xe6	
stclcc	13, cr5, [r1], #920	; 0x398	
ldclcc	13, cr5, [r1], #920	; 0x398	
stccc	13, cr5, [r1, #-920]	; 0xfffffc68	
ldccc	13, cr5, [r1, #-920]	; 0xfffffc68	
stccc	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldccc	13, cr5, [r1, #-920]!	; 0xfffffc68	
stclcc	13, cr5, [r1, #-920]	; 0xfffffc68	
ldclcc	13, cr5, [r1, #-920]	; 0xfffffc68	
stclcc	13, cr5, [r1, #-920]!	; 0xfffffc68	
ldclcc	13, cr5, [r1, #-920]!	; 0xfffffc68	
stccc	13, cr5, [r1, #920]	; 0x398	
ldccc	13, cr5, [r1, #920]	; 0x398	
stccc	13, cr5, [r1, #920]!	; 0x398	
ldccc	13, cr5, [r1, #920]!	; 0x398	
stclcc	13, cr5, [r1, #920]	; 0x398	
ldclcc	13, cr5, [r1, #920]	; 0x398	
stclcc	13, cr5, [r1, #920]!	; 0x398	
ldclcc	13, cr5, [r1, #920]!	; 0x398	
cdpcc	13, 0, cr5, cr1, cr6, {7}		
cdpcc	13, 1, cr5, cr1, cr6, {7}		
cdpcc	13, 2, cr5, cr1, cr6, {7}		
cdpcc	13, 3, cr5, cr1, cr6, {7}		
cdpcc	13, 4, cr5, cr1, cr6, {7}		
cdpcc	13, 5, cr5, cr1, cr6, {7}		
cdpcc	13, 6, cr5, cr1, cr6, {7}		
cdpcc	13, 7, cr5, cr1, cr6, {7}		
cdpcc	13, 8, cr5, cr1, cr6, {7}		
cdpcc	13, 9, cr5, cr1, cr6, {7}		
cdpcc	13, 10, cr5, cr1, cr6, {7}		
cdpcc	13, 11, cr5, cr1, cr6, {7}		
cdpcc	13, 12, cr5, cr1, cr6, {7}		
cdpcc	13, 13, cr5, cr1, cr6, {7}		
cdpcc	13, 14, cr5, cr1, cr6, {7}		
cdpcc	13, 15, cr5, cr1, cr6, {7}		
svccc	0x00015de6		
svccc	0x00115de6		
svccc	0x00215de6		
svccc	0x00315de6		
svccc	0x00415de6		
svccc	0x00515de6		
svccc	0x00615de6		
svccc	0x00715de6		
svccc	0x00815de6		
svccc	0x00915de6		
svccc	0x00a15de6		
svccc	0x00b15de6		
svccc	0x00c15de6		
svccc	0x00d15de6		
svccc	0x00e15de6		
svccc	0x00f15de6		
andmi	r0, r0, r2, lsl #24		
andsmi	r0, r0, r2, lsl #24		
eormi	r0, r0, r2, lsl #24		
eorsmi	r0, r0, r2, lsl #24		
submi	r0, r0, r2, lsl #24		
subsmi	r0, r0, r2, lsl #24		
rsbmi	r0, r0, r2, lsl #24		
rsbsmi	r0, r0, r2, lsl #24		
addmi	r0, r0, r2, lsl #24		
addsmi	r0, r0, r2, lsl #24		
adcmi	r0, r0, r2, lsl #24		
adcsmi	r0, r0, r2, lsl #24		
sbcmi	r0, r0, r2, lsl #24		
sbcsmi	r0, r0, r2, lsl #24		
rscmi	r0, r0, r2, lsl #24		
rscsmi	r0, r0, r2, lsl #24		
tstmi	r0, r2, lsl #24		
tstmi	r0, r2, lsl #24		
teqmi	r0, r2, lsl #24		
teqmi	r0, r2, lsl #24		
cmpmi	r0, r2, lsl #24		
cmpmi	r0, r2, lsl #24		
cmnmi	r0, r2, lsl #24		
cmnmi	r0, r2, lsl #24		
orrmi	r0, r0, r2, lsl #24		
orrsmi	r0, r0, r2, lsl #24		
lslmi	r0, r2, #24		
lslsmi	r0, r2, #24		
bicmi	r0, r0, r2, lsl #24		
bicsmi	r0, r0, r2, lsl #24		
mvnmi	r0, r2, lsl #24		
mvnsmi	r0, r2, lsl #24		
andmi	r0, r0, #512	; 0x200	
andsmi	r0, r0, #512	; 0x200	
eormi	r0, r0, #512	; 0x200	
eorsmi	r0, r0, #512	; 0x200	
submi	r0, r0, #512	; 0x200	
subsmi	r0, r0, #512	; 0x200	
rsbmi	r0, r0, #512	; 0x200	
rsbsmi	r0, r0, #512	; 0x200	
addmi	r0, r0, #512	; 0x200	
addsmi	r0, r0, #512	; 0x200	
adcmi	r0, r0, #512	; 0x200	
adcsmi	r0, r0, #512	; 0x200	
sbcmi	r0, r0, #512	; 0x200	
sbcsmi	r0, r0, #512	; 0x200	
rscmi	r0, r0, #512	; 0x200	
rscsmi	r0, r0, #512	; 0x200	
movwmi	r0, #3074	; 0xc02	
tstmi	r0, #512	; 0x200	
teqmi	r0, #512	; 0x200	
teqmi	r0, #512	; 0x200	
movtmi	r0, #3074	; 0xc02	
cmpmi	r0, #512	; 0x200	
cmnmi	r0, #512	; 0x200	
cmnmi	r0, #512	; 0x200	
orrmi	r0, r0, #512	; 0x200	
orrsmi	r0, r0, #512	; 0x200	
movmi	r0, #512	; 0x200	
movsmi	r0, #512	; 0x200	
bicmi	r0, r0, #512	; 0x200	
bicsmi	r0, r0, #512	; 0x200	
mvnmi	r0, #512	; 0x200	
mvnsmi	r0, #512	; 0x200	
strmi	r0, [r0], #-3074	; 0xfffff3fe	
ldrmi	r0, [r0], #-3074	; 0xfffff3fe	
strtmi	r0, [r0], #-3074	; 0xfffff3fe	
ldrtmi	r0, [r0], #-3074	; 0xfffff3fe	
strbmi	r0, [r0], #-3074	; 0xfffff3fe	
ldrbmi	r0, [r0], #-3074	; 0xfffff3fe	
strbtmi	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtmi	r0, [r0], #-3074	; 0xfffff3fe	
strmi	r0, [r0], #3074	; 0xc02	
ldrmi	r0, [r0], #3074	; 0xc02	
strtmi	r0, [r0], #3074	; 0xc02	
ldrtmi	r0, [r0], #3074	; 0xc02	
strbmi	r0, [r0], #3074	; 0xc02	
ldrbmi	r0, [r0], #3074	; 0xc02	
strbtmi	r0, [r0], #3074	; 0xc02	
ldrbtmi	r0, [r0], #3074	; 0xc02	
strmi	r0, [r0, #-3074]	; 0xfffff3fe	
ldrmi	r0, [r0, #-3074]	; 0xfffff3fe	
strmi	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrmi	r0, [r0, #-3074]!	; 0xfffff3fe	
strbmi	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbmi	r0, [r0, #-3074]	; 0xfffff3fe	
strbmi	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbmi	r0, [r0, #-3074]!	; 0xfffff3fe	
strmi	r0, [r0, #3074]	; 0xc02	
ldrmi	r0, [r0, #3074]	; 0xc02	
strmi	r0, [r0, #3074]!	; 0xc02	
ldrmi	r0, [r0, #3074]!	; 0xc02	
strbmi	r0, [r0, #3074]	; 0xc02	
ldrbmi	r0, [r0, #3074]	; 0xc02	
strbmi	r0, [r0, #3074]!	; 0xc02	
ldrbmi	r0, [r0, #3074]!	; 0xc02	
strmi	r0, [r0], -r2, lsl #24		
ldrmi	r0, [r0], -r2, lsl #24		
strtmi	r0, [r0], -r2, lsl #24		
ldrtmi	r0, [r0], -r2, lsl #24		
strbmi	r0, [r0], -r2, lsl #24		
ldrbmi	r0, [r0], -r2, lsl #24		
strbtmi	r0, [r0], -r2, lsl #24		
ldrbtmi	r0, [r0], -r2, lsl #24		
strmi	r0, [r0], r2, lsl #24		
ldrmi	r0, [r0], r2, lsl #24		
strtmi	r0, [r0], r2, lsl #24		
ldrtmi	r0, [r0], r2, lsl #24		
strbmi	r0, [r0], r2, lsl #24		
ldrbmi	r0, [r0], r2, lsl #24		
strbtmi	r0, [r0], r2, lsl #24		
ldrbtmi	r0, [r0], r2, lsl #24		
strmi	r0, [r0, -r2, lsl #24]		
ldrmi	r0, [r0, -r2, lsl #24]		
strmi	r0, [r0, -r2, lsl #24]!		
ldrmi	r0, [r0, -r2, lsl #24]!		
strbmi	r0, [r0, -r2, lsl #24]		
ldrbmi	r0, [r0, -r2, lsl #24]		
strbmi	r0, [r0, -r2, lsl #24]!		
ldrbmi	r0, [r0, -r2, lsl #24]!		
strmi	r0, [r0, r2, lsl #24]		
ldrmi	r0, [r0, r2, lsl #24]		
strmi	r0, [r0, r2, lsl #24]!		
ldrmi	r0, [r0, r2, lsl #24]!		
strbmi	r0, [r0, r2, lsl #24]		
ldrbmi	r0, [r0, r2, lsl #24]		
strbmi	r0, [r0, r2, lsl #24]!		
ldrbmi	r0, [r0, r2, lsl #24]!		
stmdami	r0, {r1, sl, fp}		
ldmdami	r0, {r1, sl, fp}		
stmdami	r0!, {r1, sl, fp}		
ldmdami	r0!, {r1, sl, fp}		
stmdami	r0, {r1, sl, fp}^		
ldmdami	r0, {r1, sl, fp}^		
stmdami	r0!, {r1, sl, fp}^		
ldmdami	r0!, {r1, sl, fp}^		
stmmi	r0, {r1, sl, fp}		
ldmmi	r0, {r1, sl, fp}		
stmiami	r0!, {r1, sl, fp}		
ldmmi	r0!, {r1, sl, fp}		
stmiami	r0, {r1, sl, fp}^		
ldmmi	r0, {r1, sl, fp}^		
stmiami	r0!, {r1, sl, fp}^		
ldmmi	r0!, {r1, sl, fp}^		
stmdbmi	r0, {r1, sl, fp}		
ldmdbmi	r0, {r1, sl, fp}		
stmdbmi	r0!, {r1, sl, fp}		
ldmdbmi	r0!, {r1, sl, fp}		
stmdbmi	r0, {r1, sl, fp}^		
ldmdbmi	r0, {r1, sl, fp}^		
stmdbmi	r0!, {r1, sl, fp}^		
ldmdbmi	r0!, {r1, sl, fp}^		
stmibmi	r0, {r1, sl, fp}		
ldmibmi	r0, {r1, sl, fp}		
stmibmi	r0!, {r1, sl, fp}		
ldmibmi	r0!, {r1, sl, fp}		
stmibmi	r0, {r1, sl, fp}^		
ldmibmi	r0, {r1, sl, fp}^		
stmibmi	r0!, {r1, sl, fp}^		
ldmibmi	r0!, {r1, sl, fp}^		
bmi	110290 <mem+0x200>		
bmi	510294 <__undef_stack+0x3f9734>		
bmi	910298 <__undef_stack+0x7f9738>		
bmi	d1029c <__undef_stack+0xbf973c>		
bmi	11102a0 <__undef_stack+0xff9740>		
bmi	15102a4 <__undef_stack+0x13f9744>		
bmi	19102a8 <__undef_stack+0x17f9748>		
bmi	1d102ac <__undef_stack+0x1bf974c>		
bmi	fe1102b0 <LRemap+0x1102a1>		
bmi	fe5102b4 <LRemap+0x5102a5>		
bmi	fe9102b8 <LRemap+0x9102a9>		
bmi	fed102bc <LRemap+0xd102ad>		
bmi	ff1102c0 <LRemap+0x11102b1>		
bmi	ff5102c4 <LRemap+0x15102b5>		
bmi	ff9102c8 <LRemap+0x19102b9>		
bmi	ffd102cc <LRemap+0x1d102bd>		
blmi	1102d0 <mem+0x240>		
blmi	5102d4 <__undef_stack+0x3f9774>		
blmi	9102d8 <__undef_stack+0x7f9778>		
blmi	d102dc <__undef_stack+0xbf977c>		
blmi	11102e0 <__undef_stack+0xff9780>		
blmi	15102e4 <__undef_stack+0x13f9784>		
blmi	19102e8 <__undef_stack+0x17f9788>		
blmi	1d102ec <__undef_stack+0x1bf978c>		
blmi	fe1102f0 <LRemap+0x1102e1>		
blmi	fe5102f4 <LRemap+0x5102e5>		
blmi	fe9102f8 <LRemap+0x9102e9>		
blmi	fed102fc <LRemap+0xd102ed>		
blmi	ff110300 <LRemap+0x11102f1>		
blmi	ff510304 <LRemap+0x15102f5>		
blmi	ff910308 <LRemap+0x19102f9>		
blmi	ffd1030c <LRemap+0x1d102fd>		
stcmi	12, cr0, [r0], {2}		
ldcmi	12, cr0, [r0], {2}		
stcmi	12, cr0, [r0], #-8		
ldcmi	12, cr0, [r0], #-8		
mcrrmi	12, 0, r0, r0, cr2		
mrrcmi	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclmi	12, cr0, [r0], #-8		
ldclmi	12, cr0, [r0], #-8		
stcmi	12, cr0, [r0], {2}		
ldcmi	12, cr0, [r0], {2}		
stcmi	12, cr0, [r0], #8		
ldcmi	12, cr0, [r0], #8		
stclmi	12, cr0, [r0], {2}		
ldclmi	12, cr0, [r0], {2}		
stclmi	12, cr0, [r0], #8		
ldclmi	12, cr0, [r0], #8		
stcmi	12, cr0, [r0, #-8]		
ldcmi	12, cr0, [r0, #-8]		
stcmi	12, cr0, [r0, #-8]!		
ldcmi	12, cr0, [r0, #-8]!		
stclmi	12, cr0, [r0, #-8]		
ldclmi	12, cr0, [r0, #-8]		
stclmi	12, cr0, [r0, #-8]!		
ldclmi	12, cr0, [r0, #-8]!		
stcmi	12, cr0, [r0, #8]		
ldcmi	12, cr0, [r0, #8]		
stcmi	12, cr0, [r0, #8]!		
ldcmi	12, cr0, [r0, #8]!		
stclmi	12, cr0, [r0, #8]		
ldclmi	12, cr0, [r0, #8]		
stclmi	12, cr0, [r0, #8]!		
ldclmi	12, cr0, [r0, #8]!		
cdpmi	12, 0, cr0, cr0, cr2, {0}		
cdpmi	12, 1, cr0, cr0, cr2, {0}		
cdpmi	12, 2, cr0, cr0, cr2, {0}		
cdpmi	12, 3, cr0, cr0, cr2, {0}		
cdpmi	12, 4, cr0, cr0, cr2, {0}		
cdpmi	12, 5, cr0, cr0, cr2, {0}		
cdpmi	12, 6, cr0, cr0, cr2, {0}		
cdpmi	12, 7, cr0, cr0, cr2, {0}		
cdpmi	12, 8, cr0, cr0, cr2, {0}		
cdpmi	12, 9, cr0, cr0, cr2, {0}		
cdpmi	12, 10, cr0, cr0, cr2, {0}		
cdpmi	12, 11, cr0, cr0, cr2, {0}		
cdpmi	12, 12, cr0, cr0, cr2, {0}		
cdpmi	12, 13, cr0, cr0, cr2, {0}		
cdpmi	12, 14, cr0, cr0, cr2, {0}		
cdpmi	12, 15, cr0, cr0, cr2, {0}		
svcmi	0x00000c02		
svcmi	0x00100c02		
svcmi	0x00200c02		
svcmi	0x00300c02		
svcmi	0x00400c02		
svcmi	0x00500c02		
svcmi	0x00600c02		
svcmi	0x00700c02		
svcmi	0x00800c02		
svcmi	0x00900c02		
svcmi	0x00a00c02		
svcmi	0x00b00c02		
svcmi	0x00c00c02		
svcmi	0x00d00c02		
svcmi	0x00e00c02		
svcmi	0x00f00c02		
andpl	r0, r0, r2, lsl #24		
andspl	r0, r0, r2, lsl #24		
eorpl	r0, r0, r2, lsl #24		
eorspl	r0, r0, r2, lsl #24		
subpl	r0, r0, r2, lsl #24		
subspl	r0, r0, r2, lsl #24		
rsbpl	r0, r0, r2, lsl #24		
rsbspl	r0, r0, r2, lsl #24		
addpl	r0, r0, r2, lsl #24		
addspl	r0, r0, r2, lsl #24		
adcpl	r0, r0, r2, lsl #24		
adcspl	r0, r0, r2, lsl #24		
sbcpl	r0, r0, r2, lsl #24		
sbcspl	r0, r0, r2, lsl #24		
rscpl	r0, r0, r2, lsl #24		
rscspl	r0, r0, r2, lsl #24		
tstpl	r0, r2, lsl #24		
tstpl	r0, r2, lsl #24		
teqpl	r0, r2, lsl #24		
teqpl	r0, r2, lsl #24		
cmppl	r0, r2, lsl #24		
cmppl	r0, r2, lsl #24		
cmnpl	r0, r2, lsl #24		
cmnpl	r0, r2, lsl #24		
orrpl	r0, r0, r2, lsl #24		
orrspl	r0, r0, r2, lsl #24		
lslpl	r0, r2, #24		
lslspl	r0, r2, #24		
bicpl	r0, r0, r2, lsl #24		
bicspl	r0, r0, r2, lsl #24		
mvnpl	r0, r2, lsl #24		
mvnspl	r0, r2, lsl #24		
andpl	r0, r0, #512	; 0x200	
andspl	r0, r0, #512	; 0x200	
eorpl	r0, r0, #512	; 0x200	
eorspl	r0, r0, #512	; 0x200	
subpl	r0, r0, #512	; 0x200	
subspl	r0, r0, #512	; 0x200	
rsbpl	r0, r0, #512	; 0x200	
rsbspl	r0, r0, #512	; 0x200	
addpl	r0, r0, #512	; 0x200	
addspl	r0, r0, #512	; 0x200	
adcpl	r0, r0, #512	; 0x200	
adcspl	r0, r0, #512	; 0x200	
sbcpl	r0, r0, #512	; 0x200	
sbcspl	r0, r0, #512	; 0x200	
rscpl	r0, r0, #512	; 0x200	
rscspl	r0, r0, #512	; 0x200	
movwpl	r0, #3074	; 0xc02	
tstpl	r0, #512	; 0x200	
teqpl	r0, #512	; 0x200	
teqpl	r0, #512	; 0x200	
movtpl	r0, #3074	; 0xc02	
cmppl	r0, #512	; 0x200	
cmnpl	r0, #512	; 0x200	
cmnpl	r0, #512	; 0x200	
orrpl	r0, r0, #512	; 0x200	
orrspl	r0, r0, #512	; 0x200	
movpl	r0, #512	; 0x200	
movspl	r0, #512	; 0x200	
bicpl	r0, r0, #512	; 0x200	
bicspl	r0, r0, #512	; 0x200	
mvnpl	r0, #512	; 0x200	
mvnspl	r0, #512	; 0x200	
strpl	r0, [r0], #-3074	; 0xfffff3fe	
ldrpl	r0, [r0], #-3074	; 0xfffff3fe	
strtpl	r0, [r0], #-3074	; 0xfffff3fe	
ldrtpl	r0, [r0], #-3074	; 0xfffff3fe	
strbpl	r0, [r0], #-3074	; 0xfffff3fe	
ldrbpl	r0, [r0], #-3074	; 0xfffff3fe	
strbtpl	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtpl	r0, [r0], #-3074	; 0xfffff3fe	
strpl	r0, [r0], #3074	; 0xc02	
ldrpl	r0, [r0], #3074	; 0xc02	
strtpl	r0, [r0], #3074	; 0xc02	
ldrtpl	r0, [r0], #3074	; 0xc02	
strbpl	r0, [r0], #3074	; 0xc02	
ldrbpl	r0, [r0], #3074	; 0xc02	
strbtpl	r0, [r0], #3074	; 0xc02	
ldrbtpl	r0, [r0], #3074	; 0xc02	
strpl	r0, [r0, #-3074]	; 0xfffff3fe	
ldrpl	r0, [r0, #-3074]	; 0xfffff3fe	
strpl	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrpl	r0, [r0, #-3074]!	; 0xfffff3fe	
strbpl	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbpl	r0, [r0, #-3074]	; 0xfffff3fe	
strbpl	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbpl	r0, [r0, #-3074]!	; 0xfffff3fe	
strpl	r0, [r0, #3074]	; 0xc02	
ldrpl	r0, [r0, #3074]	; 0xc02	
strpl	r0, [r0, #3074]!	; 0xc02	
ldrpl	r0, [r0, #3074]!	; 0xc02	
strbpl	r0, [r0, #3074]	; 0xc02	
ldrbpl	r0, [r0, #3074]	; 0xc02	
strbpl	r0, [r0, #3074]!	; 0xc02	
ldrbpl	r0, [r0, #3074]!	; 0xc02	
strpl	r0, [r0], -r2, lsl #24		
ldrpl	r0, [r0], -r2, lsl #24		
strtpl	r0, [r0], -r2, lsl #24		
ldrtpl	r0, [r0], -r2, lsl #24		
strbpl	r0, [r0], -r2, lsl #24		
ldrbpl	r0, [r0], -r2, lsl #24		
strbtpl	r0, [r0], -r2, lsl #24		
ldrbtpl	r0, [r0], -r2, lsl #24		
strpl	r0, [r0], r2, lsl #24		
ldrpl	r0, [r0], r2, lsl #24		
strtpl	r0, [r0], r2, lsl #24		
ldrtpl	r0, [r0], r2, lsl #24		
strbpl	r0, [r0], r2, lsl #24		
ldrbpl	r0, [r0], r2, lsl #24		
strbtpl	r0, [r0], r2, lsl #24		
ldrbtpl	r0, [r0], r2, lsl #24		
strpl	r0, [r0, -r2, lsl #24]		
ldrpl	r0, [r0, -r2, lsl #24]		
strpl	r0, [r0, -r2, lsl #24]!		
ldrpl	r0, [r0, -r2, lsl #24]!		
strbpl	r0, [r0, -r2, lsl #24]		
ldrbpl	r0, [r0, -r2, lsl #24]		
strbpl	r0, [r0, -r2, lsl #24]!		
ldrbpl	r0, [r0, -r2, lsl #24]!		
strpl	r0, [r0, r2, lsl #24]		
ldrpl	r0, [r0, r2, lsl #24]		
strpl	r0, [r0, r2, lsl #24]!		
ldrpl	r0, [r0, r2, lsl #24]!		
strbpl	r0, [r0, r2, lsl #24]		
ldrbpl	r0, [r0, r2, lsl #24]		
strbpl	r0, [r0, r2, lsl #24]!		
ldrbpl	r0, [r0, r2, lsl #24]!		
stmdapl	r0, {r1, sl, fp}		
ldmdapl	r0, {r1, sl, fp}		
stmdapl	r0!, {r1, sl, fp}		
ldmdapl	r0!, {r1, sl, fp}		
stmdapl	r0, {r1, sl, fp}^		
ldmdapl	r0, {r1, sl, fp}^		
stmdapl	r0!, {r1, sl, fp}^		
ldmdapl	r0!, {r1, sl, fp}^		
stmpl	r0, {r1, sl, fp}		
ldmpl	r0, {r1, sl, fp}		
stmiapl	r0!, {r1, sl, fp}		
ldmpl	r0!, {r1, sl, fp}		
stmiapl	r0, {r1, sl, fp}^		
ldmpl	r0, {r1, sl, fp}^		
stmiapl	r0!, {r1, sl, fp}^		
ldmpl	r0!, {r1, sl, fp}^		
stmdbpl	r0, {r1, sl, fp}		
ldmdbpl	r0, {r1, sl, fp}		
stmdbpl	r0!, {r1, sl, fp}		
ldmdbpl	r0!, {r1, sl, fp}		
stmdbpl	r0, {r1, sl, fp}^		
ldmdbpl	r0, {r1, sl, fp}^		
stmdbpl	r0!, {r1, sl, fp}^		
ldmdbpl	r0!, {r1, sl, fp}^		
stmibpl	r0, {r1, sl, fp}		
ldmibpl	r0, {r1, sl, fp}		
stmibpl	r0!, {r1, sl, fp}		
ldmibpl	r0!, {r1, sl, fp}		
stmibpl	r0, {r1, sl, fp}^		
ldmibpl	r0, {r1, sl, fp}^		
stmibpl	r0!, {r1, sl, fp}^		
ldmibpl	r0!, {r1, sl, fp}^		
bpl	110690 <mem+0x600>		
bpl	510694 <__undef_stack+0x3f9b34>		
bpl	910698 <__undef_stack+0x7f9b38>		
bpl	d1069c <__undef_stack+0xbf9b3c>		
bpl	11106a0 <__undef_stack+0xff9b40>		
bpl	15106a4 <__undef_stack+0x13f9b44>		
bpl	19106a8 <__undef_stack+0x17f9b48>		
bpl	1d106ac <__undef_stack+0x1bf9b4c>		
bpl	fe1106b0 <LRemap+0x1106a1>		
bpl	fe5106b4 <LRemap+0x5106a5>		
bpl	fe9106b8 <LRemap+0x9106a9>		
bpl	fed106bc <LRemap+0xd106ad>		
bpl	ff1106c0 <LRemap+0x11106b1>		
bpl	ff5106c4 <LRemap+0x15106b5>		
bpl	ff9106c8 <LRemap+0x19106b9>		
bpl	ffd106cc <LRemap+0x1d106bd>		
blpl	1106d0 <mem+0x640>		
blpl	5106d4 <__undef_stack+0x3f9b74>		
blpl	9106d8 <__undef_stack+0x7f9b78>		
blpl	d106dc <__undef_stack+0xbf9b7c>		
blpl	11106e0 <__undef_stack+0xff9b80>		
blpl	15106e4 <__undef_stack+0x13f9b84>		
blpl	19106e8 <__undef_stack+0x17f9b88>		
blpl	1d106ec <__undef_stack+0x1bf9b8c>		
blpl	fe1106f0 <LRemap+0x1106e1>		
blpl	fe5106f4 <LRemap+0x5106e5>		
blpl	fe9106f8 <LRemap+0x9106e9>		
blpl	fed106fc <LRemap+0xd106ed>		
blpl	ff110700 <LRemap+0x11106f1>		
blpl	ff510704 <LRemap+0x15106f5>		
blpl	ff910708 <LRemap+0x19106f9>		
blpl	ffd1070c <LRemap+0x1d106fd>		
stcpl	12, cr0, [r0], {2}		
ldcpl	12, cr0, [r0], {2}		
stcpl	12, cr0, [r0], #-8		
ldcpl	12, cr0, [r0], #-8		
mcrrpl	12, 0, r0, r0, cr2		
mrrcpl	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclpl	12, cr0, [r0], #-8		
ldclpl	12, cr0, [r0], #-8		
stcpl	12, cr0, [r0], {2}		
ldcpl	12, cr0, [r0], {2}		
stcpl	12, cr0, [r0], #8		
ldcpl	12, cr0, [r0], #8		
stclpl	12, cr0, [r0], {2}		
ldclpl	12, cr0, [r0], {2}		
stclpl	12, cr0, [r0], #8		
ldclpl	12, cr0, [r0], #8		
stcpl	12, cr0, [r0, #-8]		
ldcpl	12, cr0, [r0, #-8]		
stcpl	12, cr0, [r0, #-8]!		
ldcpl	12, cr0, [r0, #-8]!		
stclpl	12, cr0, [r0, #-8]		
ldclpl	12, cr0, [r0, #-8]		
stclpl	12, cr0, [r0, #-8]!		
ldclpl	12, cr0, [r0, #-8]!		
stcpl	12, cr0, [r0, #8]		
ldcpl	12, cr0, [r0, #8]		
stcpl	12, cr0, [r0, #8]!		
ldcpl	12, cr0, [r0, #8]!		
stclpl	12, cr0, [r0, #8]		
ldclpl	12, cr0, [r0, #8]		
stclpl	12, cr0, [r0, #8]!		
ldclpl	12, cr0, [r0, #8]!		
cdppl	12, 0, cr0, cr0, cr2, {0}		
cdppl	12, 1, cr0, cr0, cr2, {0}		
cdppl	12, 2, cr0, cr0, cr2, {0}		
cdppl	12, 3, cr0, cr0, cr2, {0}		
cdppl	12, 4, cr0, cr0, cr2, {0}		
cdppl	12, 5, cr0, cr0, cr2, {0}		
cdppl	12, 6, cr0, cr0, cr2, {0}		
cdppl	12, 7, cr0, cr0, cr2, {0}		
cdppl	12, 8, cr0, cr0, cr2, {0}		
cdppl	12, 9, cr0, cr0, cr2, {0}		
cdppl	12, 10, cr0, cr0, cr2, {0}		
cdppl	12, 11, cr0, cr0, cr2, {0}		
cdppl	12, 12, cr0, cr0, cr2, {0}		
cdppl	12, 13, cr0, cr0, cr2, {0}		
cdppl	12, 14, cr0, cr0, cr2, {0}		
cdppl	12, 15, cr0, cr0, cr2, {0}		
svcpl	0x00000c02		
svcpl	0x00100c02		
svcpl	0x00200c02		
svcpl	0x00300c02		
svcpl	0x00400c02		
svcpl	0x00500c02		
svcpl	0x00600c02		
svcpl	0x00700c02		
svcpl	0x00800c02		
svcpl	0x00900c02		
svcpl	0x00a00c02		
svcpl	0x00b00c02		
svcpl	0x00c00c02		
svcpl	0x00d00c02		
svcpl	0x00e00c02		
svcpl	0x00f00c02		
andvs	r0, r0, r2, lsl #24		
andsvs	r0, r0, r2, lsl #24		
eorvs	r0, r0, r2, lsl #24		
eorsvs	r0, r0, r2, lsl #24		
subvs	r0, r0, r2, lsl #24		
subsvs	r0, r0, r2, lsl #24		
rsbvs	r0, r0, r2, lsl #24		
rsbsvs	r0, r0, r2, lsl #24		
addvs	r0, r0, r2, lsl #24		
addsvs	r0, r0, r2, lsl #24		
adcvs	r0, r0, r2, lsl #24		
adcsvs	r0, r0, r2, lsl #24		
sbcvs	r0, r0, r2, lsl #24		
sbcsvs	r0, r0, r2, lsl #24		
rscvs	r0, r0, r2, lsl #24		
rscsvs	r0, r0, r2, lsl #24		
tstvs	r0, r2, lsl #24		
tstvs	r0, r2, lsl #24		
teqvs	r0, r2, lsl #24		
teqvs	r0, r2, lsl #24		
cmpvs	r0, r2, lsl #24		
cmpvs	r0, r2, lsl #24		
cmnvs	r0, r2, lsl #24		
cmnvs	r0, r2, lsl #24		
orrvs	r0, r0, r2, lsl #24		
orrsvs	r0, r0, r2, lsl #24		
lslvs	r0, r2, #24		
lslsvs	r0, r2, #24		
bicvs	r0, r0, r2, lsl #24		
bicsvs	r0, r0, r2, lsl #24		
mvnvs	r0, r2, lsl #24		
mvnsvs	r0, r2, lsl #24		
andvs	r0, r0, #512	; 0x200	
andsvs	r0, r0, #512	; 0x200	
eorvs	r0, r0, #512	; 0x200	
eorsvs	r0, r0, #512	; 0x200	
subvs	r0, r0, #512	; 0x200	
subsvs	r0, r0, #512	; 0x200	
rsbvs	r0, r0, #512	; 0x200	
rsbsvs	r0, r0, #512	; 0x200	
addvs	r0, r0, #512	; 0x200	
addsvs	r0, r0, #512	; 0x200	
adcvs	r0, r0, #512	; 0x200	
adcsvs	r0, r0, #512	; 0x200	
sbcvs	r0, r0, #512	; 0x200	
sbcsvs	r0, r0, #512	; 0x200	
rscvs	r0, r0, #512	; 0x200	
rscsvs	r0, r0, #512	; 0x200	
movwvs	r0, #3074	; 0xc02	
tstvs	r0, #512	; 0x200	
teqvs	r0, #512	; 0x200	
teqvs	r0, #512	; 0x200	
movtvs	r0, #3074	; 0xc02	
cmpvs	r0, #512	; 0x200	
cmnvs	r0, #512	; 0x200	
cmnvs	r0, #512	; 0x200	
orrvs	r0, r0, #512	; 0x200	
orrsvs	r0, r0, #512	; 0x200	
movvs	r0, #512	; 0x200	
movsvs	r0, #512	; 0x200	
bicvs	r0, r0, #512	; 0x200	
bicsvs	r0, r0, #512	; 0x200	
mvnvs	r0, #512	; 0x200	
mvnsvs	r0, #512	; 0x200	
strvs	r0, [r0], #-3074	; 0xfffff3fe	
ldrvs	r0, [r0], #-3074	; 0xfffff3fe	
strtvs	r0, [r0], #-3074	; 0xfffff3fe	
ldrtvs	r0, [r0], #-3074	; 0xfffff3fe	
strbvs	r0, [r0], #-3074	; 0xfffff3fe	
ldrbvs	r0, [r0], #-3074	; 0xfffff3fe	
strbtvs	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtvs	r0, [r0], #-3074	; 0xfffff3fe	
strvs	r0, [r0], #3074	; 0xc02	
ldrvs	r0, [r0], #3074	; 0xc02	
strtvs	r0, [r0], #3074	; 0xc02	
ldrtvs	r0, [r0], #3074	; 0xc02	
strbvs	r0, [r0], #3074	; 0xc02	
ldrbvs	r0, [r0], #3074	; 0xc02	
strbtvs	r0, [r0], #3074	; 0xc02	
ldrbtvs	r0, [r0], #3074	; 0xc02	
strvs	r0, [r0, #-3074]	; 0xfffff3fe	
ldrvs	r0, [r0, #-3074]	; 0xfffff3fe	
strvs	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrvs	r0, [r0, #-3074]!	; 0xfffff3fe	
strbvs	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbvs	r0, [r0, #-3074]	; 0xfffff3fe	
strbvs	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbvs	r0, [r0, #-3074]!	; 0xfffff3fe	
strvs	r0, [r0, #3074]	; 0xc02	
ldrvs	r0, [r0, #3074]	; 0xc02	
strvs	r0, [r0, #3074]!	; 0xc02	
ldrvs	r0, [r0, #3074]!	; 0xc02	
strbvs	r0, [r0, #3074]	; 0xc02	
ldrbvs	r0, [r0, #3074]	; 0xc02	
strbvs	r0, [r0, #3074]!	; 0xc02	
ldrbvs	r0, [r0, #3074]!	; 0xc02	
strvs	r0, [r0], -r2, lsl #24		
ldrvs	r0, [r0], -r2, lsl #24		
strtvs	r0, [r0], -r2, lsl #24		
ldrtvs	r0, [r0], -r2, lsl #24		
strbvs	r0, [r0], -r2, lsl #24		
ldrbvs	r0, [r0], -r2, lsl #24		
strbtvs	r0, [r0], -r2, lsl #24		
ldrbtvs	r0, [r0], -r2, lsl #24		
strvs	r0, [r0], r2, lsl #24		
ldrvs	r0, [r0], r2, lsl #24		
strtvs	r0, [r0], r2, lsl #24		
ldrtvs	r0, [r0], r2, lsl #24		
strbvs	r0, [r0], r2, lsl #24		
ldrbvs	r0, [r0], r2, lsl #24		
strbtvs	r0, [r0], r2, lsl #24		
ldrbtvs	r0, [r0], r2, lsl #24		
strvs	r0, [r0, -r2, lsl #24]		
ldrvs	r0, [r0, -r2, lsl #24]		
strvs	r0, [r0, -r2, lsl #24]!		
ldrvs	r0, [r0, -r2, lsl #24]!		
strbvs	r0, [r0, -r2, lsl #24]		
ldrbvs	r0, [r0, -r2, lsl #24]		
strbvs	r0, [r0, -r2, lsl #24]!		
ldrbvs	r0, [r0, -r2, lsl #24]!		
strvs	r0, [r0, r2, lsl #24]		
ldrvs	r0, [r0, r2, lsl #24]		
strvs	r0, [r0, r2, lsl #24]!		
ldrvs	r0, [r0, r2, lsl #24]!		
strbvs	r0, [r0, r2, lsl #24]		
ldrbvs	r0, [r0, r2, lsl #24]		
strbvs	r0, [r0, r2, lsl #24]!		
ldrbvs	r0, [r0, r2, lsl #24]!		
stmdavs	r0, {r1, sl, fp}		
ldmdavs	r0, {r1, sl, fp}		
stmdavs	r0!, {r1, sl, fp}		
ldmdavs	r0!, {r1, sl, fp}		
stmdavs	r0, {r1, sl, fp}^		
ldmdavs	r0, {r1, sl, fp}^		
stmdavs	r0!, {r1, sl, fp}^		
ldmdavs	r0!, {r1, sl, fp}^		
stmvs	r0, {r1, sl, fp}		
ldmvs	r0, {r1, sl, fp}		
stmiavs	r0!, {r1, sl, fp}		
ldmvs	r0!, {r1, sl, fp}		
stmiavs	r0, {r1, sl, fp}^		
ldmvs	r0, {r1, sl, fp}^		
stmiavs	r0!, {r1, sl, fp}^		
ldmvs	r0!, {r1, sl, fp}^		
stmdbvs	r0, {r1, sl, fp}		
ldmdbvs	r0, {r1, sl, fp}		
stmdbvs	r0!, {r1, sl, fp}		
ldmdbvs	r0!, {r1, sl, fp}		
stmdbvs	r0, {r1, sl, fp}^		
ldmdbvs	r0, {r1, sl, fp}^		
stmdbvs	r0!, {r1, sl, fp}^		
ldmdbvs	r0!, {r1, sl, fp}^		
stmibvs	r0, {r1, sl, fp}		
ldmibvs	r0, {r1, sl, fp}		
stmibvs	r0!, {r1, sl, fp}		
ldmibvs	r0!, {r1, sl, fp}		
stmibvs	r0, {r1, sl, fp}^		
ldmibvs	r0, {r1, sl, fp}^		
stmibvs	r0!, {r1, sl, fp}^		
ldmibvs	r0!, {r1, sl, fp}^		
bvs	110a90 <mem+0xa00>		
bvs	510a94 <__undef_stack+0x3f9f34>		
bvs	910a98 <__undef_stack+0x7f9f38>		
bvs	d10a9c <__undef_stack+0xbf9f3c>		
bvs	1110aa0 <__undef_stack+0xff9f40>		
bvs	1510aa4 <__undef_stack+0x13f9f44>		
bvs	1910aa8 <__undef_stack+0x17f9f48>		
bvs	1d10aac <__undef_stack+0x1bf9f4c>		
bvs	fe110ab0 <LRemap+0x110aa1>		
bvs	fe510ab4 <LRemap+0x510aa5>		
bvs	fe910ab8 <LRemap+0x910aa9>		
bvs	fed10abc <LRemap+0xd10aad>		
bvs	ff110ac0 <LRemap+0x1110ab1>		
bvs	ff510ac4 <LRemap+0x1510ab5>		
bvs	ff910ac8 <LRemap+0x1910ab9>		
bvs	ffd10acc <LRemap+0x1d10abd>		
blvs	110ad0 <mem+0xa40>		
blvs	510ad4 <__undef_stack+0x3f9f74>		
blvs	910ad8 <__undef_stack+0x7f9f78>		
blvs	d10adc <__undef_stack+0xbf9f7c>		
blvs	1110ae0 <__undef_stack+0xff9f80>		
blvs	1510ae4 <__undef_stack+0x13f9f84>		
blvs	1910ae8 <__undef_stack+0x17f9f88>		
blvs	1d10aec <__undef_stack+0x1bf9f8c>		
blvs	fe110af0 <LRemap+0x110ae1>		
blvs	fe510af4 <LRemap+0x510ae5>		
blvs	fe910af8 <LRemap+0x910ae9>		
blvs	fed10afc <LRemap+0xd10aed>		
blvs	ff110b00 <LRemap+0x1110af1>		
blvs	ff510b04 <LRemap+0x1510af5>		
blvs	ff910b08 <LRemap+0x1910af9>		
blvs	ffd10b0c <LRemap+0x1d10afd>		
stcvs	12, cr0, [r0], {2}		
ldcvs	12, cr0, [r0], {2}		
stcvs	12, cr0, [r0], #-8		
ldcvs	12, cr0, [r0], #-8		
mcrrvs	12, 0, r0, r0, cr2		
mrrcvs	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclvs	12, cr0, [r0], #-8		
ldclvs	12, cr0, [r0], #-8		
stcvs	12, cr0, [r0], {2}		
ldcvs	12, cr0, [r0], {2}		
stcvs	12, cr0, [r0], #8		
ldcvs	12, cr0, [r0], #8		
stclvs	12, cr0, [r0], {2}		
ldclvs	12, cr0, [r0], {2}		
stclvs	12, cr0, [r0], #8		
ldclvs	12, cr0, [r0], #8		
stcvs	12, cr0, [r0, #-8]		
ldcvs	12, cr0, [r0, #-8]		
stcvs	12, cr0, [r0, #-8]!		
ldcvs	12, cr0, [r0, #-8]!		
stclvs	12, cr0, [r0, #-8]		
ldclvs	12, cr0, [r0, #-8]		
stclvs	12, cr0, [r0, #-8]!		
ldclvs	12, cr0, [r0, #-8]!		
stcvs	12, cr0, [r0, #8]		
ldcvs	12, cr0, [r0, #8]		
stcvs	12, cr0, [r0, #8]!		
ldcvs	12, cr0, [r0, #8]!		
stclvs	12, cr0, [r0, #8]		
ldclvs	12, cr0, [r0, #8]		
stclvs	12, cr0, [r0, #8]!		
ldclvs	12, cr0, [r0, #8]!		
cdpvs	12, 0, cr0, cr0, cr2, {0}		
cdpvs	12, 1, cr0, cr0, cr2, {0}		
cdpvs	12, 2, cr0, cr0, cr2, {0}		
cdpvs	12, 3, cr0, cr0, cr2, {0}		
cdpvs	12, 4, cr0, cr0, cr2, {0}		
cdpvs	12, 5, cr0, cr0, cr2, {0}		
cdpvs	12, 6, cr0, cr0, cr2, {0}		
cdpvs	12, 7, cr0, cr0, cr2, {0}		
cdpvs	12, 8, cr0, cr0, cr2, {0}		
cdpvs	12, 9, cr0, cr0, cr2, {0}		
cdpvs	12, 10, cr0, cr0, cr2, {0}		
cdpvs	12, 11, cr0, cr0, cr2, {0}		
cdpvs	12, 12, cr0, cr0, cr2, {0}		
cdpvs	12, 13, cr0, cr0, cr2, {0}		
cdpvs	12, 14, cr0, cr0, cr2, {0}		
cdpvs	12, 15, cr0, cr0, cr2, {0}		
svcvs	0x00000c02		
svcvs	0x00100c02		
svcvs	0x00200c02		
svcvs	0x00300c02		
svcvs	0x00400c02		
svcvs	0x00500c02		
svcvs	0x00600c02		
svcvs	0x00700c02		
svcvs	0x00800c02		
svcvs	0x00900c02		
svcvs	0x00a00c02		
svcvs	0x00b00c02		
svcvs	0x00c00c02		
svcvs	0x00d00c02		
svcvs	0x00e00c02		
svcvs	0x00f00c02		
andvc	r0, r0, r2, lsl #24		
andsvc	r0, r0, r2, lsl #24		
eorvc	r0, r0, r2, lsl #24		
eorsvc	r0, r0, r2, lsl #24		
subvc	r0, r0, r2, lsl #24		
subsvc	r0, r0, r2, lsl #24		
rsbvc	r0, r0, r2, lsl #24		
rsbsvc	r0, r0, r2, lsl #24		
addvc	r0, r0, r2, lsl #24		
addsvc	r0, r0, r2, lsl #24		
adcvc	r0, r0, r2, lsl #24		
adcsvc	r0, r0, r2, lsl #24		
sbcvc	r0, r0, r2, lsl #24		
sbcsvc	r0, r0, r2, lsl #24		
rscvc	r0, r0, r2, lsl #24		
rscsvc	r0, r0, r2, lsl #24		
tstvc	r0, r2, lsl #24		
tstvc	r0, r2, lsl #24		
teqvc	r0, r2, lsl #24		
teqvc	r0, r2, lsl #24		
cmpvc	r0, r2, lsl #24		
cmpvc	r0, r2, lsl #24		
cmnvc	r0, r2, lsl #24		
cmnvc	r0, r2, lsl #24		
orrvc	r0, r0, r2, lsl #24		
orrsvc	r0, r0, r2, lsl #24		
lslvc	r0, r2, #24		
lslsvc	r0, r2, #24		
bicvc	r0, r0, r2, lsl #24		
bicsvc	r0, r0, r2, lsl #24		
mvnvc	r0, r2, lsl #24		
mvnsvc	r0, r2, lsl #24		
andvc	r0, r0, #512	; 0x200	
andsvc	r0, r0, #512	; 0x200	
eorvc	r0, r0, #512	; 0x200	
eorsvc	r0, r0, #512	; 0x200	
subvc	r0, r0, #512	; 0x200	
subsvc	r0, r0, #512	; 0x200	
rsbvc	r0, r0, #512	; 0x200	
rsbsvc	r0, r0, #512	; 0x200	
addvc	r0, r0, #512	; 0x200	
addsvc	r0, r0, #512	; 0x200	
adcvc	r0, r0, #512	; 0x200	
adcsvc	r0, r0, #512	; 0x200	
sbcvc	r0, r0, #512	; 0x200	
sbcsvc	r0, r0, #512	; 0x200	
rscvc	r0, r0, #512	; 0x200	
rscsvc	r0, r0, #512	; 0x200	
movwvc	r0, #3074	; 0xc02	
tstvc	r0, #512	; 0x200	
teqvc	r0, #512	; 0x200	
teqvc	r0, #512	; 0x200	
movtvc	r0, #3074	; 0xc02	
cmpvc	r0, #512	; 0x200	
cmnvc	r0, #512	; 0x200	
cmnvc	r0, #512	; 0x200	
orrvc	r0, r0, #512	; 0x200	
orrsvc	r0, r0, #512	; 0x200	
movvc	r0, #512	; 0x200	
movsvc	r0, #512	; 0x200	
bicvc	r0, r0, #512	; 0x200	
bicsvc	r0, r0, #512	; 0x200	
mvnvc	r0, #512	; 0x200	
mvnsvc	r0, #512	; 0x200	
strvc	r0, [r0], #-3074	; 0xfffff3fe	
ldrvc	r0, [r0], #-3074	; 0xfffff3fe	
strtvc	r0, [r0], #-3074	; 0xfffff3fe	
ldrtvc	r0, [r0], #-3074	; 0xfffff3fe	
strbvc	r0, [r0], #-3074	; 0xfffff3fe	
ldrbvc	r0, [r0], #-3074	; 0xfffff3fe	
strbtvc	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtvc	r0, [r0], #-3074	; 0xfffff3fe	
strvc	r0, [r0], #3074	; 0xc02	
ldrvc	r0, [r0], #3074	; 0xc02	
strtvc	r0, [r0], #3074	; 0xc02	
ldrtvc	r0, [r0], #3074	; 0xc02	
strbvc	r0, [r0], #3074	; 0xc02	
ldrbvc	r0, [r0], #3074	; 0xc02	
strbtvc	r0, [r0], #3074	; 0xc02	
ldrbtvc	r0, [r0], #3074	; 0xc02	
strvc	r0, [r0, #-3074]	; 0xfffff3fe	
ldrvc	r0, [r0, #-3074]	; 0xfffff3fe	
strvc	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrvc	r0, [r0, #-3074]!	; 0xfffff3fe	
strbvc	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbvc	r0, [r0, #-3074]	; 0xfffff3fe	
strbvc	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbvc	r0, [r0, #-3074]!	; 0xfffff3fe	
strvc	r0, [r0, #3074]	; 0xc02	
ldrvc	r0, [r0, #3074]	; 0xc02	
strvc	r0, [r0, #3074]!	; 0xc02	
ldrvc	r0, [r0, #3074]!	; 0xc02	
strbvc	r0, [r0, #3074]	; 0xc02	
ldrbvc	r0, [r0, #3074]	; 0xc02	
strbvc	r0, [r0, #3074]!	; 0xc02	
ldrbvc	r0, [r0, #3074]!	; 0xc02	
strvc	r0, [r0], -r2, lsl #24		
ldrvc	r0, [r0], -r2, lsl #24		
strtvc	r0, [r0], -r2, lsl #24		
ldrtvc	r0, [r0], -r2, lsl #24		
strbvc	r0, [r0], -r2, lsl #24		
ldrbvc	r0, [r0], -r2, lsl #24		
strbtvc	r0, [r0], -r2, lsl #24		
ldrbtvc	r0, [r0], -r2, lsl #24		
strvc	r0, [r0], r2, lsl #24		
ldrvc	r0, [r0], r2, lsl #24		
strtvc	r0, [r0], r2, lsl #24		
ldrtvc	r0, [r0], r2, lsl #24		
strbvc	r0, [r0], r2, lsl #24		
ldrbvc	r0, [r0], r2, lsl #24		
strbtvc	r0, [r0], r2, lsl #24		
ldrbtvc	r0, [r0], r2, lsl #24		
strvc	r0, [r0, -r2, lsl #24]		
ldrvc	r0, [r0, -r2, lsl #24]		
strvc	r0, [r0, -r2, lsl #24]!		
ldrvc	r0, [r0, -r2, lsl #24]!		
strbvc	r0, [r0, -r2, lsl #24]		
ldrbvc	r0, [r0, -r2, lsl #24]		
strbvc	r0, [r0, -r2, lsl #24]!		
ldrbvc	r0, [r0, -r2, lsl #24]!		
strvc	r0, [r0, r2, lsl #24]		
ldrvc	r0, [r0, r2, lsl #24]		
strvc	r0, [r0, r2, lsl #24]!		
ldrvc	r0, [r0, r2, lsl #24]!		
strbvc	r0, [r0, r2, lsl #24]		
ldrbvc	r0, [r0, r2, lsl #24]		
strbvc	r0, [r0, r2, lsl #24]!		
ldrbvc	r0, [r0, r2, lsl #24]!		
stmdavc	r0, {r1, sl, fp}		
ldmdavc	r0, {r1, sl, fp}		
stmdavc	r0!, {r1, sl, fp}		
ldmdavc	r0!, {r1, sl, fp}		
stmdavc	r0, {r1, sl, fp}^		
ldmdavc	r0, {r1, sl, fp}^		
stmdavc	r0!, {r1, sl, fp}^		
ldmdavc	r0!, {r1, sl, fp}^		
stmvc	r0, {r1, sl, fp}		
ldmvc	r0, {r1, sl, fp}		
stmiavc	r0!, {r1, sl, fp}		
ldmvc	r0!, {r1, sl, fp}		
stmiavc	r0, {r1, sl, fp}^		
ldmvc	r0, {r1, sl, fp}^		
stmiavc	r0!, {r1, sl, fp}^		
ldmvc	r0!, {r1, sl, fp}^		
stmdbvc	r0, {r1, sl, fp}		
ldmdbvc	r0, {r1, sl, fp}		
stmdbvc	r0!, {r1, sl, fp}		
ldmdbvc	r0!, {r1, sl, fp}		
stmdbvc	r0, {r1, sl, fp}^		
ldmdbvc	r0, {r1, sl, fp}^		
stmdbvc	r0!, {r1, sl, fp}^		
ldmdbvc	r0!, {r1, sl, fp}^		
stmibvc	r0, {r1, sl, fp}		
ldmibvc	r0, {r1, sl, fp}		
stmibvc	r0!, {r1, sl, fp}		
ldmibvc	r0!, {r1, sl, fp}		
stmibvc	r0, {r1, sl, fp}^		
ldmibvc	r0, {r1, sl, fp}^		
stmibvc	r0!, {r1, sl, fp}^		
ldmibvc	r0!, {r1, sl, fp}^		
bvc	110e90 <mem+0xe00>		
bvc	510e94 <__undef_stack+0x3fa334>		
bvc	910e98 <__undef_stack+0x7fa338>		
bvc	d10e9c <__undef_stack+0xbfa33c>		
bvc	1110ea0 <__undef_stack+0xffa340>		
bvc	1510ea4 <__undef_stack+0x13fa344>		
bvc	1910ea8 <__undef_stack+0x17fa348>		
bvc	1d10eac <__undef_stack+0x1bfa34c>		
bvc	fe110eb0 <LRemap+0x110ea1>		
bvc	fe510eb4 <LRemap+0x510ea5>		
bvc	fe910eb8 <LRemap+0x910ea9>		
bvc	fed10ebc <LRemap+0xd10ead>		
bvc	ff110ec0 <LRemap+0x1110eb1>		
bvc	ff510ec4 <LRemap+0x1510eb5>		
bvc	ff910ec8 <LRemap+0x1910eb9>		
bvc	ffd10ecc <LRemap+0x1d10ebd>		
blvc	110ed0 <mem+0xe40>		
blvc	510ed4 <__undef_stack+0x3fa374>		
blvc	910ed8 <__undef_stack+0x7fa378>		
blvc	d10edc <__undef_stack+0xbfa37c>		
blvc	1110ee0 <__undef_stack+0xffa380>		
blvc	1510ee4 <__undef_stack+0x13fa384>		
blvc	1910ee8 <__undef_stack+0x17fa388>		
blvc	1d10eec <__undef_stack+0x1bfa38c>		
blvc	fe110ef0 <LRemap+0x110ee1>		
blvc	fe510ef4 <LRemap+0x510ee5>		
blvc	fe910ef8 <LRemap+0x910ee9>		
blvc	fed10efc <LRemap+0xd10eed>		
blvc	ff110f00 <LRemap+0x1110ef1>		
blvc	ff510f04 <LRemap+0x1510ef5>		
blvc	ff910f08 <LRemap+0x1910ef9>		
blvc	ffd10f0c <LRemap+0x1d10efd>		
stcvc	12, cr0, [r0], {2}		
ldcvc	12, cr0, [r0], {2}		
stcvc	12, cr0, [r0], #-8		
ldcvc	12, cr0, [r0], #-8		
mcrrvc	12, 0, r0, r0, cr2		
mrrcvc	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclvc	12, cr0, [r0], #-8		
ldclvc	12, cr0, [r0], #-8		
stcvc	12, cr0, [r0], {2}		
ldcvc	12, cr0, [r0], {2}		
stcvc	12, cr0, [r0], #8		
ldcvc	12, cr0, [r0], #8		
stclvc	12, cr0, [r0], {2}		
ldclvc	12, cr0, [r0], {2}		
stclvc	12, cr0, [r0], #8		
ldclvc	12, cr0, [r0], #8		
stcvc	12, cr0, [r0, #-8]		
ldcvc	12, cr0, [r0, #-8]		
stcvc	12, cr0, [r0, #-8]!		
ldcvc	12, cr0, [r0, #-8]!		
stclvc	12, cr0, [r0, #-8]		
ldclvc	12, cr0, [r0, #-8]		
stclvc	12, cr0, [r0, #-8]!		
ldclvc	12, cr0, [r0, #-8]!		
stcvc	12, cr0, [r0, #8]		
ldcvc	12, cr0, [r0, #8]		
stcvc	12, cr0, [r0, #8]!		
ldcvc	12, cr0, [r0, #8]!		
stclvc	12, cr0, [r0, #8]		
ldclvc	12, cr0, [r0, #8]		
stclvc	12, cr0, [r0, #8]!		
ldclvc	12, cr0, [r0, #8]!		
cdpvc	12, 0, cr0, cr0, cr2, {0}		
cdpvc	12, 1, cr0, cr0, cr2, {0}		
cdpvc	12, 2, cr0, cr0, cr2, {0}		
cdpvc	12, 3, cr0, cr0, cr2, {0}		
cdpvc	12, 4, cr0, cr0, cr2, {0}		
cdpvc	12, 5, cr0, cr0, cr2, {0}		
cdpvc	12, 6, cr0, cr0, cr2, {0}		
cdpvc	12, 7, cr0, cr0, cr2, {0}		
cdpvc	12, 8, cr0, cr0, cr2, {0}		
cdpvc	12, 9, cr0, cr0, cr2, {0}		
cdpvc	12, 10, cr0, cr0, cr2, {0}		
cdpvc	12, 11, cr0, cr0, cr2, {0}		
cdpvc	12, 12, cr0, cr0, cr2, {0}		
cdpvc	12, 13, cr0, cr0, cr2, {0}		
cdpvc	12, 14, cr0, cr0, cr2, {0}		
cdpvc	12, 15, cr0, cr0, cr2, {0}		
svcvc	0x00000c02		
svcvc	0x00100c02		
svcvc	0x00200c02		
svcvc	0x00300c02		
svcvc	0x00400c02		
svcvc	0x00500c02		
svcvc	0x00600c02		
svcvc	0x00700c02		
svcvc	0x00800c02		
svcvc	0x00900c02		
svcvc	0x00a00c02		
svcvc	0x00b00c02		
svcvc	0x00c00c02		
svcvc	0x00d00c02		
svcvc	0x00e00c02		
svcvc	0x00f00c02		
andhi	r0, r0, r2, lsl #24		
andshi	r0, r0, r2, lsl #24		
eorhi	r0, r0, r2, lsl #24		
eorshi	r0, r0, r2, lsl #24		
subhi	r0, r0, r2, lsl #24		
subshi	r0, r0, r2, lsl #24		
rsbhi	r0, r0, r2, lsl #24		
rsbshi	r0, r0, r2, lsl #24		
addhi	r0, r0, r2, lsl #24		
addshi	r0, r0, r2, lsl #24		
adchi	r0, r0, r2, lsl #24		
adcshi	r0, r0, r2, lsl #24		
sbchi	r0, r0, r2, lsl #24		
sbcshi	r0, r0, r2, lsl #24		
rschi	r0, r0, r2, lsl #24		
rscshi	r0, r0, r2, lsl #24		
tsthi	r0, r2, lsl #24		
tsthi	r0, r2, lsl #24		
teqhi	r0, r2, lsl #24		
teqhi	r0, r2, lsl #24		
cmphi	r0, r2, lsl #24		
cmphi	r0, r2, lsl #24		
cmnhi	r0, r2, lsl #24		
cmnhi	r0, r2, lsl #24		
orrhi	r0, r0, r2, lsl #24		
orrshi	r0, r0, r2, lsl #24		
lslhi	r0, r2, #24		
lslshi	r0, r2, #24		
bichi	r0, r0, r2, lsl #24		
bicshi	r0, r0, r2, lsl #24		
mvnhi	r0, r2, lsl #24		
mvnshi	r0, r2, lsl #24		
andhi	r0, r0, #512	; 0x200	
andshi	r0, r0, #512	; 0x200	
eorhi	r0, r0, #512	; 0x200	
eorshi	r0, r0, #512	; 0x200	
subhi	r0, r0, #512	; 0x200	
subshi	r0, r0, #512	; 0x200	
rsbhi	r0, r0, #512	; 0x200	
rsbshi	r0, r0, #512	; 0x200	
addhi	r0, r0, #512	; 0x200	
addshi	r0, r0, #512	; 0x200	
adchi	r0, r0, #512	; 0x200	
adcshi	r0, r0, #512	; 0x200	
sbchi	r0, r0, #512	; 0x200	
sbcshi	r0, r0, #512	; 0x200	
rschi	r0, r0, #512	; 0x200	
rscshi	r0, r0, #512	; 0x200	
movwhi	r0, #3074	; 0xc02	
tsthi	r0, #512	; 0x200	
teqhi	r0, #512	; 0x200	
teqhi	r0, #512	; 0x200	
movthi	r0, #3074	; 0xc02	
cmphi	r0, #512	; 0x200	
cmnhi	r0, #512	; 0x200	
cmnhi	r0, #512	; 0x200	
orrhi	r0, r0, #512	; 0x200	
orrshi	r0, r0, #512	; 0x200	
movhi	r0, #512	; 0x200	
movshi	r0, #512	; 0x200	
bichi	r0, r0, #512	; 0x200	
bicshi	r0, r0, #512	; 0x200	
mvnhi	r0, #512	; 0x200	
mvnshi	r0, #512	; 0x200	
strhi	r0, [r0], #-3074	; 0xfffff3fe	
ldrhi	r0, [r0], #-3074	; 0xfffff3fe	
strthi	r0, [r0], #-3074	; 0xfffff3fe	
ldrthi	r0, [r0], #-3074	; 0xfffff3fe	
strbhi	r0, [r0], #-3074	; 0xfffff3fe	
ldrbhi	r0, [r0], #-3074	; 0xfffff3fe	
strbthi	r0, [r0], #-3074	; 0xfffff3fe	
ldrbthi	r0, [r0], #-3074	; 0xfffff3fe	
strhi	r0, [r0], #3074	; 0xc02	
ldrhi	r0, [r0], #3074	; 0xc02	
strthi	r0, [r0], #3074	; 0xc02	
ldrthi	r0, [r0], #3074	; 0xc02	
strbhi	r0, [r0], #3074	; 0xc02	
ldrbhi	r0, [r0], #3074	; 0xc02	
strbthi	r0, [r0], #3074	; 0xc02	
ldrbthi	r0, [r0], #3074	; 0xc02	
strhi	r0, [r0, #-3074]	; 0xfffff3fe	
ldrhi	r0, [r0, #-3074]	; 0xfffff3fe	
strhi	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrhi	r0, [r0, #-3074]!	; 0xfffff3fe	
strbhi	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbhi	r0, [r0, #-3074]	; 0xfffff3fe	
strbhi	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbhi	r0, [r0, #-3074]!	; 0xfffff3fe	
strhi	r0, [r0, #3074]	; 0xc02	
ldrhi	r0, [r0, #3074]	; 0xc02	
strhi	r0, [r0, #3074]!	; 0xc02	
ldrhi	r0, [r0, #3074]!	; 0xc02	
strbhi	r0, [r0, #3074]	; 0xc02	
ldrbhi	r0, [r0, #3074]	; 0xc02	
strbhi	r0, [r0, #3074]!	; 0xc02	
ldrbhi	r0, [r0, #3074]!	; 0xc02	
strhi	r0, [r0], -r2, lsl #24		
ldrhi	r0, [r0], -r2, lsl #24		
strthi	r0, [r0], -r2, lsl #24		
ldrthi	r0, [r0], -r2, lsl #24		
strbhi	r0, [r0], -r2, lsl #24		
ldrbhi	r0, [r0], -r2, lsl #24		
strbthi	r0, [r0], -r2, lsl #24		
ldrbthi	r0, [r0], -r2, lsl #24		
strhi	r0, [r0], r2, lsl #24		
ldrhi	r0, [r0], r2, lsl #24		
strthi	r0, [r0], r2, lsl #24		
ldrthi	r0, [r0], r2, lsl #24		
strbhi	r0, [r0], r2, lsl #24		
ldrbhi	r0, [r0], r2, lsl #24		
strbthi	r0, [r0], r2, lsl #24		
ldrbthi	r0, [r0], r2, lsl #24		
strhi	r0, [r0, -r2, lsl #24]		
ldrhi	r0, [r0, -r2, lsl #24]		
strhi	r0, [r0, -r2, lsl #24]!		
ldrhi	r0, [r0, -r2, lsl #24]!		
strbhi	r0, [r0, -r2, lsl #24]		
ldrbhi	r0, [r0, -r2, lsl #24]		
strbhi	r0, [r0, -r2, lsl #24]!		
ldrbhi	r0, [r0, -r2, lsl #24]!		
strhi	r0, [r0, r2, lsl #24]		
ldrhi	r0, [r0, r2, lsl #24]		
strhi	r0, [r0, r2, lsl #24]!		
ldrhi	r0, [r0, r2, lsl #24]!		
strbhi	r0, [r0, r2, lsl #24]		
ldrbhi	r0, [r0, r2, lsl #24]		
strbhi	r0, [r0, r2, lsl #24]!		
ldrbhi	r0, [r0, r2, lsl #24]!		
stmdahi	r0, {r1, sl, fp}		
ldmdahi	r0, {r1, sl, fp}		
stmdahi	r0!, {r1, sl, fp}		
ldmdahi	r0!, {r1, sl, fp}		
stmdahi	r0, {r1, sl, fp}^		
ldmdahi	r0, {r1, sl, fp}^		
stmdahi	r0!, {r1, sl, fp}^		
ldmdahi	r0!, {r1, sl, fp}^		
stmhi	r0, {r1, sl, fp}		
ldmhi	r0, {r1, sl, fp}		
stmiahi	r0!, {r1, sl, fp}		
ldmhi	r0!, {r1, sl, fp}		
stmiahi	r0, {r1, sl, fp}^		
ldmhi	r0, {r1, sl, fp}^		
stmiahi	r0!, {r1, sl, fp}^		
ldmhi	r0!, {r1, sl, fp}^		
stmdbhi	r0, {r1, sl, fp}		
ldmdbhi	r0, {r1, sl, fp}		
stmdbhi	r0!, {r1, sl, fp}		
ldmdbhi	r0!, {r1, sl, fp}		
stmdbhi	r0, {r1, sl, fp}^		
ldmdbhi	r0, {r1, sl, fp}^		
stmdbhi	r0!, {r1, sl, fp}^		
ldmdbhi	r0!, {r1, sl, fp}^		
stmibhi	r0, {r1, sl, fp}		
ldmibhi	r0, {r1, sl, fp}		
stmibhi	r0!, {r1, sl, fp}		
ldmibhi	r0!, {r1, sl, fp}		
stmibhi	r0, {r1, sl, fp}^		
ldmibhi	r0, {r1, sl, fp}^		
stmibhi	r0!, {r1, sl, fp}^		
ldmibhi	r0!, {r1, sl, fp}^		
bhi	111290 <__ARM.attributes_end+0x2f8>		
bhi	511294 <__undef_stack+0x3fa734>		
bhi	911298 <__undef_stack+0x7fa738>		
bhi	d1129c <__undef_stack+0xbfa73c>		
bhi	11112a0 <__undef_stack+0xffa740>		
bhi	15112a4 <__undef_stack+0x13fa744>		
bhi	19112a8 <__undef_stack+0x17fa748>		
bhi	1d112ac <__undef_stack+0x1bfa74c>		
bhi	fe1112b0 <LRemap+0x1112a1>		
bhi	fe5112b4 <LRemap+0x5112a5>		
bhi	fe9112b8 <LRemap+0x9112a9>		
bhi	fed112bc <LRemap+0xd112ad>		
bhi	ff1112c0 <LRemap+0x11112b1>		
bhi	ff5112c4 <LRemap+0x15112b5>		
bhi	ff9112c8 <LRemap+0x19112b9>		
bhi	ffd112cc <LRemap+0x1d112bd>		
blhi	1112d0 <__ARM.attributes_end+0x338>		
blhi	5112d4 <__undef_stack+0x3fa774>		
blhi	9112d8 <__undef_stack+0x7fa778>		
blhi	d112dc <__undef_stack+0xbfa77c>		
blhi	11112e0 <__undef_stack+0xffa780>		
blhi	15112e4 <__undef_stack+0x13fa784>		
blhi	19112e8 <__undef_stack+0x17fa788>		
blhi	1d112ec <__undef_stack+0x1bfa78c>		
blhi	fe1112f0 <LRemap+0x1112e1>		
blhi	fe5112f4 <LRemap+0x5112e5>		
blhi	fe9112f8 <LRemap+0x9112e9>		
blhi	fed112fc <LRemap+0xd112ed>		
blhi	ff111300 <LRemap+0x11112f1>		
blhi	ff511304 <LRemap+0x15112f5>		
blhi	ff911308 <LRemap+0x19112f9>		
blhi	ffd1130c <LRemap+0x1d112fd>		
stchi	12, cr0, [r0], {2}		
ldchi	12, cr0, [r0], {2}		
stchi	12, cr0, [r0], #-8		
ldchi	12, cr0, [r0], #-8		
mcrrhi	12, 0, r0, r0, cr2		
mrrchi	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclhi	12, cr0, [r0], #-8		
ldclhi	12, cr0, [r0], #-8		
stchi	12, cr0, [r0], {2}		
ldchi	12, cr0, [r0], {2}		
stchi	12, cr0, [r0], #8		
ldchi	12, cr0, [r0], #8		
stclhi	12, cr0, [r0], {2}		
ldclhi	12, cr0, [r0], {2}		
stclhi	12, cr0, [r0], #8		
ldclhi	12, cr0, [r0], #8		
stchi	12, cr0, [r0, #-8]		
ldchi	12, cr0, [r0, #-8]		
stchi	12, cr0, [r0, #-8]!		
ldchi	12, cr0, [r0, #-8]!		
stclhi	12, cr0, [r0, #-8]		
ldclhi	12, cr0, [r0, #-8]		
stclhi	12, cr0, [r0, #-8]!		
ldclhi	12, cr0, [r0, #-8]!		
stchi	12, cr0, [r0, #8]		
ldchi	12, cr0, [r0, #8]		
stchi	12, cr0, [r0, #8]!		
ldchi	12, cr0, [r0, #8]!		
stclhi	12, cr0, [r0, #8]		
ldclhi	12, cr0, [r0, #8]		
stclhi	12, cr0, [r0, #8]!		
ldclhi	12, cr0, [r0, #8]!		
cdphi	12, 0, cr0, cr0, cr2, {0}		
cdphi	12, 1, cr0, cr0, cr2, {0}		
cdphi	12, 2, cr0, cr0, cr2, {0}		
cdphi	12, 3, cr0, cr0, cr2, {0}		
cdphi	12, 4, cr0, cr0, cr2, {0}		
cdphi	12, 5, cr0, cr0, cr2, {0}		
cdphi	12, 6, cr0, cr0, cr2, {0}		
cdphi	12, 7, cr0, cr0, cr2, {0}		
cdphi	12, 8, cr0, cr0, cr2, {0}		
cdphi	12, 9, cr0, cr0, cr2, {0}		
cdphi	12, 10, cr0, cr0, cr2, {0}		
cdphi	12, 11, cr0, cr0, cr2, {0}		
cdphi	12, 12, cr0, cr0, cr2, {0}		
cdphi	12, 13, cr0, cr0, cr2, {0}		
cdphi	12, 14, cr0, cr0, cr2, {0}		
cdphi	12, 15, cr0, cr0, cr2, {0}		
svchi	0x00000c02		
svchi	0x00100c02		
svchi	0x00200c02		
svchi	0x00300c02		
svchi	0x00400c02		
svchi	0x00500c02		
svchi	0x00600c02		
svchi	0x00700c02		
svchi	0x00800c02		
svchi	0x00900c02		
svchi	0x00a00c02		
svchi	0x00b00c02		
svchi	0x00c00c02		
svchi	0x00d00c02		
svchi	0x00e00c02		
svchi	0x00f00c02		
andls	r0, r0, r2, lsl #24		
andsls	r0, r0, r2, lsl #24		
eorls	r0, r0, r2, lsl #24		
eorsls	r0, r0, r2, lsl #24		
subls	r0, r0, r2, lsl #24		
subsls	r0, r0, r2, lsl #24		
rsbls	r0, r0, r2, lsl #24		
rsbsls	r0, r0, r2, lsl #24		
addls	r0, r0, r2, lsl #24		
addsls	r0, r0, r2, lsl #24		
adcls	r0, r0, r2, lsl #24		
adcsls	r0, r0, r2, lsl #24		
sbcls	r0, r0, r2, lsl #24		
sbcsls	r0, r0, r2, lsl #24		
rscls	r0, r0, r2, lsl #24		
rscsls	r0, r0, r2, lsl #24		
tstls	r0, r2, lsl #24		
tstls	r0, r2, lsl #24		
teqls	r0, r2, lsl #24		
teqls	r0, r2, lsl #24		
cmpls	r0, r2, lsl #24		
cmpls	r0, r2, lsl #24		
cmnls	r0, r2, lsl #24		
cmnls	r0, r2, lsl #24		
orrls	r0, r0, r2, lsl #24		
orrsls	r0, r0, r2, lsl #24		
lslls	r0, r2, #24		
lslsls	r0, r2, #24		
bicls	r0, r0, r2, lsl #24		
bicsls	r0, r0, r2, lsl #24		
mvnls	r0, r2, lsl #24		
mvnsls	r0, r2, lsl #24		
andls	r0, r0, #512	; 0x200	
andsls	r0, r0, #512	; 0x200	
eorls	r0, r0, #512	; 0x200	
eorsls	r0, r0, #512	; 0x200	
subls	r0, r0, #512	; 0x200	
subsls	r0, r0, #512	; 0x200	
rsbls	r0, r0, #512	; 0x200	
rsbsls	r0, r0, #512	; 0x200	
addls	r0, r0, #512	; 0x200	
addsls	r0, r0, #512	; 0x200	
adcls	r0, r0, #512	; 0x200	
adcsls	r0, r0, #512	; 0x200	
sbcls	r0, r0, #512	; 0x200	
sbcsls	r0, r0, #512	; 0x200	
rscls	r0, r0, #512	; 0x200	
rscsls	r0, r0, #512	; 0x200	
movwls	r0, #3074	; 0xc02	
tstls	r0, #512	; 0x200	
teqls	r0, #512	; 0x200	
teqls	r0, #512	; 0x200	
movtls	r0, #3074	; 0xc02	
cmpls	r0, #512	; 0x200	
cmnls	r0, #512	; 0x200	
cmnls	r0, #512	; 0x200	
orrls	r0, r0, #512	; 0x200	
orrsls	r0, r0, #512	; 0x200	
movls	r0, #512	; 0x200	
movsls	r0, #512	; 0x200	
bicls	r0, r0, #512	; 0x200	
bicsls	r0, r0, #512	; 0x200	
mvnls	r0, #512	; 0x200	
mvnsls	r0, #512	; 0x200	
strls	r0, [r0], #-3074	; 0xfffff3fe	
ldrls	r0, [r0], #-3074	; 0xfffff3fe	
strtls	r0, [r0], #-3074	; 0xfffff3fe	
ldrtls	r0, [r0], #-3074	; 0xfffff3fe	
strbls	r0, [r0], #-3074	; 0xfffff3fe	
ldrbls	r0, [r0], #-3074	; 0xfffff3fe	
strbtls	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtls	r0, [r0], #-3074	; 0xfffff3fe	
strls	r0, [r0], #3074	; 0xc02	
ldrls	r0, [r0], #3074	; 0xc02	
strtls	r0, [r0], #3074	; 0xc02	
ldrtls	r0, [r0], #3074	; 0xc02	
strbls	r0, [r0], #3074	; 0xc02	
ldrbls	r0, [r0], #3074	; 0xc02	
strbtls	r0, [r0], #3074	; 0xc02	
ldrbtls	r0, [r0], #3074	; 0xc02	
strls	r0, [r0, #-3074]	; 0xfffff3fe	
ldrls	r0, [r0, #-3074]	; 0xfffff3fe	
strls	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrls	r0, [r0, #-3074]!	; 0xfffff3fe	
strbls	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbls	r0, [r0, #-3074]	; 0xfffff3fe	
strbls	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbls	r0, [r0, #-3074]!	; 0xfffff3fe	
strls	r0, [r0, #3074]	; 0xc02	
ldrls	r0, [r0, #3074]	; 0xc02	
strls	r0, [r0, #3074]!	; 0xc02	
ldrls	r0, [r0, #3074]!	; 0xc02	
strbls	r0, [r0, #3074]	; 0xc02	
ldrbls	r0, [r0, #3074]	; 0xc02	
strbls	r0, [r0, #3074]!	; 0xc02	
ldrbls	r0, [r0, #3074]!	; 0xc02	
strls	r0, [r0], -r2, lsl #24		
ldrls	r0, [r0], -r2, lsl #24		
strtls	r0, [r0], -r2, lsl #24		
ldrtls	r0, [r0], -r2, lsl #24		
strbls	r0, [r0], -r2, lsl #24		
ldrbls	r0, [r0], -r2, lsl #24		
strbtls	r0, [r0], -r2, lsl #24		
ldrbtls	r0, [r0], -r2, lsl #24		
strls	r0, [r0], r2, lsl #24		
ldrls	r0, [r0], r2, lsl #24		
strtls	r0, [r0], r2, lsl #24		
ldrtls	r0, [r0], r2, lsl #24		
strbls	r0, [r0], r2, lsl #24		
ldrbls	r0, [r0], r2, lsl #24		
strbtls	r0, [r0], r2, lsl #24		
ldrbtls	r0, [r0], r2, lsl #24		
strls	r0, [r0, -r2, lsl #24]		
ldrls	r0, [r0, -r2, lsl #24]		
strls	r0, [r0, -r2, lsl #24]!		
ldrls	r0, [r0, -r2, lsl #24]!		
strbls	r0, [r0, -r2, lsl #24]		
ldrbls	r0, [r0, -r2, lsl #24]		
strbls	r0, [r0, -r2, lsl #24]!		
ldrbls	r0, [r0, -r2, lsl #24]!		
strls	r0, [r0, r2, lsl #24]		
ldrls	r0, [r0, r2, lsl #24]		
strls	r0, [r0, r2, lsl #24]!		
ldrls	r0, [r0, r2, lsl #24]!		
strbls	r0, [r0, r2, lsl #24]		
ldrbls	r0, [r0, r2, lsl #24]		
strbls	r0, [r0, r2, lsl #24]!		
ldrbls	r0, [r0, r2, lsl #24]!		
stmdals	r0, {r1, sl, fp}		
ldmdals	r0, {r1, sl, fp}		
stmdals	r0!, {r1, sl, fp}		
ldmdals	r0!, {r1, sl, fp}		
stmdals	r0, {r1, sl, fp}^		
ldmdals	r0, {r1, sl, fp}^		
stmdals	r0!, {r1, sl, fp}^		
ldmdals	r0!, {r1, sl, fp}^		
stmls	r0, {r1, sl, fp}		
ldmls	r0, {r1, sl, fp}		
stmials	r0!, {r1, sl, fp}		
ldmls	r0!, {r1, sl, fp}		
stmials	r0, {r1, sl, fp}^		
ldmls	r0, {r1, sl, fp}^		
stmials	r0!, {r1, sl, fp}^		
ldmls	r0!, {r1, sl, fp}^		
stmdbls	r0, {r1, sl, fp}		
ldmdbls	r0, {r1, sl, fp}		
stmdbls	r0!, {r1, sl, fp}		
ldmdbls	r0!, {r1, sl, fp}		
stmdbls	r0, {r1, sl, fp}^		
ldmdbls	r0, {r1, sl, fp}^		
stmdbls	r0!, {r1, sl, fp}^		
ldmdbls	r0!, {r1, sl, fp}^		
stmibls	r0, {r1, sl, fp}		
ldmibls	r0, {r1, sl, fp}		
stmibls	r0!, {r1, sl, fp}		
ldmibls	r0!, {r1, sl, fp}		
stmibls	r0, {r1, sl, fp}^		
ldmibls	r0, {r1, sl, fp}^		
stmibls	r0!, {r1, sl, fp}^		
ldmibls	r0!, {r1, sl, fp}^		
bls	111690 <HeapBase+0x330>		
bls	511694 <__undef_stack+0x3fab34>		
bls	911698 <__undef_stack+0x7fab38>		
bls	d1169c <__undef_stack+0xbfab3c>		
bls	11116a0 <__undef_stack+0xffab40>		
bls	15116a4 <__undef_stack+0x13fab44>		
bls	19116a8 <__undef_stack+0x17fab48>		
bls	1d116ac <__undef_stack+0x1bfab4c>		
bls	fe1116b0 <LRemap+0x1116a1>		
bls	fe5116b4 <LRemap+0x5116a5>		
bls	fe9116b8 <LRemap+0x9116a9>		
bls	fed116bc <LRemap+0xd116ad>		
bls	ff1116c0 <LRemap+0x11116b1>		
bls	ff5116c4 <LRemap+0x15116b5>		
bls	ff9116c8 <LRemap+0x19116b9>		
bls	ffd116cc <LRemap+0x1d116bd>		
blls	1116d0 <HeapBase+0x370>		
blls	5116d4 <__undef_stack+0x3fab74>		
blls	9116d8 <__undef_stack+0x7fab78>		
blls	d116dc <__undef_stack+0xbfab7c>		
blls	11116e0 <__undef_stack+0xffab80>		
blls	15116e4 <__undef_stack+0x13fab84>		
blls	19116e8 <__undef_stack+0x17fab88>		
blls	1d116ec <__undef_stack+0x1bfab8c>		
blls	fe1116f0 <LRemap+0x1116e1>		
blls	fe5116f4 <LRemap+0x5116e5>		
blls	fe9116f8 <LRemap+0x9116e9>		
blls	fed116fc <LRemap+0xd116ed>		
blls	ff111700 <LRemap+0x11116f1>		
blls	ff511704 <LRemap+0x15116f5>		
blls	ff911708 <LRemap+0x19116f9>		
blls	ffd1170c <LRemap+0x1d116fd>		
stcls	12, cr0, [r0], {2}		
ldcls	12, cr0, [r0], {2}		
stcls	12, cr0, [r0], #-8		
ldcls	12, cr0, [r0], #-8		
mcrrls	12, 0, r0, r0, cr2		
mrrcls	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclls	12, cr0, [r0], #-8		
ldclls	12, cr0, [r0], #-8		
stcls	12, cr0, [r0], {2}		
ldcls	12, cr0, [r0], {2}		
stcls	12, cr0, [r0], #8		
ldcls	12, cr0, [r0], #8		
stclls	12, cr0, [r0], {2}		
ldclls	12, cr0, [r0], {2}		
stclls	12, cr0, [r0], #8		
ldclls	12, cr0, [r0], #8		
stcls	12, cr0, [r0, #-8]		
ldcls	12, cr0, [r0, #-8]		
stcls	12, cr0, [r0, #-8]!		
ldcls	12, cr0, [r0, #-8]!		
stclls	12, cr0, [r0, #-8]		
ldclls	12, cr0, [r0, #-8]		
stclls	12, cr0, [r0, #-8]!		
ldclls	12, cr0, [r0, #-8]!		
stcls	12, cr0, [r0, #8]		
ldcls	12, cr0, [r0, #8]		
stcls	12, cr0, [r0, #8]!		
ldcls	12, cr0, [r0, #8]!		
stclls	12, cr0, [r0, #8]		
ldclls	12, cr0, [r0, #8]		
stclls	12, cr0, [r0, #8]!		
ldclls	12, cr0, [r0, #8]!		
cdpls	12, 0, cr0, cr0, cr2, {0}		
cdpls	12, 1, cr0, cr0, cr2, {0}		
cdpls	12, 2, cr0, cr0, cr2, {0}		
cdpls	12, 3, cr0, cr0, cr2, {0}		
cdpls	12, 4, cr0, cr0, cr2, {0}		
cdpls	12, 5, cr0, cr0, cr2, {0}		
cdpls	12, 6, cr0, cr0, cr2, {0}		
cdpls	12, 7, cr0, cr0, cr2, {0}		
cdpls	12, 8, cr0, cr0, cr2, {0}		
cdpls	12, 9, cr0, cr0, cr2, {0}		
cdpls	12, 10, cr0, cr0, cr2, {0}		
cdpls	12, 11, cr0, cr0, cr2, {0}		
cdpls	12, 12, cr0, cr0, cr2, {0}		
cdpls	12, 13, cr0, cr0, cr2, {0}		
cdpls	12, 14, cr0, cr0, cr2, {0}		
cdpls	12, 15, cr0, cr0, cr2, {0}		
svcls	0x00000c02		
svcls	0x00100c02		
svcls	0x00200c02		
svcls	0x00300c02		
svcls	0x00400c02		
svcls	0x00500c02		
svcls	0x00600c02		
svcls	0x00700c02		
svcls	0x00800c02		
svcls	0x00900c02		
svcls	0x00a00c02		
svcls	0x00b00c02		
svcls	0x00c00c02		
svcls	0x00d00c02		
svcls	0x00e00c02		
svcls	0x00f00c02		
andge	r0, r0, r2, lsl #24		
andsge	r0, r0, r2, lsl #24		
eorge	r0, r0, r2, lsl #24		
eorsge	r0, r0, r2, lsl #24		
subge	r0, r0, r2, lsl #24		
subsge	r0, r0, r2, lsl #24		
rsbge	r0, r0, r2, lsl #24		
rsbsge	r0, r0, r2, lsl #24		
addge	r0, r0, r2, lsl #24		
addsge	r0, r0, r2, lsl #24		
adcge	r0, r0, r2, lsl #24		
adcsge	r0, r0, r2, lsl #24		
sbcge	r0, r0, r2, lsl #24		
sbcsge	r0, r0, r2, lsl #24		
rscge	r0, r0, r2, lsl #24		
rscsge	r0, r0, r2, lsl #24		
tstge	r0, r2, lsl #24		
tstge	r0, r2, lsl #24		
teqge	r0, r2, lsl #24		
teqge	r0, r2, lsl #24		
cmpge	r0, r2, lsl #24		
cmpge	r0, r2, lsl #24		
cmnge	r0, r2, lsl #24		
cmnge	r0, r2, lsl #24		
orrge	r0, r0, r2, lsl #24		
orrsge	r0, r0, r2, lsl #24		
lslge	r0, r2, #24		
lslsge	r0, r2, #24		
bicge	r0, r0, r2, lsl #24		
bicsge	r0, r0, r2, lsl #24		
mvnge	r0, r2, lsl #24		
mvnsge	r0, r2, lsl #24		
andge	r0, r0, #512	; 0x200	
andsge	r0, r0, #512	; 0x200	
eorge	r0, r0, #512	; 0x200	
eorsge	r0, r0, #512	; 0x200	
subge	r0, r0, #512	; 0x200	
subsge	r0, r0, #512	; 0x200	
rsbge	r0, r0, #512	; 0x200	
rsbsge	r0, r0, #512	; 0x200	
addge	r0, r0, #512	; 0x200	
addsge	r0, r0, #512	; 0x200	
adcge	r0, r0, #512	; 0x200	
adcsge	r0, r0, #512	; 0x200	
sbcge	r0, r0, #512	; 0x200	
sbcsge	r0, r0, #512	; 0x200	
rscge	r0, r0, #512	; 0x200	
rscsge	r0, r0, #512	; 0x200	
movwge	r0, #3074	; 0xc02	
tstge	r0, #512	; 0x200	
teqge	r0, #512	; 0x200	
teqge	r0, #512	; 0x200	
movtge	r0, #3074	; 0xc02	
cmpge	r0, #512	; 0x200	
cmnge	r0, #512	; 0x200	
cmnge	r0, #512	; 0x200	
orrge	r0, r0, #512	; 0x200	
orrsge	r0, r0, #512	; 0x200	
movge	r0, #512	; 0x200	
movsge	r0, #512	; 0x200	
bicge	r0, r0, #512	; 0x200	
bicsge	r0, r0, #512	; 0x200	
mvnge	r0, #512	; 0x200	
mvnsge	r0, #512	; 0x200	
strge	r0, [r0], #-3074	; 0xfffff3fe	
ldrge	r0, [r0], #-3074	; 0xfffff3fe	
strtge	r0, [r0], #-3074	; 0xfffff3fe	
ldrtge	r0, [r0], #-3074	; 0xfffff3fe	
strbge	r0, [r0], #-3074	; 0xfffff3fe	
ldrbge	r0, [r0], #-3074	; 0xfffff3fe	
strbtge	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtge	r0, [r0], #-3074	; 0xfffff3fe	
strge	r0, [r0], #3074	; 0xc02	
ldrge	r0, [r0], #3074	; 0xc02	
strtge	r0, [r0], #3074	; 0xc02	
ldrtge	r0, [r0], #3074	; 0xc02	
strbge	r0, [r0], #3074	; 0xc02	
ldrbge	r0, [r0], #3074	; 0xc02	
strbtge	r0, [r0], #3074	; 0xc02	
ldrbtge	r0, [r0], #3074	; 0xc02	
strge	r0, [r0, #-3074]	; 0xfffff3fe	
ldrge	r0, [r0, #-3074]	; 0xfffff3fe	
strge	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrge	r0, [r0, #-3074]!	; 0xfffff3fe	
strbge	r0, [r0, #-3074]	; 0xfffff3fe	
ldrbge	r0, [r0, #-3074]	; 0xfffff3fe	
strbge	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrbge	r0, [r0, #-3074]!	; 0xfffff3fe	
strge	r0, [r0, #3074]	; 0xc02	
ldrge	r0, [r0, #3074]	; 0xc02	
strge	r0, [r0, #3074]!	; 0xc02	
ldrge	r0, [r0, #3074]!	; 0xc02	
strbge	r0, [r0, #3074]	; 0xc02	
ldrbge	r0, [r0, #3074]	; 0xc02	
strbge	r0, [r0, #3074]!	; 0xc02	
ldrbge	r0, [r0, #3074]!	; 0xc02	
strge	r0, [r0], -r2, lsl #24		
ldrge	r0, [r0], -r2, lsl #24		
strtge	r0, [r0], -r2, lsl #24		
ldrtge	r0, [r0], -r2, lsl #24		
strbge	r0, [r0], -r2, lsl #24		
ldrbge	r0, [r0], -r2, lsl #24		
strbtge	r0, [r0], -r2, lsl #24		
ldrbtge	r0, [r0], -r2, lsl #24		
strge	r0, [r0], r2, lsl #24		
ldrge	r0, [r0], r2, lsl #24		
strtge	r0, [r0], r2, lsl #24		
ldrtge	r0, [r0], r2, lsl #24		
strbge	r0, [r0], r2, lsl #24		
ldrbge	r0, [r0], r2, lsl #24		
strbtge	r0, [r0], r2, lsl #24		
ldrbtge	r0, [r0], r2, lsl #24		
strge	r0, [r0, -r2, lsl #24]		
ldrge	r0, [r0, -r2, lsl #24]		
strge	r0, [r0, -r2, lsl #24]!		
ldrge	r0, [r0, -r2, lsl #24]!		
strbge	r0, [r0, -r2, lsl #24]		
ldrbge	r0, [r0, -r2, lsl #24]		
strbge	r0, [r0, -r2, lsl #24]!		
ldrbge	r0, [r0, -r2, lsl #24]!		
strge	r0, [r0, r2, lsl #24]		
ldrge	r0, [r0, r2, lsl #24]		
strge	r0, [r0, r2, lsl #24]!		
ldrge	r0, [r0, r2, lsl #24]!		
strbge	r0, [r0, r2, lsl #24]		
ldrbge	r0, [r0, r2, lsl #24]		
strbge	r0, [r0, r2, lsl #24]!		
ldrbge	r0, [r0, r2, lsl #24]!		
stmdage	r0, {r1, sl, fp}		
ldmdage	r0, {r1, sl, fp}		
stmdage	r0!, {r1, sl, fp}		
ldmdage	r0!, {r1, sl, fp}		
stmdage	r0, {r1, sl, fp}^		
ldmdage	r0, {r1, sl, fp}^		
stmdage	r0!, {r1, sl, fp}^		
ldmdage	r0!, {r1, sl, fp}^		
stmge	r0, {r1, sl, fp}		
ldmge	r0, {r1, sl, fp}		
stmiage	r0!, {r1, sl, fp}		
ldmge	r0!, {r1, sl, fp}		
stmiage	r0, {r1, sl, fp}^		
ldmge	r0, {r1, sl, fp}^		
stmiage	r0!, {r1, sl, fp}^		
ldmge	r0!, {r1, sl, fp}^		
stmdbge	r0, {r1, sl, fp}		
ldmdbge	r0, {r1, sl, fp}		
stmdbge	r0!, {r1, sl, fp}		
ldmdbge	r0!, {r1, sl, fp}		
stmdbge	r0, {r1, sl, fp}^		
ldmdbge	r0, {r1, sl, fp}^		
stmdbge	r0!, {r1, sl, fp}^		
ldmdbge	r0!, {r1, sl, fp}^		
stmibge	r0, {r1, sl, fp}		
ldmibge	r0, {r1, sl, fp}		
stmibge	r0!, {r1, sl, fp}		
ldmibge	r0!, {r1, sl, fp}		
stmibge	r0, {r1, sl, fp}^		
ldmibge	r0, {r1, sl, fp}^		
stmibge	r0!, {r1, sl, fp}^		
ldmibge	r0!, {r1, sl, fp}^		
bge	111a90 <HeapBase+0x730>		
bge	511a94 <__undef_stack+0x3faf34>		
bge	911a98 <__undef_stack+0x7faf38>		
bge	d11a9c <__undef_stack+0xbfaf3c>		
bge	1111aa0 <__undef_stack+0xffaf40>		
bge	1511aa4 <__undef_stack+0x13faf44>		
bge	1911aa8 <__undef_stack+0x17faf48>		
bge	1d11aac <__undef_stack+0x1bfaf4c>		
bge	fe111ab0 <LRemap+0x111aa1>		
bge	fe511ab4 <LRemap+0x511aa5>		
bge	fe911ab8 <LRemap+0x911aa9>		
bge	fed11abc <LRemap+0xd11aad>		
bge	ff111ac0 <LRemap+0x1111ab1>		
bge	ff511ac4 <LRemap+0x1511ab5>		
bge	ff911ac8 <LRemap+0x1911ab9>		
bge	ffd11acc <LRemap+0x1d11abd>		
blge	111ad0 <HeapBase+0x770>		
blge	511ad4 <__undef_stack+0x3faf74>		
blge	911ad8 <__undef_stack+0x7faf78>		
blge	d11adc <__undef_stack+0xbfaf7c>		
blge	1111ae0 <__undef_stack+0xffaf80>		
blge	1511ae4 <__undef_stack+0x13faf84>		
blge	1911ae8 <__undef_stack+0x17faf88>		
blge	1d11aec <__undef_stack+0x1bfaf8c>		
blge	fe111af0 <LRemap+0x111ae1>		
blge	fe511af4 <LRemap+0x511ae5>		
blge	fe911af8 <LRemap+0x911ae9>		
blge	fed11afc <LRemap+0xd11aed>		
blge	ff111b00 <LRemap+0x1111af1>		
blge	ff511b04 <LRemap+0x1511af5>		
blge	ff911b08 <LRemap+0x1911af9>		
blge	ffd11b0c <LRemap+0x1d11afd>		
stcge	12, cr0, [r0], {2}		
ldcge	12, cr0, [r0], {2}		
stcge	12, cr0, [r0], #-8		
ldcge	12, cr0, [r0], #-8		
mcrrge	12, 0, r0, r0, cr2		
mrrcge	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stclge	12, cr0, [r0], #-8		
ldclge	12, cr0, [r0], #-8		
stcge	12, cr0, [r0], {2}		
ldcge	12, cr0, [r0], {2}		
stcge	12, cr0, [r0], #8		
ldcge	12, cr0, [r0], #8		
stclge	12, cr0, [r0], {2}		
ldclge	12, cr0, [r0], {2}		
stclge	12, cr0, [r0], #8		
ldclge	12, cr0, [r0], #8		
stcge	12, cr0, [r0, #-8]		
ldcge	12, cr0, [r0, #-8]		
stcge	12, cr0, [r0, #-8]!		
ldcge	12, cr0, [r0, #-8]!		
stclge	12, cr0, [r0, #-8]		
ldclge	12, cr0, [r0, #-8]		
stclge	12, cr0, [r0, #-8]!		
ldclge	12, cr0, [r0, #-8]!		
stcge	12, cr0, [r0, #8]		
ldcge	12, cr0, [r0, #8]		
stcge	12, cr0, [r0, #8]!		
ldcge	12, cr0, [r0, #8]!		
stclge	12, cr0, [r0, #8]		
ldclge	12, cr0, [r0, #8]		
stclge	12, cr0, [r0, #8]!		
ldclge	12, cr0, [r0, #8]!		
cdpge	12, 0, cr0, cr0, cr2, {0}		
cdpge	12, 1, cr0, cr0, cr2, {0}		
cdpge	12, 2, cr0, cr0, cr2, {0}		
cdpge	12, 3, cr0, cr0, cr2, {0}		
cdpge	12, 4, cr0, cr0, cr2, {0}		
cdpge	12, 5, cr0, cr0, cr2, {0}		
cdpge	12, 6, cr0, cr0, cr2, {0}		
cdpge	12, 7, cr0, cr0, cr2, {0}		
cdpge	12, 8, cr0, cr0, cr2, {0}		
cdpge	12, 9, cr0, cr0, cr2, {0}		
cdpge	12, 10, cr0, cr0, cr2, {0}		
cdpge	12, 11, cr0, cr0, cr2, {0}		
cdpge	12, 12, cr0, cr0, cr2, {0}		
cdpge	12, 13, cr0, cr0, cr2, {0}		
cdpge	12, 14, cr0, cr0, cr2, {0}		
cdpge	12, 15, cr0, cr0, cr2, {0}		
svcge	0x00000c02		
svcge	0x00100c02		
svcge	0x00200c02		
svcge	0x00300c02		
svcge	0x00400c02		
svcge	0x00500c02		
svcge	0x00600c02		
svcge	0x00700c02		
svcge	0x00800c02		
svcge	0x00900c02		
svcge	0x00a00c02		
svcge	0x00b00c02		
svcge	0x00c00c02		
svcge	0x00d00c02		
svcge	0x00e00c02		
svcge	0x00f00c02		
andlt	r0, r0, r2, lsl #24		
andslt	r0, r0, r2, lsl #24		
eorlt	r0, r0, r2, lsl #24		
eorslt	r0, r0, r2, lsl #24		
sublt	r0, r0, r2, lsl #24		
subslt	r0, r0, r2, lsl #24		
rsblt	r0, r0, r2, lsl #24		
rsbslt	r0, r0, r2, lsl #24		
addlt	r0, r0, r2, lsl #24		
addslt	r0, r0, r2, lsl #24		
adclt	r0, r0, r2, lsl #24		
adcslt	r0, r0, r2, lsl #24		
sbclt	r0, r0, r2, lsl #24		
sbcslt	r0, r0, r2, lsl #24		
rsclt	r0, r0, r2, lsl #24		
rscslt	r0, r0, r2, lsl #24		
tstlt	r0, r2, lsl #24		
tstlt	r0, r2, lsl #24		
teqlt	r0, r2, lsl #24		
teqlt	r0, r2, lsl #24		
cmplt	r0, r2, lsl #24		
cmplt	r0, r2, lsl #24		
cmnlt	r0, r2, lsl #24		
cmnlt	r0, r2, lsl #24		
orrlt	r0, r0, r2, lsl #24		
orrslt	r0, r0, r2, lsl #24		
lsllt	r0, r2, #24		
lslslt	r0, r2, #24		
biclt	r0, r0, r2, lsl #24		
bicslt	r0, r0, r2, lsl #24		
mvnlt	r0, r2, lsl #24		
mvnslt	r0, r2, lsl #24		
andlt	r0, r0, #512	; 0x200	
andslt	r0, r0, #512	; 0x200	
eorlt	r0, r0, #512	; 0x200	
eorslt	r0, r0, #512	; 0x200	
sublt	r0, r0, #512	; 0x200	
subslt	r0, r0, #512	; 0x200	
rsblt	r0, r0, #512	; 0x200	
rsbslt	r0, r0, #512	; 0x200	
addlt	r0, r0, #512	; 0x200	
addslt	r0, r0, #512	; 0x200	
adclt	r0, r0, #512	; 0x200	
adcslt	r0, r0, #512	; 0x200	
sbclt	r0, r0, #512	; 0x200	
sbcslt	r0, r0, #512	; 0x200	
rsclt	r0, r0, #512	; 0x200	
rscslt	r0, r0, #512	; 0x200	
movwlt	r0, #3074	; 0xc02	
tstlt	r0, #512	; 0x200	
teqlt	r0, #512	; 0x200	
teqlt	r0, #512	; 0x200	
movtlt	r0, #3074	; 0xc02	
cmplt	r0, #512	; 0x200	
cmnlt	r0, #512	; 0x200	
cmnlt	r0, #512	; 0x200	
orrlt	r0, r0, #512	; 0x200	
orrslt	r0, r0, #512	; 0x200	
movlt	r0, #512	; 0x200	
movslt	r0, #512	; 0x200	
biclt	r0, r0, #512	; 0x200	
bicslt	r0, r0, #512	; 0x200	
mvnlt	r0, #512	; 0x200	
mvnslt	r0, #512	; 0x200	
strlt	r0, [r0], #-3074	; 0xfffff3fe	
ldrlt	r0, [r0], #-3074	; 0xfffff3fe	
strtlt	r0, [r0], #-3074	; 0xfffff3fe	
ldrtlt	r0, [r0], #-3074	; 0xfffff3fe	
strblt	r0, [r0], #-3074	; 0xfffff3fe	
ldrblt	r0, [r0], #-3074	; 0xfffff3fe	
strbtlt	r0, [r0], #-3074	; 0xfffff3fe	
ldrbtlt	r0, [r0], #-3074	; 0xfffff3fe	
strlt	r0, [r0], #3074	; 0xc02	
ldrlt	r0, [r0], #3074	; 0xc02	
strtlt	r0, [r0], #3074	; 0xc02	
ldrtlt	r0, [r0], #3074	; 0xc02	
strblt	r0, [r0], #3074	; 0xc02	
ldrblt	r0, [r0], #3074	; 0xc02	
strbtlt	r0, [r0], #3074	; 0xc02	
ldrbtlt	r0, [r0], #3074	; 0xc02	
strlt	r0, [r0, #-3074]	; 0xfffff3fe	
ldrlt	r0, [r0, #-3074]	; 0xfffff3fe	
strlt	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrlt	r0, [r0, #-3074]!	; 0xfffff3fe	
strblt	r0, [r0, #-3074]	; 0xfffff3fe	
ldrblt	r0, [r0, #-3074]	; 0xfffff3fe	
strblt	r0, [r0, #-3074]!	; 0xfffff3fe	
ldrblt	r0, [r0, #-3074]!	; 0xfffff3fe	
strlt	r0, [r0, #3074]	; 0xc02	
ldrlt	r0, [r0, #3074]	; 0xc02	
strlt	r0, [r0, #3074]!	; 0xc02	
ldrlt	r0, [r0, #3074]!	; 0xc02	
strblt	r0, [r0, #3074]	; 0xc02	
ldrblt	r0, [r0, #3074]	; 0xc02	
strblt	r0, [r0, #3074]!	; 0xc02	
ldrblt	r0, [r0, #3074]!	; 0xc02	
strlt	r0, [r0], -r2, lsl #24		
ldrlt	r0, [r0], -r2, lsl #24		
strtlt	r0, [r0], -r2, lsl #24		
ldrtlt	r0, [r0], -r2, lsl #24		
strblt	r0, [r0], -r2, lsl #24		
ldrblt	r0, [r0], -r2, lsl #24		
strbtlt	r0, [r0], -r2, lsl #24		
ldrbtlt	r0, [r0], -r2, lsl #24		
strlt	r0, [r0], r2, lsl #24		
ldrlt	r0, [r0], r2, lsl #24		
strtlt	r0, [r0], r2, lsl #24		
ldrtlt	r0, [r0], r2, lsl #24		
strblt	r0, [r0], r2, lsl #24		
ldrblt	r0, [r0], r2, lsl #24		
strbtlt	r0, [r0], r2, lsl #24		
ldrbtlt	r0, [r0], r2, lsl #24		
strlt	r0, [r0, -r2, lsl #24]		
ldrlt	r0, [r0, -r2, lsl #24]		
strlt	r0, [r0, -r2, lsl #24]!		
ldrlt	r0, [r0, -r2, lsl #24]!		
strblt	r0, [r0, -r2, lsl #24]		
ldrblt	r0, [r0, -r2, lsl #24]		
strblt	r0, [r0, -r2, lsl #24]!		
ldrblt	r0, [r0, -r2, lsl #24]!		
strlt	r0, [r0, r2, lsl #24]		
ldrlt	r0, [r0, r2, lsl #24]		
strlt	r0, [r0, r2, lsl #24]!		
ldrlt	r0, [r0, r2, lsl #24]!		
strblt	r0, [r0, r2, lsl #24]		
ldrblt	r0, [r0, r2, lsl #24]		
strblt	r0, [r0, r2, lsl #24]!		
ldrblt	r0, [r0, r2, lsl #24]!		
stmdalt	r0, {r1, sl, fp}		
ldmdalt	r0, {r1, sl, fp}		
stmdalt	r0!, {r1, sl, fp}		
ldmdalt	r0!, {r1, sl, fp}		
stmdalt	r0, {r1, sl, fp}^		
ldmdalt	r0, {r1, sl, fp}^		
stmdalt	r0!, {r1, sl, fp}^		
ldmdalt	r0!, {r1, sl, fp}^		
stmlt	r0, {r1, sl, fp}		
ldmlt	r0, {r1, sl, fp}		
stmialt	r0!, {r1, sl, fp}		
ldmlt	r0!, {r1, sl, fp}		
stmialt	r0, {r1, sl, fp}^		
ldmlt	r0, {r1, sl, fp}^		
stmialt	r0!, {r1, sl, fp}^		
ldmlt	r0!, {r1, sl, fp}^		
stmdblt	r0, {r1, sl, fp}		
ldmdblt	r0, {r1, sl, fp}		
stmdblt	r0!, {r1, sl, fp}		
ldmdblt	r0!, {r1, sl, fp}		
stmdblt	r0, {r1, sl, fp}^		
ldmdblt	r0, {r1, sl, fp}^		
stmdblt	r0!, {r1, sl, fp}^		
ldmdblt	r0!, {r1, sl, fp}^		
stmiblt	r0, {r1, sl, fp}		
ldmiblt	r0, {r1, sl, fp}		
stmiblt	r0!, {r1, sl, fp}		
ldmiblt	r0!, {r1, sl, fp}		
stmiblt	r0, {r1, sl, fp}^		
ldmiblt	r0, {r1, sl, fp}^		
stmiblt	r0!, {r1, sl, fp}^		
ldmiblt	r0!, {r1, sl, fp}^		
blt	111e90 <HeapBase+0xb30>		
blt	511e94 <__undef_stack+0x3fb334>		
blt	911e98 <__undef_stack+0x7fb338>		
blt	d11e9c <__undef_stack+0xbfb33c>		
blt	1111ea0 <__undef_stack+0xffb340>		
blt	1511ea4 <__undef_stack+0x13fb344>		
blt	1911ea8 <__undef_stack+0x17fb348>		
blt	1d11eac <__undef_stack+0x1bfb34c>		
blt	fe111eb0 <LRemap+0x111ea1>		
blt	fe511eb4 <LRemap+0x511ea5>		
blt	fe911eb8 <LRemap+0x911ea9>		
blt	fed11ebc <LRemap+0xd11ead>		
blt	ff111ec0 <LRemap+0x1111eb1>		
blt	ff511ec4 <LRemap+0x1511eb5>		
blt	ff911ec8 <LRemap+0x1911eb9>		
blt	ffd11ecc <LRemap+0x1d11ebd>		
bllt	111ed0 <HeapBase+0xb70>		
bllt	511ed4 <__undef_stack+0x3fb374>		
bllt	911ed8 <__undef_stack+0x7fb378>		
bllt	d11edc <__undef_stack+0xbfb37c>		
bllt	1111ee0 <__undef_stack+0xffb380>		
bllt	1511ee4 <__undef_stack+0x13fb384>		
bllt	1911ee8 <__undef_stack+0x17fb388>		
bllt	1d11eec <__undef_stack+0x1bfb38c>		
bllt	fe111ef0 <LRemap+0x111ee1>		
bllt	fe511ef4 <LRemap+0x511ee5>		
bllt	fe911ef8 <LRemap+0x911ee9>		
bllt	fed11efc <LRemap+0xd11eed>		
bllt	ff111f00 <LRemap+0x1111ef1>		
bllt	ff511f04 <LRemap+0x1511ef5>		
bllt	ff911f08 <LRemap+0x1911ef9>		
bllt	ffd11f0c <LRemap+0x1d11efd>		
stclt	12, cr0, [r0], {2}		
ldclt	12, cr0, [r0], {2}		
stclt	12, cr0, [r0], #-8		
ldclt	12, cr0, [r0], #-8		
mcrrlt	12, 0, r0, r0, cr2		
mrrclt	12, 0, r0, r0, cr2	; <UNPREDICTABLE>	
stcllt	12, cr0, [r0], #-8		
ldcllt	12, cr0, [r0], #-8		
stclt	12, cr0, [r0], {2}		
ldclt	12, cr0, [r0], {2}		
stclt	12, cr0, [r0], #8		
ldclt	12, cr0, [r0], #8		
stcllt	12, cr0, [r0], {2}		
ldcllt	12, cr0, [r0], {2}		
stcllt	12, cr0, [r0], #8		
ldcllt	12, cr0, [r0], #8		
stclt	12, cr0, [r0, #-8]		
ldclt	12, cr0, [r0, #-8]		
stclt	12, cr0, [r0, #-8]!		
ldclt	12, cr0, [r0, #-8]!		
stcllt	12, cr0, [r0, #-8]		
ldcllt	12, cr0, [r0, #-8]		
stcllt	12, cr0, [r0, #-8]!		
ldcllt	12, cr0, [r0, #-8]!		
stclt	12, cr0, [r0, #8]		
ldclt	12, cr0, [r0, #8]		
stclt	12, cr0, [r0, #8]!		
ldclt	12, cr0, [r0, #8]!		
stcllt	12, cr0, [r0, #8]		
ldcllt	12, cr0, [r0, #8]		
stcllt	12, cr0, [r0, #8]!		
ldcllt	12, cr0, [r0, #8]!		
cdplt	12, 0, cr0, cr0, cr2, {0}		
cdplt	12, 1, cr0, cr0, cr2, {0}		
cdplt	12, 2, cr0, cr0, cr2, {0}		
cdplt	12, 3, cr0, cr0, cr2, {0}		
cdplt	12, 4, cr0, cr0, cr2, {0}		
cdplt	12, 5, cr0, cr0, cr2, {0}		
cdplt	12, 6, cr0, cr0, cr2, {0}		
cdplt	12, 7, cr0, cr0, cr2, {0}		
cdplt	12, 8, cr0, cr0, cr2, {0}		
cdplt	12, 9, cr0, cr0, cr2, {0}		
cdplt	12, 10, cr0, cr0, cr2, {0}		
cdplt	12, 11, cr0, cr0, cr2, {0}		
cdplt	12, 12, cr0, cr0, cr2, {0}		
cdplt	12, 13, cr0, cr0, cr2, {0}		
cdplt	12, 14, cr0, cr0, cr2, {0}		
cdplt	12, 15, cr0, cr0, cr2, {0}		
svclt	0x00000c02		
svclt	0x00100c02		
svclt	0x00200c02		
svclt	0x00300c02		
svclt	0x00400c02		
svclt	0x00500c02		
svclt	0x00600c02		
svclt	0x00700c02		
svclt	0x00800c02		
svclt	0x00900c02		
svclt	0x00a00c02		
svclt	0x00b00c02		
svclt	0x00c00c02		
svclt	0x00d00c02		
svclt	0x00e00c02		
svclt	0x00f00c02		
andgt	r0, r0, r0		
andsgt	r0, r0, r0		
eorgt	r0, r0, r0		
eorsgt	r0, r0, r0		
subgt	r0, r0, r0		
subsgt	r0, r0, r0		
rsbgt	r0, r0, r0		
rsbsgt	r0, r0, r0		
addgt	r0, r0, r0		
addsgt	r0, r0, r0		
adcgt	r0, r0, r0		
adcsgt	r0, r0, r0		
sbcgt	r0, r0, r0		
sbcsgt	r0, r0, r0		
rscgt	r0, r0, r0		
rscsgt	r0, r0, r0		
mrsgt	r0, (UNDEF: 0)		
tstgt	r0, r0		
teqgt	r0, r0		
teqgt	r0, r0		
mrsgt	r0, (UNDEF: 64)		
cmpgt	r0, r0		
cmngt	r0, r0		
cmngt	r0, r0		
orrgt	r0, r0, r0		
orrsgt	r0, r0, r0		
movgt	r0, r0		
movsgt	r0, r0		
bicgt	r0, r0, r0		
bicsgt	r0, r0, r0		
mvngt	r0, r0		
mvnsgt	r0, r0		
andgt	r0, r0, #0		
andsgt	r0, r0, #0		
eorgt	r0, r0, #0		
eorsgt	r0, r0, #0		
subgt	r0, r0, #0		
subsgt	r0, r0, #0		
rsbgt	r0, r0, #0		
rsbsgt	r0, r0, #0		
addgt	r0, r0, #0		
addsgt	r0, r0, #0		
adcgt	r0, r0, #0		
adcsgt	r0, r0, #0		
sbcgt	r0, r0, #0		
sbcsgt	r0, r0, #0		
rscgt	r0, r0, #0		
rscsgt	r0, r0, #0		
movwgt	r0, #0		
tstgt	r0, #0		
teqgt	r0, #0		
teqgt	r0, #0		
movtgt	r0, #0		
cmpgt	r0, #0		
cmngt	r0, #0		
cmngt	r0, #0		
orrgt	r0, r0, #0		
orrsgt	r0, r0, #0		
movgt	r0, #0		
movsgt	r0, #0		
bicgt	r0, r0, #0		
bicsgt	r0, r0, #0		
mvngt	r0, #0		
mvnsgt	r0, #0		
strgt	r0, [r0], #-0		
ldrgt	r0, [r0], #-0		
strtgt	r0, [r0], #-0		
ldrtgt	r0, [r0], #-0		
strbgt	r0, [r0], #-0		
ldrbgt	r0, [r0], #-0		
strbtgt	r0, [r0], #-0		
ldrbtgt	r0, [r0], #-0		
strgt	r0, [r0], #0		
ldrgt	r0, [r0], #0		
strtgt	r0, [r0], #0		
ldrtgt	r0, [r0], #0		
strbgt	r0, [r0], #0		
ldrbgt	r0, [r0], #0		
strbtgt	r0, [r0], #0		
ldrbtgt	r0, [r0], #0		
strgt	r0, [r0, #-0]		
ldrgt	r0, [r0, #-0]		
strgt	r0, [r0, #-0]!		
ldrgt	r0, [r0, #-0]!		
strbgt	r0, [r0, #-0]		
ldrbgt	r0, [r0, #-0]		
strbgt	r0, [r0, #-0]!		
ldrbgt	r0, [r0, #-0]!		
strgt	r0, [r0]		
ldrgt	r0, [r0]		
strgt	r0, [r0, #0]!		
ldrgt	r0, [r0, #0]!		
strbgt	r0, [r0]		
ldrbgt	r0, [r0]		
strbgt	r0, [r0, #0]!		
ldrbgt	r0, [r0, #0]!		
strgt	r0, [r0], -r0		
ldrgt	r0, [r0], -r0		
strtgt	r0, [r0], -r0		
ldrtgt	r0, [r0], -r0		
strbgt	r0, [r0], -r0		
ldrbgt	r0, [r0], -r0		
strbtgt	r0, [r0], -r0		
ldrbtgt	r0, [r0], -r0		
strgt	r0, [r0], r0		
ldrgt	r0, [r0], r0		
strtgt	r0, [r0], r0		
ldrtgt	r0, [r0], r0		
strbgt	r0, [r0], r0		
ldrbgt	r0, [r0], r0		
strbtgt	r0, [r0], r0		
ldrbtgt	r0, [r0], r0		
strgt	r0, [r0, -r0]		
ldrgt	r0, [r0, -r0]		
strgt	r0, [r0, -r0]!		
ldrgt	r0, [r0, -r0]!		
strbgt	r0, [r0, -r0]		
ldrbgt	r0, [r0, -r0]		
strbgt	r0, [r0, -r0]!		
ldrbgt	r0, [r0, -r0]!		
strgt	r0, [r0, r0]		
ldrgt	r0, [r0, r0]		
strgt	r0, [r0, r0]!		
ldrgt	r0, [r0, r0]!		
strbgt	r0, [r0, r0]		
ldrbgt	r0, [r0, r0]		
strbgt	r0, [r0, r0]!		
ldrbgt	r0, [r0, r0]!		
stmdagt	r0, {}	; <UNPREDICTABLE>	
ldmdagt	r0, {}	; <UNPREDICTABLE>	
stmdagt	r0!, {}	; <UNPREDICTABLE>	
ldmdagt	r0!, {}	; <UNPREDICTABLE>	
stmdagt	r0, {}^	; <UNPREDICTABLE>	
ldmdagt	r0, {}^	; <UNPREDICTABLE>	
stmdagt	r0!, {}^	; <UNPREDICTABLE>	
ldmdagt	r0!, {}^	; <UNPREDICTABLE>	
stmgt	r0, {}	; <UNPREDICTABLE>	
ldmgt	r0, {}	; <UNPREDICTABLE>	
stmiagt	r0!, {}	; <UNPREDICTABLE>	
ldmgt	r0!, {}	; <UNPREDICTABLE>	
stmiagt	r0, {}^	; <UNPREDICTABLE>	
ldmgt	r0, {}^	; <UNPREDICTABLE>	
stmiagt	r0!, {}^	; <UNPREDICTABLE>	
ldmgt	r0!, {}^	; <UNPREDICTABLE>	
stmdbgt	r0, {}	; <UNPREDICTABLE>	
ldmdbgt	r0, {}	; <UNPREDICTABLE>	
stmdbgt	r0!, {}	; <UNPREDICTABLE>	
ldmdbgt	r0!, {}	; <UNPREDICTABLE>	
stmdbgt	r0, {}^	; <UNPREDICTABLE>	
ldmdbgt	r0, {}^	; <UNPREDICTABLE>	
stmdbgt	r0!, {}^	; <UNPREDICTABLE>	
ldmdbgt	r0!, {}^	; <UNPREDICTABLE>	
stmibgt	r0, {}	; <UNPREDICTABLE>	
ldmibgt	r0, {}	; <UNPREDICTABLE>	
stmibgt	r0!, {}	; <UNPREDICTABLE>	
ldmibgt	r0!, {}	; <UNPREDICTABLE>	
stmibgt	r0, {}^	; <UNPREDICTABLE>	
ldmibgt	r0, {}^	; <UNPREDICTABLE>	
stmibgt	r0!, {}^	; <UNPREDICTABLE>	
ldmibgt	r0!, {}^	; <UNPREDICTABLE>	
bgt	10f288 <MMUTable+0x3288>		
bgt	50f28c <__undef_stack+0x3f872c>		
bgt	90f290 <__undef_stack+0x7f8730>		
bgt	d0f294 <__undef_stack+0xbf8734>		
bgt	110f298 <__undef_stack+0xff8738>		
bgt	150f29c <__undef_stack+0x13f873c>		
bgt	190f2a0 <__undef_stack+0x17f8740>		
bgt	1d0f2a4 <__undef_stack+0x1bf8744>		
bgt	fe10f2a8 <LRemap+0x10f299>		
bgt	fe50f2ac <LRemap+0x50f29d>		
bgt	fe90f2b0 <LRemap+0x90f2a1>		
bgt	fed0f2b4 <LRemap+0xd0f2a5>		
bgt	ff10f2b8 <LRemap+0x110f2a9>		
bgt	ff50f2bc <LRemap+0x150f2ad>		
bgt	ff90f2c0 <LRemap+0x190f2b1>		
bgt	ffd0f2c4 <LRemap+0x1d0f2b5>		
blgt	10f2c8 <MMUTable+0x32c8>		
blgt	50f2cc <__undef_stack+0x3f876c>		
blgt	90f2d0 <__undef_stack+0x7f8770>		
blgt	d0f2d4 <__undef_stack+0xbf8774>		
blgt	110f2d8 <__undef_stack+0xff8778>		
blgt	150f2dc <__undef_stack+0x13f877c>		
blgt	190f2e0 <__undef_stack+0x17f8780>		
blgt	1d0f2e4 <__undef_stack+0x1bf8784>		
blgt	fe10f2e8 <LRemap+0x10f2d9>		
blgt	fe50f2ec <LRemap+0x50f2dd>		
blgt	fe90f2f0 <LRemap+0x90f2e1>		
blgt	fed0f2f4 <LRemap+0xd0f2e5>		
blgt	ff10f2f8 <LRemap+0x110f2e9>		
blgt	ff50f2fc <LRemap+0x150f2ed>		
blgt	ff90f300 <LRemap+0x190f2f1>		
blgt	ffd0f304 <LRemap+0x1d0f2f5>		
stcgt	0, cr0, [r0], {-0}		
ldcgt	0, cr0, [r0], {-0}		
stcgt	0, cr0, [r0], #-0		
ldcgt	0, cr0, [r0], #-0		
margt	acc0, r0, r0		
mragt	r0, r0, acc0		
stclgt	0, cr0, [r0], #-0		
ldclgt	0, cr0, [r0], #-0		
stcgt	0, cr0, [r0], {0}		
ldcgt	0, cr0, [r0], {0}		
stcgt	0, cr0, [r0]		
ldcgt	0, cr0, [r0]		
stclgt	0, cr0, [r0], {0}		
ldclgt	0, cr0, [r0], {0}		
stclgt	0, cr0, [r0]		
ldclgt	0, cr0, [r0]		
stcgt	0, cr0, [r0, #-0]		
ldcgt	0, cr0, [r0, #-0]		
stcgt	0, cr0, [r0, #-0]		
ldcgt	0, cr0, [r0, #-0]		
stclgt	0, cr0, [r0, #-0]		
ldclgt	0, cr0, [r0, #-0]		
stclgt	0, cr0, [r0, #-0]		
ldclgt	0, cr0, [r0, #-0]		
stcgt	0, cr0, [r0]		
ldcgt	0, cr0, [r0]		
stcgt	0, cr0, [r0]		
ldcgt	0, cr0, [r0]		
stclgt	0, cr0, [r0]		
ldclgt	0, cr0, [r0]		
stclgt	0, cr0, [r0]		
ldclgt	0, cr0, [r0]		
cdpgt	0, 0, cr0, cr0, cr0, {0}		
cdpgt	0, 1, cr0, cr0, cr0, {0}		
cdpgt	0, 2, cr0, cr0, cr0, {0}		
cdpgt	0, 3, cr0, cr0, cr0, {0}		
cdpgt	0, 4, cr0, cr0, cr0, {0}		
cdpgt	0, 5, cr0, cr0, cr0, {0}		
cdpgt	0, 6, cr0, cr0, cr0, {0}		
cdpgt	0, 7, cr0, cr0, cr0, {0}		
cdpgt	0, 8, cr0, cr0, cr0, {0}		
cdpgt	0, 9, cr0, cr0, cr0, {0}		
cdpgt	0, 10, cr0, cr0, cr0, {0}		
cdpgt	0, 11, cr0, cr0, cr0, {0}		
cdpgt	0, 12, cr0, cr0, cr0, {0}		
cdpgt	0, 13, cr0, cr0, cr0, {0}		
cdpgt	0, 14, cr0, cr0, cr0, {0}		
cdpgt	0, 15, cr0, cr0, cr0, {0}		
svcgt	0x00000000		
svcgt	0x00100000		
svcgt	0x00200000		
svcgt	0x00300000		
svcgt	0x00400000		
svcgt	0x00500000		
svcgt	0x00600000		
svcgt	0x00700000		
svcgt	0x00800000		
svcgt	0x00900000		
svcgt	0x00a00000		
svcgt	0x00b00000		
svcgt	0x00c00000		
svcgt	0x00d00000		
svcgt	0x00e00000		
svcgt	0x00f00000	; IMB	
andle	r0, r0, r0		
andsle	r0, r0, r0		
eorle	r0, r0, r0		
eorsle	r0, r0, r0		
suble	r0, r0, r0		
subsle	r0, r0, r0		
rsble	r0, r0, r0		
rsbsle	r0, r0, r0		
addle	r0, r0, r0		
addsle	r0, r0, r0		
adcle	r0, r0, r0		
adcsle	r0, r0, r0		
sbcle	r0, r0, r0		
sbcsle	r0, r0, r0		
rscle	r0, r0, r0		
rscsle	r0, r0, r0		
mrsle	r0, (UNDEF: 0)		
tstle	r0, r0		
teqle	r0, r0		
teqle	r0, r0		
mrsle	r0, (UNDEF: 64)		
cmple	r0, r0		
cmnle	r0, r0		
cmnle	r0, r0		
orrle	r0, r0, r0		
orrsle	r0, r0, r0		
movle	r0, r0		
movsle	r0, r0		
bicle	r0, r0, r0		
bicsle	r0, r0, r0		
mvnle	r0, r0		
mvnsle	r0, r0		
andle	r0, r0, #0		
andsle	r0, r0, #0		
eorle	r0, r0, #0		
eorsle	r0, r0, #0		
suble	r0, r0, #0		
subsle	r0, r0, #0		
rsble	r0, r0, #0		
rsbsle	r0, r0, #0		
addle	r0, r0, #0		
addsle	r0, r0, #0		
adcle	r0, r0, #0		
adcsle	r0, r0, #0		
sbcle	r0, r0, #0		
sbcsle	r0, r0, #0		
rscle	r0, r0, #0		
rscsle	r0, r0, #0		
movwle	r0, #0		
tstle	r0, #0		
teqle	r0, #0		
teqle	r0, #0		
movtle	r0, #0		
cmple	r0, #0		
cmnle	r0, #0		
cmnle	r0, #0		
orrle	r0, r0, #0		
orrsle	r0, r0, #0		
movle	r0, #0		
movsle	r0, #0		
bicle	r0, r0, #0		
bicsle	r0, r0, #0		
mvnle	r0, #0		
mvnsle	r0, #0		
strle	r0, [r0], #-0		
ldrle	r0, [r0], #-0		
strtle	r0, [r0], #-0		
ldrtle	r0, [r0], #-0		
strble	r0, [r0], #-0		
ldrble	r0, [r0], #-0		
strbtle	r0, [r0], #-0		
ldrbtle	r0, [r0], #-0		
strle	r0, [r0], #0		
ldrle	r0, [r0], #0		
strtle	r0, [r0], #0		
ldrtle	r0, [r0], #0		
strble	r0, [r0], #0		
ldrble	r0, [r0], #0		
strbtle	r0, [r0], #0		
ldrbtle	r0, [r0], #0		
strle	r0, [r0, #-0]		
ldrle	r0, [r0, #-0]		
strle	r0, [r0, #-0]!		
ldrle	r0, [r0, #-0]!		
strble	r0, [r0, #-0]		
ldrble	r0, [r0, #-0]		
strble	r0, [r0, #-0]!		
ldrble	r0, [r0, #-0]!		
strle	r0, [r0]		
ldrle	r0, [r0]		
strle	r0, [r0, #0]!		
ldrle	r0, [r0, #0]!		
strble	r0, [r0]		
ldrble	r0, [r0]		
strble	r0, [r0, #0]!		
ldrble	r0, [r0, #0]!		
strle	r0, [r0], -r0		
ldrle	r0, [r0], -r0		
strtle	r0, [r0], -r0		
ldrtle	r0, [r0], -r0		
strble	r0, [r0], -r0		
ldrble	r0, [r0], -r0		
strbtle	r0, [r0], -r0		
ldrbtle	r0, [r0], -r0		
strle	r0, [r0], r0		
ldrle	r0, [r0], r0		
strtle	r0, [r0], r0		
ldrtle	r0, [r0], r0		
strble	r0, [r0], r0		
ldrble	r0, [r0], r0		
strbtle	r0, [r0], r0		
ldrbtle	r0, [r0], r0		
strle	r0, [r0, -r0]		
ldrle	r0, [r0, -r0]		
strle	r0, [r0, -r0]!		
ldrle	r0, [r0, -r0]!		
strble	r0, [r0, -r0]		
ldrble	r0, [r0, -r0]		
strble	r0, [r0, -r0]!		
ldrble	r0, [r0, -r0]!		
strle	r0, [r0, r0]		
ldrle	r0, [r0, r0]		
strle	r0, [r0, r0]!		
ldrle	r0, [r0, r0]!		
strble	r0, [r0, r0]		
ldrble	r0, [r0, r0]		
strble	r0, [r0, r0]!		
ldrble	r0, [r0, r0]!		
stmdale	r0, {}	; <UNPREDICTABLE>	
ldmdale	r0, {}	; <UNPREDICTABLE>	
stmdale	r0!, {}	; <UNPREDICTABLE>	
ldmdale	r0!, {}	; <UNPREDICTABLE>	
stmdale	r0, {}^	; <UNPREDICTABLE>	
ldmdale	r0, {}^	; <UNPREDICTABLE>	
stmdale	r0!, {}^	; <UNPREDICTABLE>	
ldmdale	r0!, {}^	; <UNPREDICTABLE>	
stmle	r0, {}	; <UNPREDICTABLE>	
ldmle	r0, {}	; <UNPREDICTABLE>	
stmiale	r0!, {}	; <UNPREDICTABLE>	
ldmle	r0!, {}	; <UNPREDICTABLE>	
stmiale	r0, {}^	; <UNPREDICTABLE>	
ldmle	r0, {}^	; <UNPREDICTABLE>	
stmiale	r0!, {}^	; <UNPREDICTABLE>	
ldmle	r0!, {}^	; <UNPREDICTABLE>	
stmdble	r0, {}	; <UNPREDICTABLE>	
ldmdble	r0, {}	; <UNPREDICTABLE>	
stmdble	r0!, {}	; <UNPREDICTABLE>	
ldmdble	r0!, {}	; <UNPREDICTABLE>	
stmdble	r0, {}^	; <UNPREDICTABLE>	
ldmdble	r0, {}^	; <UNPREDICTABLE>	
stmdble	r0!, {}^	; <UNPREDICTABLE>	
ldmdble	r0!, {}^	; <UNPREDICTABLE>	
stmible	r0, {}	; <UNPREDICTABLE>	
ldmible	r0, {}	; <UNPREDICTABLE>	
stmible	r0!, {}	; <UNPREDICTABLE>	
ldmible	r0!, {}	; <UNPREDICTABLE>	
stmible	r0, {}^	; <UNPREDICTABLE>	
ldmible	r0, {}^	; <UNPREDICTABLE>	
stmible	r0!, {}^	; <UNPREDICTABLE>	
ldmible	r0!, {}^	; <UNPREDICTABLE>	
ble	10f688 <MMUTable+0x3688>		
ble	50f68c <__undef_stack+0x3f8b2c>		
ble	90f690 <__undef_stack+0x7f8b30>		
ble	d0f694 <__undef_stack+0xbf8b34>		
ble	110f698 <__undef_stack+0xff8b38>		
ble	150f69c <__undef_stack+0x13f8b3c>		
ble	190f6a0 <__undef_stack+0x17f8b40>		
ble	1d0f6a4 <__undef_stack+0x1bf8b44>		
ble	fe10f6a8 <LRemap+0x10f699>		
ble	fe50f6ac <LRemap+0x50f69d>		
ble	fe90f6b0 <LRemap+0x90f6a1>		
ble	fed0f6b4 <LRemap+0xd0f6a5>		
ble	ff10f6b8 <LRemap+0x110f6a9>		
ble	ff50f6bc <LRemap+0x150f6ad>		
ble	ff90f6c0 <LRemap+0x190f6b1>		
ble	ffd0f6c4 <LRemap+0x1d0f6b5>		
blle	10f6c8 <MMUTable+0x36c8>		
blle	50f6cc <__undef_stack+0x3f8b6c>		
blle	90f6d0 <__undef_stack+0x7f8b70>		
blle	d0f6d4 <__undef_stack+0xbf8b74>		
blle	110f6d8 <__undef_stack+0xff8b78>		
blle	150f6dc <__undef_stack+0x13f8b7c>		
blle	190f6e0 <__undef_stack+0x17f8b80>		
blle	1d0f6e4 <__undef_stack+0x1bf8b84>		
blle	fe10f6e8 <LRemap+0x10f6d9>		
blle	fe50f6ec <LRemap+0x50f6dd>		
blle	fe90f6f0 <LRemap+0x90f6e1>		
blle	fed0f6f4 <LRemap+0xd0f6e5>		
blle	ff10f6f8 <LRemap+0x110f6e9>		
blle	ff50f6fc <LRemap+0x150f6ed>		
blle	ff90f700 <LRemap+0x190f6f1>		
blle	ffd0f704 <LRemap+0x1d0f6f5>		
stcle	0, cr0, [r0], {-0}		
ldcle	0, cr0, [r0], {-0}		
stcle	0, cr0, [r0], #-0		
ldcle	0, cr0, [r0], #-0		
marle	acc0, r0, r0		
mrale	r0, r0, acc0		
stclle	0, cr0, [r0], #-0		
ldclle	0, cr0, [r0], #-0		
stcle	0, cr0, [r0], {0}		
ldcle	0, cr0, [r0], {0}		
stcle	0, cr0, [r0]		
ldcle	0, cr0, [r0]		
stclle	0, cr0, [r0], {0}		
ldclle	0, cr0, [r0], {0}		
stclle	0, cr0, [r0]		
ldclle	0, cr0, [r0]		
stcle	0, cr0, [r0, #-0]		
ldcle	0, cr0, [r0, #-0]		
stcle	0, cr0, [r0, #-0]		
ldcle	0, cr0, [r0, #-0]		
stclle	0, cr0, [r0, #-0]		
ldclle	0, cr0, [r0, #-0]		
stclle	0, cr0, [r0, #-0]		
ldclle	0, cr0, [r0, #-0]		
stcle	0, cr0, [r0]		
ldcle	0, cr0, [r0]		
stcle	0, cr0, [r0]		
ldcle	0, cr0, [r0]		
stclle	0, cr0, [r0]		
ldclle	0, cr0, [r0]		
stclle	0, cr0, [r0]		
ldclle	0, cr0, [r0]		
cdple	0, 0, cr0, cr0, cr0, {0}		
cdple	0, 1, cr0, cr0, cr0, {0}		
cdple	0, 2, cr0, cr0, cr0, {0}		
cdple	0, 3, cr0, cr0, cr0, {0}		
cdple	0, 4, cr0, cr0, cr0, {0}		
cdple	0, 5, cr0, cr0, cr0, {0}		
cdple	0, 6, cr0, cr0, cr0, {0}		
cdple	0, 7, cr0, cr0, cr0, {0}		
cdple	0, 8, cr0, cr0, cr0, {0}		
cdple	0, 9, cr0, cr0, cr0, {0}		
cdple	0, 10, cr0, cr0, cr0, {0}		
cdple	0, 11, cr0, cr0, cr0, {0}		
cdple	0, 12, cr0, cr0, cr0, {0}		
cdple	0, 13, cr0, cr0, cr0, {0}		
cdple	0, 14, cr0, cr0, cr0, {0}		
cdple	0, 15, cr0, cr0, cr0, {0}		
svcle	0x00000000		
svcle	0x00100000		
svcle	0x00200000		
svcle	0x00300000		
svcle	0x00400000		
svcle	0x00500000		
svcle	0x00600000		
svcle	0x00700000		
svcle	0x00800000		
svcle	0x00900000		
svcle	0x00a00000		
svcle	0x00b00000		
svcle	0x00c00000		
svcle	0x00d00000		
svcle	0x00e00000		
svcle	0x00f00000	; IMB	
and	r0, r0, r6, lsl #24		
ands	r0, r0, r6, lsl #24		
eor	r0, r0, r6, lsl #24		
eors	r0, r0, r0		
sub	r0, r0, r0		
subs	r0, r0, r0		
rsb	r0, r0, r0		
rsbs	r0, r0, r0		
add	r0, r0, r0		
adds	r0, r0, r0		
adc	r0, r0, r0		
adcs	r0, r0, r0		
sbc	r0, r0, r0		
sbcs	r0, r0, r0		
rsc	r0, r0, r0		
rscs	r0, r0, r0		
tst	r0, r6, lsl #24		
tst	r0, r6, lsl #24		
teq	r0, r6, lsl #24		
teq	r0, r6, lsl #24		
cmp	r0, r6, lsl #24		
cmp	r0, r6, lsl #24		
cmn	r0, r6, lsl #24		
cmn	r0, r6, lsl #24		
orr	r0, r0, r6, lsl #24		
orrs	r0, r0, r6, lsl #24		
lsl	r0, r6, #24		
lsls	r0, r6, #24		
bic	r0, r0, r6, lsl #24		
bics	r0, r0, r6, lsl #24		
mvn	r0, r6, lsl #24		
mvns	r0, r6, lsl #24		
and	r0, r0, #1536	; 0x600	
ands	r0, r0, #1536	; 0x600	
eor	r0, r0, #1536	; 0x600	
eors	r0, r0, #1536	; 0x600	
sub	r0, r0, #1536	; 0x600	
subs	r0, r0, #1536	; 0x600	
rsb	r0, r0, #1536	; 0x600	
rsbs	r0, r0, #1536	; 0x600	
add	r0, r0, #1536	; 0x600	
adds	r0, r0, #1536	; 0x600	
adc	r0, r0, #1536	; 0x600	
adcs	r0, r0, #1536	; 0x600	
sbc	r0, r0, #1536	; 0x600	
sbcs	r0, r0, #1536	; 0x600	
rsc	r0, r0, #1536	; 0x600	
rscs	r0, r0, #1536	; 0x600	
movw	r0, #3078	; 0xc06	
tst	r0, #1536	; 0x600	
teq	r0, #1536	; 0x600	
teq	r0, #1536	; 0x600	
movt	r0, #3078	; 0xc06	
cmp	r0, #1536	; 0x600	
cmn	r0, #1536	; 0x600	
cmn	r0, #1536	; 0x600	
orr	r0, r0, #1536	; 0x600	
orrs	r0, r0, #1536	; 0x600	
mov	r0, #1536	; 0x600	
movs	r0, #1536	; 0x600	
bic	r0, r0, #1536	; 0x600	
bics	r0, r0, #1536	; 0x600	
mvn	r0, #1536	; 0x600	
mvns	r0, #1536	; 0x600	
str	r0, [r0], #-3086	; 0xfffff3f2	
ldr	r0, [r0], #-3086	; 0xfffff3f2	
strt	r0, [r0], #-3086	; 0xfffff3f2	
ldrt	r0, [r0], #-3086	; 0xfffff3f2	
strb	r0, [r0], #-3086	; 0xfffff3f2	
ldrb	r0, [r0], #-3086	; 0xfffff3f2	
strbt	r0, [r0], #-3086	; 0xfffff3f2	
ldrbt	r0, [r0], #-3086	; 0xfffff3f2	
str	r0, [r0], #3086	; 0xc0e	
ldr	r0, [r0], #3086	; 0xc0e	
strt	r0, [r0], #3086	; 0xc0e	
ldrt	r0, [r0], #3086	; 0xc0e	
strb	r0, [r0], #3086	; 0xc0e	
ldrb	r0, [r0], #3086	; 0xc0e	
strbt	r0, [r0], #3086	; 0xc0e	
ldrbt	r0, [r0], #3086	; 0xc0e	
str	r0, [r0, #-3086]	; 0xfffff3f2	
ldr	r0, [r0, #-3086]	; 0xfffff3f2	
str	r0, [r0, #-3086]!	; 0xfffff3f2	
ldr	r0, [r0, #-3086]!	; 0xfffff3f2	
strb	r0, [r0, #-3086]	; 0xfffff3f2	
ldrb	r0, [r0, #-3086]	; 0xfffff3f2	
strb	r0, [r0, #-3086]!	; 0xfffff3f2	
ldrb	r0, [r0, #-3086]!	; 0xfffff3f2	
str	r0, [r0, #3086]	; 0xc0e	
ldr	r0, [r0, #3086]	; 0xc0e	
str	r0, [r0, #3086]!	; 0xc0e	
ldr	r0, [r0, #3086]!	; 0xc0e	
strb	r0, [r0, #3086]	; 0xc0e	
ldrb	r0, [r0, #3086]	; 0xc0e	
strb	r0, [r0, #3086]!	; 0xc0e	
ldrb	r0, [r0, #3086]!	; 0xc0e	
str	r0, [r0], -r0		
ldr	r0, [r0], -r0		
strt	r0, [r0], -r0		
ldrt	r0, [r0], -r0		
strb	r0, [r0], -r0		
ldrb	r0, [r0], -r0		
strbt	r0, [r0], -r0		
ldrbt	r0, [r0], -r0		
str	r0, [r0], r0		
ldr	r0, [r0], r0		
strt	r0, [r0], r0		
ldrt	r0, [r0], r0		
strb	r0, [r0], r0		
ldrb	r0, [r0], r0		
strbt	r0, [r0], r0		
ldrbt	r0, [r0], r0		
str	r0, [r0, -r0]		
ldr	r0, [r0, -r0]		
str	r0, [r0, -r0]!		
ldr	r0, [r0, -r0]!		
strb	r0, [r0, -r0]		
ldrb	r0, [r0, -r0]		
strb	r0, [r0, -r0]!		
ldrb	r0, [r0, -r0]!		
str	r0, [r0, r0]		
ldr	r0, [r0, r0]		
str	r0, [r0, r0]!		
ldr	r0, [r0, r0]!		
strb	r0, [r0, r0]		
ldrb	r0, [r0, r0]		
strb	r0, [r0, r0]!		
ldrb	r0, [r0, r0]!		
stmda	r0, {}	; <UNPREDICTABLE>	
ldmda	r0, {}	; <UNPREDICTABLE>	
stmda	r0!, {}	; <UNPREDICTABLE>	
ldmda	r0!, {}	; <UNPREDICTABLE>	
stmda	r0, {}^	; <UNPREDICTABLE>	
ldmda	r0, {}^	; <UNPREDICTABLE>	
stmda	r0!, {}^	; <UNPREDICTABLE>	
ldmda	r0!, {}^	; <UNPREDICTABLE>	
stm	r0, {}	; <UNPREDICTABLE>	
ldm	r0, {}	; <UNPREDICTABLE>	
stmia	r0!, {}	; <UNPREDICTABLE>	
ldm	r0!, {}	; <UNPREDICTABLE>	
stmia	r0, {}^	; <UNPREDICTABLE>	
ldm	r0, {}^	; <UNPREDICTABLE>	
stmia	r0!, {}^	; <UNPREDICTABLE>	
ldm	r0!, {}^	; <UNPREDICTABLE>	
stmdb	r0, {}	; <UNPREDICTABLE>	
ldmdb	r0, {}	; <UNPREDICTABLE>	
stmdb	r0!, {}	; <UNPREDICTABLE>	
ldmdb	r0!, {}	; <UNPREDICTABLE>	
stmdb	r0, {}^	; <UNPREDICTABLE>	
ldmdb	r0, {}^	; <UNPREDICTABLE>	
stmdb	r0!, {}^	; <UNPREDICTABLE>	
ldmdb	r0!, {}^	; <UNPREDICTABLE>	
stmib	r0, {}	; <UNPREDICTABLE>	
ldmib	r0, {}	; <UNPREDICTABLE>	
stmib	r0!, {}	; <UNPREDICTABLE>	
ldmib	r0!, {}	; <UNPREDICTABLE>	
stmib	r0, {}^	; <UNPREDICTABLE>	
ldmib	r0, {}^	; <UNPREDICTABLE>	
stmib	r0!, {}^	; <UNPREDICTABLE>	
ldmib	r0!, {}^	; <UNPREDICTABLE>	
b	10fa88 <MMUTable+0x3a88>		
b	50fa8c <__undef_stack+0x3f8f2c>		
b	90fa90 <__undef_stack+0x7f8f30>		
b	d0fa94 <__undef_stack+0xbf8f34>		
b	110fa98 <__undef_stack+0xff8f38>		
b	150fa9c <__undef_stack+0x13f8f3c>		
b	190faa0 <__undef_stack+0x17f8f40>		
b	1d0faa4 <__undef_stack+0x1bf8f44>		
b	fe10faa8 <LRemap+0x10fa99>		
b	fe50faac <LRemap+0x50fa9d>		
b	fe90fab0 <LRemap+0x90faa1>		
b	fed0fab4 <LRemap+0xd0faa5>		
b	ff10fab8 <LRemap+0x110faa9>		
b	ff50fabc <LRemap+0x150faad>		
b	ff90fac0 <LRemap+0x190fab1>		
b	ffd0fac4 <LRemap+0x1d0fab5>		
bl	10fac8 <MMUTable+0x3ac8>		
bl	50facc <__undef_stack+0x3f8f6c>		
bl	90fad0 <__undef_stack+0x7f8f70>		
bl	d0fad4 <__undef_stack+0xbf8f74>		
bl	110fad8 <__undef_stack+0xff8f78>		
bl	150fadc <__undef_stack+0x13f8f7c>		
bl	190fae0 <__undef_stack+0x17f8f80>		
bl	1d0fae4 <__undef_stack+0x1bf8f84>		
bl	fe10fae8 <LRemap+0x10fad9>		
bl	fe50faec <LRemap+0x50fadd>		
bl	fe90faf0 <LRemap+0x90fae1>		
bl	fed0faf4 <LRemap+0xd0fae5>		
bl	ff10faf8 <LRemap+0x110fae9>		
bl	ff50fafc <LRemap+0x150faed>		
bl	ff90fb00 <LRemap+0x190faf1>		
bl	ffd0fb04 <LRemap+0x1d0faf5>		
stc	0, cr0, [r0], {-0}		
ldc	0, cr0, [r0], {-0}		
stc	0, cr0, [r0], #-0		
ldc	0, cr0, [r0], #-0		
mar	acc0, r0, r0		
mra	r0, r0, acc0		
stcl	0, cr0, [r0], #-0		
ldcl	0, cr0, [r0], #-0		
stc	0, cr0, [r0], {0}		
ldc	0, cr0, [r0], {0}		
stc	0, cr0, [r0]		
ldc	0, cr0, [r0]		
stcl	0, cr0, [r0], {0}		
ldcl	0, cr0, [r0], {0}		
stcl	0, cr0, [r0]		
ldcl	0, cr0, [r0]		
stc	0, cr0, [r0, #-0]		
ldc	0, cr0, [r0, #-0]		
stc	0, cr0, [r0, #-0]		
ldc	0, cr0, [r0, #-0]		
stcl	0, cr0, [r0, #-0]		
ldcl	0, cr0, [r0, #-0]		
stcl	0, cr0, [r0, #-0]		
ldcl	0, cr0, [r0, #-0]		
stc	0, cr0, [r0]		
ldc	0, cr0, [r0]		
stc	0, cr0, [r0]		
ldc	0, cr0, [r0]		
stcl	0, cr0, [r0]		
ldcl	0, cr0, [r0]		
stcl	0, cr0, [r0]		
ldcl	0, cr0, [r0]		
cdp	0, 0, cr0, cr0, cr0, {0}		
cdp	0, 1, cr0, cr0, cr0, {0}		
cdp	0, 2, cr0, cr0, cr0, {0}		
cdp	0, 3, cr0, cr0, cr0, {0}		
cdp	0, 4, cr0, cr0, cr0, {0}		
cdp	0, 5, cr0, cr0, cr0, {0}		
cdp	0, 6, cr0, cr0, cr0, {0}		
cdp	0, 7, cr0, cr0, cr0, {0}		
cdp	0, 8, cr0, cr0, cr0, {0}		
cdp	0, 9, cr0, cr0, cr0, {0}		
cdp	0, 10, cr0, cr0, cr0, {0}		
cdp	0, 11, cr0, cr0, cr0, {0}		
cdp	0, 12, cr0, cr0, cr0, {0}		
cdp	0, 13, cr0, cr0, cr0, {0}		
cdp	0, 14, cr0, cr0, cr0, {0}		
cdp	0, 15, cr0, cr0, cr0, {0}		
svc	0x00000000		
svc	0x00100000		
svc	0x00200000		
svc	0x00300000		
svc	0x00400000		
svc	0x00500000		
svc	0x00600000		
svc	0x00700000		
svc	0x00800000		
svc	0x00900000		
svc	0x00a00000		
svc	0x00b00000		
svc	0x00c00000		
svc	0x00d00000		
svc	0x00e00000		
svc	0x00f00000	; IMB	
		; <UNDEFINED> instruction: 0xf0000000	
		; <UNDEFINED> instruction: 0xf0100000	
		; <UNDEFINED> instruction: 0xf0200000	
		; <UNDEFINED> instruction: 0xf0300000	
		; <UNDEFINED> instruction: 0xf0400000	
		; <UNDEFINED> instruction: 0xf0500000	
		; <UNDEFINED> instruction: 0xf0600000	
		; <UNDEFINED> instruction: 0xf0700000	
		; <UNDEFINED> instruction: 0xf0800000	
		; <UNDEFINED> instruction: 0xf0900000	
		; <UNDEFINED> instruction: 0xf0a00000	
		; <UNDEFINED> instruction: 0xf0b00000	
		; <UNDEFINED> instruction: 0xf0c00000	
		; <UNDEFINED> instruction: 0xf0d00000	
		; <UNDEFINED> instruction: 0xf0e00000	
		; <UNDEFINED> instruction: 0xf0f00000	
cps	#0		
		; <UNDEFINED> instruction: 0xf1100000	
		; <UNDEFINED> instruction: 0xf1200000	
		; <UNDEFINED> instruction: 0xf1300000	
		; <UNDEFINED> instruction: 0xf1400000	
		; <UNDEFINED> instruction: 0xf1500000	
		; <UNDEFINED> instruction: 0xf1600000	
		; <UNDEFINED> instruction: 0xf1700000	
		; <UNDEFINED> instruction: 0xf1800000	
		; <UNDEFINED> instruction: 0xf1900000	
		; <UNDEFINED> instruction: 0xf1a00000	
		; <UNDEFINED> instruction: 0xf1b00000	
		; <UNDEFINED> instruction: 0xf1c00000	
		; <UNDEFINED> instruction: 0xf1d00000	
		; <UNDEFINED> instruction: 0xf1e00000	
		; <UNDEFINED> instruction: 0xf1f00000	
vhadd.s8	d0, d0, d0		
vhadd.s16	d0, d0, d0		
vhadd.s32	d0, d0, d0		
vhadd.s<illegal width 64>	d0, d0, d0		
vhadd.s8	d16, d0, d0		
vhadd.s16	d16, d0, d0		
vhadd.s32	d16, d0, d0		
vhadd.s<illegal width 64>	d16, d0, d0		
vaddl.s8	q0, d0, d0		
vaddl.s16	q0, d0, d0		
vaddl.s32	q0, d0, d0		
vext.8	d0, d0, d0, #0		
vaddl.s8	q8, d0, d0		
vaddl.s16	q8, d0, d0		
vaddl.s32	q8, d0, d0		
vext.8	d16, d0, d0, #0		
vhadd.u8	d0, d0, d0		
vhadd.u16	d0, d0, d0		
vhadd.u32	d0, d0, d0		
vhadd.u<illegal width 64>	d0, d0, d0		
vhadd.u8	d16, d0, d0		
vhadd.u16	d16, d0, d0		
vhadd.u32	d16, d0, d0		
vhadd.u<illegal width 64>	d16, d0, d0		
vaddl.u8	q0, d0, d0		
vaddl.u16	q0, d0, d0		
vaddl.u32	q0, d0, d0		
vrev64.8	d0, d0		
vaddl.u8	q8, d0, d0		
vaddl.u16	q8, d0, d0		
vaddl.u32	q8, d0, d0		
vrev64.8	d16, d0		
vst4.8	{d0-d3}, [r0], r0		
		; <UNDEFINED> instruction: 0xf4100000	
vld4.8	{d0-d3}, [r0], r0		
		; <UNDEFINED> instruction: 0xf4300000	
vst4.8	{d16-d19}, [r0], r0		
		; <UNDEFINED> instruction: 0xf4500000	
vld4.8	{d16-d19}, [r0], r0		
		; <UNDEFINED> instruction: 0xf4700000	
vst1.8	{d0[0]}, [r0], r0		
		; <UNDEFINED> instruction: 0xf4900000	
vld1.8	{d0[0]}, [r0], r0		
		; <UNDEFINED> instruction: 0xf4b00000	
vst1.8	{d16[0]}, [r0], r0		
		; <UNDEFINED> instruction: 0xf4d00000	
vld1.8	{d16[0]}, [r0], r0		
		; <UNDEFINED> instruction: 0xf4f00000	
		; <UNDEFINED> instruction: 0xf5000000	
		; <UNDEFINED> instruction: 0xf5100000	
		; <UNDEFINED> instruction: 0xf5200000	
		; <UNDEFINED> instruction: 0xf5300000	
		; <UNDEFINED> instruction: 0xf5400000	
		; <UNDEFINED> instruction: 0xf5500000	
		; <UNDEFINED> instruction: 0xf5600000	
		; <UNDEFINED> instruction: 0xf5700000	
		; <UNDEFINED> instruction: 0xf5800000	
		; <UNDEFINED> instruction: 0xf5900000	
		; <UNDEFINED> instruction: 0xf5a00000	
		; <UNDEFINED> instruction: 0xf5b00000	
		; <UNDEFINED> instruction: 0xf5c00000	
		; <UNDEFINED> instruction: 0xf5d00000	
		; <UNDEFINED> instruction: 0xf5e00000	
		; <UNDEFINED> instruction: 0xf5f00000	
		; <UNDEFINED> instruction: 0xf6000000	
		; <UNDEFINED> instruction: 0xf6100000	
		; <UNDEFINED> instruction: 0xf6200000	
		; <UNDEFINED> instruction: 0xf6300000	
		; <UNDEFINED> instruction: 0xf6400000	
		; <UNDEFINED> instruction: 0xf6500000	
		; <UNDEFINED> instruction: 0xf6600000	
		; <UNDEFINED> instruction: 0xf6700000	
		; <UNDEFINED> instruction: 0xf6800000	
		; <UNDEFINED> instruction: 0xf6900000	
		; <UNDEFINED> instruction: 0xf6a00000	
		; <UNDEFINED> instruction: 0xf6b00000	
		; <UNDEFINED> instruction: 0xf6c00000	
		; <UNDEFINED> instruction: 0xf6d00000	
		; <UNDEFINED> instruction: 0xf6e00000	
		; <UNDEFINED> instruction: 0xf6f00000	
		; <UNDEFINED> instruction: 0xf7000000	
		; <UNDEFINED> instruction: 0xf7100000	
		; <UNDEFINED> instruction: 0xf7200000	
		; <UNDEFINED> instruction: 0xf7300000	
		; <UNDEFINED> instruction: 0xf7400000	
		; <UNDEFINED> instruction: 0xf7500000	
		; <UNDEFINED> instruction: 0xf7600000	
		; <UNDEFINED> instruction: 0xf7700000	
		; <UNDEFINED> instruction: 0xf7800000	
		; <UNDEFINED> instruction: 0xf7900000	
		; <UNDEFINED> instruction: 0xf7a00000	
		; <UNDEFINED> instruction: 0xf7b00000	
		; <UNDEFINED> instruction: 0xf7c00000	
		; <UNDEFINED> instruction: 0xf7d00000	
		; <UNDEFINED> instruction: 0xf7e00000	
		; <UNDEFINED> instruction: 0xf7f00000	
		; <UNDEFINED> instruction: 0xf8000c06	
		; <UNDEFINED> instruction: 0xf8100c06	
		; <UNDEFINED> instruction: 0xf8200c06	
		; <UNDEFINED> instruction: 0xf8300c06	
		; <UNDEFINED> instruction: 0xf8400c06	
		; <UNDEFINED> instruction: 0xf8500c06	
		; <UNDEFINED> instruction: 0xf8600c06	
		; <UNDEFINED> instruction: 0xf8700c06	
		; <UNDEFINED> instruction: 0xf8800c06	
		; <UNDEFINED> instruction: 0xf8900c06	
		; <UNDEFINED> instruction: 0xf8a00c06	
		; <UNDEFINED> instruction: 0xf8b00c06	
		; <UNDEFINED> instruction: 0xf8c00c06	
		; <UNDEFINED> instruction: 0xf8d00c06	
		; <UNDEFINED> instruction: 0xf8e00c06	
		; <UNDEFINED> instruction: 0xf8f00c06	
		; <UNDEFINED> instruction: 0xf9000000	
		; <UNDEFINED> instruction: 0xf9100000	
		; <UNDEFINED> instruction: 0xf9200000	
		; <UNDEFINED> instruction: 0xf9300000	
		; <UNDEFINED> instruction: 0xf9400000	
		; <UNDEFINED> instruction: 0xf9500000	
		; <UNDEFINED> instruction: 0xf9600000	
		; <UNDEFINED> instruction: 0xf9700000	
		; <UNDEFINED> instruction: 0xf9800000	
		; <UNDEFINED> instruction: 0xf9900000	
		; <UNDEFINED> instruction: 0xf9a00000	
		; <UNDEFINED> instruction: 0xf9b00000	
		; <UNDEFINED> instruction: 0xf9c00000	
		; <UNDEFINED> instruction: 0xf9d00000	
		; <UNDEFINED> instruction: 0xf9e00000	
		; <UNDEFINED> instruction: 0xf9f00000	
blx	10fe88 <MMUTable+0x3e88>		
blx	50fe8c <__undef_stack+0x3f932c>		
blx	90fe90 <__undef_stack+0x7f9330>		
blx	d0fe94 <__undef_stack+0xbf9334>		
blx	110fe98 <__undef_stack+0xff9338>		
blx	150fe9c <__undef_stack+0x13f933c>		
blx	190fea0 <__undef_stack+0x17f9340>		
blx	1d0fea4 <__undef_stack+0x1bf9344>		
blx	fe10fea8 <LRemap+0x10fe99>		
blx	fe50feac <LRemap+0x50fe9d>		
blx	fe90feb0 <LRemap+0x90fea1>		
blx	fed0feb4 <LRemap+0xd0fea5>		
blx	ff10feb8 <LRemap+0x110fea9>		
blx	ff50febc <LRemap+0x150fead>		
blx	ff90fec0 <LRemap+0x190feb1>		
blx	ffd0fec4 <LRemap+0x1d0feb5>		
blx	10feca <MMUTable+0x3eca>		
blx	50fece <__undef_stack+0x3f936e>		
blx	90fed2 <__undef_stack+0x7f9372>		
blx	d0fed6 <__undef_stack+0xbf9376>		
blx	110feda <__undef_stack+0xff937a>		
blx	150fede <__undef_stack+0x13f937e>		
blx	190fee2 <__undef_stack+0x17f9382>		
blx	1d0fee6 <__undef_stack+0x1bf9386>		
blx	fe10feea <LRemap+0x10fedb>		
blx	fe50feee <LRemap+0x50fedf>		
blx	fe90fef2 <LRemap+0x90fee3>		
blx	fed0fef6 <LRemap+0xd0fee7>		
blx	ff10fefa <LRemap+0x110feeb>		
blx	ff50fefe <LRemap+0x150feef>		
blx	ff90ff02 <LRemap+0x190fef3>		
blx	ffd0ff06 <LRemap+0x1d0fef7>		
stc2	12, cr0, [r0], {10}		
ldc2	12, cr0, [r0], {10}		
stc2	12, cr0, [r0], #-40	; 0xffffffd8	
ldc2	12, cr0, [r0], #-40	; 0xffffffd8	
mcrr2	12, 0, r0, r0, cr10		
mrrc2	12, 0, r0, r0, cr10	; <UNPREDICTABLE>	
stc2l	12, cr0, [r0], #-40	; 0xffffffd8	
ldc2l	12, cr0, [r0], #-40	; 0xffffffd8	
stc2	12, cr0, [r0], {10}		
ldc2	12, cr0, [r0], {10}		
stc2	12, cr0, [r0], #40	; 0x28	
ldc2	12, cr0, [r0], #40	; 0x28	
stc2l	12, cr0, [r0], {10}		
ldc2l	12, cr0, [r0], {10}		
stc2l	12, cr0, [r0], #40	; 0x28	
ldc2l	12, cr0, [r0], #40	; 0x28	
stc2	12, cr0, [r0, #-40]	; 0xffffffd8	
ldc2	12, cr0, [r0, #-40]	; 0xffffffd8	
stc2	12, cr0, [r0, #-40]!	; 0xffffffd8	
ldc2	12, cr0, [r0, #-40]!	; 0xffffffd8	
stc2l	12, cr0, [r0, #-40]	; 0xffffffd8	
ldc2l	12, cr0, [r0, #-40]	; 0xffffffd8	
stc2l	12, cr0, [r0, #-40]!	; 0xffffffd8	
ldc2l	12, cr0, [r0, #-40]!	; 0xffffffd8	
stc2	12, cr0, [r0, #40]	; 0x28	
ldc2	12, cr0, [r0, #40]	; 0x28	
stc2	12, cr0, [r0, #40]!	; 0x28	
ldc2	12, cr0, [r0, #40]!	; 0x28	
stc2l	12, cr0, [r0, #40]	; 0x28	
ldc2l	12, cr0, [r0, #40]	; 0x28	
stc2l	12, cr0, [r0, #40]!	; 0x28	
ldc2l	12, cr0, [r0, #40]!	; 0x28	
cdp2	0, 0, cr0, cr0, cr0, {0}		
cdp2	0, 1, cr0, cr0, cr0, {0}		
cdp2	0, 2, cr0, cr0, cr0, {0}		
cdp2	0, 3, cr0, cr0, cr0, {0}		
cdp2	0, 4, cr0, cr0, cr0, {0}		
cdp2	0, 5, cr0, cr0, cr0, {0}		
cdp2	0, 6, cr0, cr0, cr0, {0}		
cdp2	0, 7, cr0, cr0, cr0, {0}		
cdp2	0, 8, cr0, cr0, cr0, {0}		
cdp2	0, 9, cr0, cr0, cr0, {0}		
cdp2	0, 10, cr0, cr0, cr0, {0}		
cdp2	0, 11, cr0, cr0, cr0, {0}		
cdp2	0, 12, cr0, cr0, cr0, {0}		
cdp2	0, 13, cr0, cr0, cr0, {0}		
cdp2	0, 14, cr0, cr0, cr0, {0}		
cdp2	0, 15, cr0, cr0, cr0, {0}		
		; <UNDEFINED> instruction: 0xff000000	
		; <UNDEFINED> instruction: 0xff100000	
		; <UNDEFINED> instruction: 0xff200000	
		; <UNDEFINED> instruction: 0xff300000	
		; <UNDEFINED> instruction: 0xff400000	
		; <UNDEFINED> instruction: 0xff500000	
		; <UNDEFINED> instruction: 0xff600000	
		; <UNDEFINED> instruction: 0xff700000	
		; <UNDEFINED> instruction: 0xff800000	
		; <UNDEFINED> instruction: 0xff900000	
		; <UNDEFINED> instruction: 0xffa00000	
		; <UNDEFINED> instruction: 0xffb00000	
		; <UNDEFINED> instruction: 0xffc00000	
		; <UNDEFINED> instruction: 0xffd00000	
		; <UNDEFINED> instruction: 0xffe00000	
		; <UNDEFINED> instruction: 0xfff04c0e	
svcvc	0x00ffaa48		
andeq	r0, r0, r1		
andseq	sl, r0, r0, lsl sp		
		; <UNDEFINED> instruction: 0x001004f0	
andseq	r0, r0, ip, lsr #9		
andeq	r3, r0, r1, asr #4		
cmnvs	r5, r0, lsl #2		
tsteq	r0, r2, ror #18		
andeq	r0, r0, r8, lsr #32		
teqmi	sp, r5, lsl #14		
streq	r0, [sl, -r0, lsl #12]		
stmdbeq	r1, {r0, r6, fp}		
stceq	10, cr0, [r3], {2}		
strne	r1, [r4], #-513	; 0xfffffdff	
strne	r1, [r1, -r1, lsl #10]		
bne	156050 <__undef_stack+0x3f4f0>		
andcs	r1, r3, #1024	; 0x400	
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, ip, asr #6		
andeq	r0, r0, r4		
mrseq	r0, (UNDEF: 4)		
andeq	r9, r0, r5, ror r7		
addeq	fp, r7, r1, lsl #28		
rsbseq	fp, r7, r0, lsl #30		
andne	r4, r5, r0, lsl #24		
andeq	lr, r2, r0, lsl #24		
streq	r0, [r1], -r0, lsl #4		
andeq	fp, r0, r4, lsl #19		
andeq	ip, r6, r3, lsl #18		
blcc	74083c <__undef_stack+0x629cdc>		
andeq	r0, r0, #0		
ldclne	8, cr0, [sl, #4]		
andeq	r0, r2, #0		
subseq	r1, r0, r5, lsl #12		
streq	r0, [r2, -r0, lsl #4]		
andeq	lr, r0, r2, lsl #5		
blgt	141060 <__undef_stack+0x2a500>		
movweq	r0, #73	; 0x49	
andeq	fp, r0, fp, lsl #13		
rsbeq	r4, r2, r2, lsl #2		
streq	r0, [r2], #-0		
addseq	r0, sl, r7, lsl #24		
streq	r0, [r8, #-512]	; 0xfffffe00	
andeq	sp, r0, lr, ror r0		
b	1c2080 <__undef_stack+0xab520>		
streq	r0, [r0], #-9		
cdpvs	5, 6, cr0, cr9, cr4, {0}		
streq	r0, [r2], #-116	; 0xffffff8c	
adceq	r6, r8, r7, lsl #24		
andeq	r0, r4, #0, 10		
cdpvc	7, 0, cr0, cr4, cr4, {0}		
mrseq	r0, (UNDEF: 2)		
adcseq	r8, r9, r8, lsl #22		
ldrble	r0, [r4], #-768	; 0xfffffd00	
mrsmi	r0, (UNDEF: 3)		
andeq	r0, r0, r0, ror r0		
andeq	ip, r6, r3, lsl #22		
eorcc	r0, sl, r0, lsl #8		
movweq	r0, #0		
andeq	fp, r0, sp, lsl #13		
subseq	r4, r7, r4, lsl #4		
strvc	r0, [r6, #-0]		
strpl	r0, [r5], #-56	; 0xffffffc8	
andeq	r0, r0, r0, lsr #1		
eorscc	r7, r3, #25165824	; 0x1800000	
blge	15814cc <__undef_stack+0x146a96c>		
movweq	r0, #0		
andeq	r1, r0, r9, lsr #4		
sbcseq	lr, r6, r6, lsl #4		
streq	r0, [r7], #-0		
ldrdeq	r0, [r0], -ip		
andeq	lr, r0, r8, lsl #24		
addeq	r0, r5, r0, lsl #18		
strlt	r0, [r9], -r0		
andeq	r0, r0, r0		
stmda	r6, {r1, r3, sl}		
andeq	r0, r0, r1, lsl #2		
adcseq	r2, r7, fp, lsl #16		
rscgt	r0, r9, r0, lsl #12		
andeq	r0, r0, r0		
stmdami	r0, {r8, r9}^		
b	18010c <__undef_stack+0x695ac>		
andeq	r0, r0, ip, ror #1		
		; <UNDEFINED> instruction: 0xf2061c0a	
andeq	r0, r0, r9, ror #2		
subeq	r4, r8, fp, lsl #14		
mvnseq	r0, r0, lsl #12		
andeq	r0, r0, r1		
adceq	r7, r8, fp, lsl #18		
rscsgt	r0, r4, r0, lsl #12		
streq	r0, [r0], #-0		
subeq	r7, r9, fp, lsl #28		
rscsgt	r0, r5, r0, lsl #12		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
subeq	ip, ip, fp, lsl #22		
rscsgt	r0, r6, r0, lsl #12		
stceq	0, cr0, [r0], {-0}		
subeq	sp, ip, fp, lsl #24		
rscsgt	r0, r7, r0, lsl #12		
andne	r0, r0, r0		
andseq	r3, r2, fp, lsl #2		
blgt	ffe4195c <LRemap+0x1e4194d>		
strne	r0, [r0], #-0		
adcseq	r3, r8, fp, lsl #30		
ldrbhi	r0, [sl, #1536]!	; 0x600	
stmdane	r0, {}	; <UNPREDICTABLE>	
bne	fe140d70 <LRemap+0x140d61>		
blx	180176 <__undef_stack+0x69616>		
andeq	r0, r0, ip, lsl #2		
subseq	r7, lr, r3, lsl #30		
svcvc	0x00390100		
stceq	0, cr0, [r0], {1}		
andeq	r0, r0, r2, rrx		
muleq	r0, r5, r1		
andeq	r8, r0, sp, lsl #14		
strhi	r1, [sp, -r0, lsl #6]		
movwne	r0, #0		
eorvs	r0, ip, r0, lsl #28		
strmi	r0, [r1], #-0		
andseq	r0, r0, ip, asr #10		
muleq	r0, r4, r0		
bicseq	r9, sp, r1, lsl #24		
stcmi	0, cr0, [pc, #-0]	; 1b0 <L2CCDataLatency+0x8f>	
stfe	f0, [r4, #-0]		
andeq	r0, r0, #1		
ldmdavc	r0, {r0, r4, r7, sl, fp, sp, lr}		
strdeq	r0, [r0, -r3]		
andeq	r7, r0, r4, asr #14		
ldmvs	r1, {r9}		
tsteq	r0, r1, lsl r9		
andeq	r7, r0, r5, asr #14		
ldrvc	r0, [r1], #512	; 0x200	
tsteq	r0, r1, lsl sl		
andeq	r7, r0, r5, asr #14		
addsvc	r0, r1, r0, lsl #4		
rsbeq	r0, r2, r0, lsl #24		
mvneq	r0, r0		
strhi	r0, [sp, -r0]		
movwne	r0, #0		
stcle	7, cr0, [r4, #-0]		
cdpeq	0, 0, cr0, cr0, cr1, {0}		
andeq	fp, r0, r6, lsl #12		
strbeq	r4, [r0, #3585]!	; 0xe01	
teqeq	r4, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r9, ror #4		
tsteq	r0, pc, lsl #2		
andeq	lr, r1, lr, asr #26		
ldrvs	r0, [r1], #512	; 0x200	
tsteq	r0, pc, lsl #4		
andeq	lr, r1, lr, asr #26		
addsvs	r0, r1, r0, lsl #4		
tsteq	r0, pc, lsl #6		
andeq	lr, r1, lr, asr #26		
lfmpl	f0, 4, [r1], {0}		
tsteq	r0, r1, lsl r9		
andeq	r7, r0, pc, asr #14		
ldrvc	r0, [r1], #512	; 0x200	
tsteq	r0, r1, lsl sl		
andeq	r7, r0, pc, asr #14		
addsvc	r0, r1, r0, lsl #4		
andne	r1, r6, r2, lsl r0		
andeq	fp, r0, r0, lsl #16		
rsbeq	r1, fp, r0, lsl #2		
rsbseq	r5, r7, r1, lsl #6		
mrsls	r0, (UNDEF: 2)		
ldrbvc	r1, [r3, #-364]!	; 0xfffffe94	
strpl	r0, [r1], #-109	; 0xffffff93	
andeq	r0, r0, r7, ror r0		
rsbeq	r9, r8, r2, lsl #2		
cdpvs	3, 6, cr1, cr4, cr0, {0}		
cdppl	0, 0, cr0, cr1, cr0, {0}		
andseq	r0, r0, r4, lsl #14		
muleq	r0, ip, r0		
adceq	r9, r3, #256	; 0x100	
movwmi	r0, #61440	; 0xf000	
ldfe	f0, [lr, #-0]		
andeq	r0, r0, #1		
ldmdbvs	r1, {r0, r4, r7, sl, fp, sp, lr}		
ldrbvc	r0, [pc, -r0, lsl #2]		
andeq	r0, r0, #0		
bvs	45d4e0 <__undef_stack+0x346980>		
ldrbvc	r0, [pc, -r0, lsl #2]		
andeq	r0, r0, #0		
strne	r7, [r0], #-145	; 0xffffff6f	
strdeq	sp, [r0], -sp	; <UNPREDICTABLE>	
rsbseq	r6, r7, r1, lsl #26		
streq	r0, [r0, r0]!		
addseq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r9, ror #5		
rsbeq	lr, sp, r5, lsl lr		
strbls	r0, [pc, #-256]!	; 1c8 <L2CCDataLatency+0xa7>	
strne	r0, [r0, #-0]		
andeq	r9, r0, r7, asr #9		
addseq	r6, r5, r1, lsl #30		
ldmdahi	r5, {}	; <UNPREDICTABLE>	
smlabbeq	r0, r8, r0, r0		
andeq	r9, r0, pc, ror #10		
ldrbthi	r1, [pc], #-1280	; 2e4 <L2CCDataLatency+0x1c3>	
andvc	r0, r1, r0		
andeq	r0, r0, r7, ror r0		
rsbseq	r0, r7, r0, lsl #24		
rscseq	r0, sl, #0		
ldrhi	r0, [r6, -r0]		
svcge	0x00000000		
ldcvs	0, cr0, [r7, #-16]		
tsteq	r0, r5, ror #26		
andeq	lr, r2, fp, lsr r9		
andls	r0, r3, r0, lsl #10		
strne	r1, [r0, -r0, lsl #2]		
stccc	0, cr0, [r1, #-260]	; 0xfffffefc	
andeq	r0, r0, sl, lsl r3		
svcge	0x004c0305		
streq	r0, [r7], #-16		
andeq	r0, r0, r4, ror r1		
tsteq	r0, r7, lsl r2		
andeq	r1, r3, pc, lsr sl		
andpl	r0, r3, r0, lsl #10		
strne	r1, [r0, -pc, lsr #1]		
tstmi	r1, r3, asr #32		
andeq	r0, r0, sl, lsl r3		
svcge	0x00540305		
ldrne	r0, [r8], #-16		
tsteq	r0, r0, lsr #32		
andeq	r6, r1, r3, asr #18		
strvc	r0, [r3], #-1280	; 0xfffffb00	
andeq	r1, r0, r0, lsl #2		
andeq	r0, r0, r1, asr #1		
cmpeq	r1, r4		
mrseq	r0, (UNDEF: 4)		
andeq	r9, r0, r5, ror r7		
rsceq	r8, sl, r1, lsl #4		
rsbseq	fp, r7, r0, lsl #30		
andne	r3, r8, r0, lsl #16		
andeq	r6, r0, r0		
andeq	r2, r4, r0, lsl #24		
eorseq	r6, r8, r0, lsl #12		
streq	r0, [r1], -r0, lsl #4		
andeq	fp, r0, r4, lsl #19		
ble	200790 <__undef_stack+0xe9c30>		
andeq	r0, r0, #29		
andspl	r0, r6, r2, lsl #10		
andeq	r0, r2, #0		
rsceq	r8, r2, r7, lsl #4		
streq	r0, [r4, #-512]	; 0xfffffe00	
andeq	r4, r0, fp, asr #19		
cfstrseq	mvf0, [r7], {2}		
andeq	r0, r0, #154	; 0x9a	
rsbsle	r0, lr, r8, lsl #10		
stmdaeq	r2, {}	; <UNPREDICTABLE>	
andeq	lr, r9, r7, lsl #20		
streq	r0, [r4, #-768]	; 0xfffffd00	
rsbseq	r6, r4, r9, ror #28		
cfstrsvs	mvf0, [r7], {2}		
streq	r0, [r0], #-168	; 0xffffff58	
andeq	lr, r0, r1, lsr #21		
ldmdaeq	r8!, {r0, r8, r9, ip, sp}		
andseq	r0, r4, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
rsceq	r6, sl, r5, lsl #4		
stfmie	f0, [r3], {-0}		
strne	r1, [r0], #-8		
mrseq	r0, (UNDEF: 0)		
b	1601658 <__undef_stack+0x14eaaf8>		
bmi	403ec <SLCRL2cRamConfig+0x201ea>		
andseq	r0, r0, r0, ror #16		
andeq	r0, r0, r4, lsl r0		
bmi	1673fc <__undef_stack+0x5089c>		
smlatteq	r0, sl, r0, r0		
andne	r7, r8, r6, asr r4		
andeq	r1, r0, r0, lsl #8		
ldreq	r0, [ip, #256]	; 0x100	
andeq	lr, r0, r1, ror sl		
stmeq	r8, {r0, sl, sp, lr}		
andseq	r0, r0, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r9, r0, r0, lsl #14		
bge	c20 <_SUPERVISOR_STACK_SIZE+0x420>		
streq	r0, [r0], #-1		
andeq	r4, r6, r1, lsl #10		
andne	r0, r0, r0		
andne	pc, r0, r0, lsl #24		
ldfvse	f6, [r3, #-0]		
cmnvs	r5, #99614720	; 0x5f00000	
cmnvc	r2, #116, 30	; 0x1d0	
movwmi	r5, #814	; 0x32e	
strbvs	r5, [r4, #-3130]!	; 0xfffff3c6	
mcrvs	9, 3, r6, cr7, cr3, {3}		
teqcc	r0, r3, ror r2		
rsbsvc	r5, r0, #13568	; 0x3500	
cmnvs	r5, #454656	; 0x6f000	
ldcpl	15, cr5, [r1], #-464	; 0xfffffe30	
bvs	1bdce1c <__undef_stack+0x1ac62bc>		
svcpl	0x00746365		
ldrbtvs	r2, [r3], #-3633	; 0xfffff1cf	
stmdavc	sp, {r0, r1, r3, r5, r6, sl, fp, ip, lr}^		
svcvs	0x006c434d		
stmdbvc	r3, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^		
cmnvc	r5, #25344	; 0x6300	
rsbsvc	r6, r3, pc, asr r2		
		; <UNDEFINED> instruction: 0x3773705c	
rsbvc	r6, pc, #2080374785	; 0x7c000001	
cmnvs	r8, r4, ror r5		
ldcpl	15, cr5, [r0], #-228	; 0xffffff1c	
cmnvc	r2, #108, 18	; 0x1b0000	
cmpvc	ip, #-939524095	; 0xc8000001	
strbtvs	r6, [lr], #-372	; 0xfffffe8c	
cdpvs	12, 6, cr6, cr15, cr1, {3}		
ldrbtcc	r5, [r6], #-3941	; 0xfffff09b	
cmpvc	ip, #-268435451	; 0xf0000005	
smlsdxmi	r0, r2, r3, r6		
teqmi	r0, lr, asr #10		
mrccs	0, 1, r2, cr2, cr3, {2}		
strcc	r3, [lr, #-1074]!	; 0xfffffbce	
andhi	r0, r1, r1, lsr r0		
muleq	r0, r0, r0		
		; <UNDEFINED> instruction: 0x01be0002	
mrseq	r0, (UNDEF: 4)		
andeq	r0, r0, r3, asr #13		
ldrsheq	r0, [r0], -ip		
andseq	r0, r0, r4, asr #8		
strbtvc	r6, [pc], #-3938	; 4d0 <_ABORT_STACK_SIZE+0xd0>	
movwmi	r5, #814	; 0x32e	
strbvs	r5, [r4, #-3130]!	; 0xfffff3c6	
mcrvs	9, 3, r6, cr7, cr3, {3}		
teqcc	r0, r3, ror r2		
rsbsvc	r5, r0, #13568	; 0x3500	
cmnvs	r5, #454656	; 0x6f000	
ldcpl	15, cr5, [r1], #-464	; 0xfffffe30	
bvs	1bdceb0 <__undef_stack+0x1ac6350>		
svcpl	0x00746365		
ldrbtvs	r2, [r3], #-3633	; 0xfffff1cf	
stmdavc	sp, {r0, r1, r3, r5, r6, sl, fp, ip, lr}^		
svcvs	0x006c434d		
stmdbvc	r3, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^		
cmnvc	r5, #25344	; 0x6300	
rsbsvc	r6, r3, pc, asr r2		
		; <UNDEFINED> instruction: 0x3773705c	
rsbvc	r6, pc, #2080374785	; 0x7c000001	
cmnvs	r8, r4, ror r5		
ldcpl	15, cr5, [r0], #-228	; 0xffffff1c	
cmnvc	r2, #108, 18	; 0x1b0000	
cmpvc	ip, #-939524095	; 0xc8000001	
strbtvs	r6, [lr], #-372	; 0xfffffe8c	
cdpvs	12, 6, cr6, cr15, cr1, {3}		
ldrbtcc	r5, [r6], #-3941	; 0xfffff09b	
cmpvc	ip, #-268435451	; 0xf0000005	
smlsdxmi	r0, r2, r3, r6		
teqmi	r0, lr, asr #10		
mrccs	0, 1, r2, cr2, cr3, {2}		
strcc	r3, [lr, #-1074]!	; 0xfffffbce	
andhi	r0, r1, r1, lsr r0		
andeq	r0, r0, r4, lsr #2		
bicseq	r0, r2, r4		
mrseq	r0, (UNDEF: 4)		
andeq	lr, r0, r4, lsr fp		
rsceq	lr, fp, r1, lsl #4		
rsceq	r7, fp, r0, lsl #4		
andne	r9, r8, r0, lsl #16		
andeq	r6, r0, r0, lsl #8		
andeq	sp, r7, r0, lsl #30		
streq	r0, [r1], -r0, lsl #4		
andeq	fp, r0, r4, lsl #19		
ble	200980 <__undef_stack+0xe9e20>		
andeq	r0, r0, #29		
andspl	r0, r6, r2, lsl #10		
andeq	r0, r2, #0		
rsceq	r8, r2, r7, lsl #4		
streq	r0, [r4, #-512]	; 0xfffffe00	
andeq	r4, r0, fp, asr #19		
cfstrseq	mvf0, [r7], {2}		
andeq	r0, r0, #154	; 0x9a	
rsbsle	r0, lr, r8, lsl #10		
stmdaeq	r2, {}	; <UNPREDICTABLE>	
andeq	lr, r9, r7, lsl #20		
streq	r0, [r4, #-768]	; 0xfffffd00	
rsbseq	r6, r4, r9, ror #28		
cfstrsvs	mvf0, [r7], {2}		
streq	r0, [r0], #-168	; 0xffffff58	
andeq	r7, r0, r4, lsl #2		
rsbseq	r0, ip, r0, lsl #10		
stcvc	0, cr0, [r6], {-0}		
andeq	r0, r0, r0		
andne	r0, r8, #117440512	; 0x7000000	
andeq	r0, r0, #235	; 0xeb	
andeq	r6, r0, r9, asr fp		
stmdaeq	r1, {r9}		
andeq	fp, r0, fp, lsl #19		
stccc	8, cr0, [r1], {9}		
strheq	r0, [r0], -r1		
andseq	r3, r2, sl, lsl #2		
rsfvce	f0, f5, f0		
andeq	r0, r0, r0		
rsceq	r0, fp, sl, lsl #26		
ldfvcs	f0, [lr], #-0		
streq	r0, [r0], #-0		
b	febc25fc <LRemap+0xbc25ed>		
svccc	0x00010000		
muleq	r0, r0, r0		
rsceq	r2, fp, fp, lsl #14		
ldmdals	r8, {r8}^		
strne	r1, [r0], #-8		
mrseq	r0, (UNDEF: 0)		
b	ffb43488 <LRemap+0x1b43479>		
blvs	4061c <SLCRL2cRamConfig+0x2041a>		
andseq	r0, r0, ip, lsr #17		
andeq	r0, r0, r4, lsl r0		
strle	r9, [fp], -r1, lsl #24		
smlatteq	r0, fp, r0, r0		
andne	ip, r8, lr, ror r0		
andeq	r1, r0, r0, lsl #8		
bleq	fe700a38 <LRemap+0x700a29>		
strdeq	lr, [r0], -sl		
ldmeq	r4, {r0, r8, ip, pc}^		
andseq	r0, r4, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
rsceq	sp, sl, fp, lsl #12		
stmia	r4!, {r8}		
strne	r1, [r0], #-8		
mrseq	r0, (UNDEF: 0)		
umlalseq	r0, r1, ip, ip		
tsteq	ip, r0		
andeq	r0, sp, r0		
rsceq	ip, sl, lr, lsl #10		
mrsne	r0, (UNDEF: 85)		
andeq	r0, r0, r1		
muleq	r0, r4, r0		
rsbseq	r0, r9, #2		
mrseq	r0, (UNDEF: 4)		
andeq	r0, r0, sp, lsr r8		
		; <UNDEFINED> instruction: 0x001008fc	
andseq	r0, r0, r4, ror r9		
stclcs	9, cr6, [ip, #-480]!	; 0xfffffe20	
rsbscc	r7, r4, r3, ror #4		
movwmi	r5, #814	; 0x32e	
strbvs	r5, [r4, #-3130]!	; 0xfffff3c6	
mcrvs	9, 3, r6, cr7, cr3, {3}		
teqcc	r0, r3, ror r2		
rsbsvc	r5, r0, #13568	; 0x3500	
cmnvs	r5, #454656	; 0x6f000	
ldcpl	15, cr5, [r1], #-464	; 0xfffffe30	
bvs	1bdd070 <__undef_stack+0x1ac6510>		
svcpl	0x00746365		
ldrbtvs	r2, [r3], #-3633	; 0xfffff1cf	
stmdavc	sp, {r0, r1, r3, r5, r6, sl, fp, ip, lr}^		
svcvs	0x006c434d		
stmdbvc	r3, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^		
cmnvc	r5, #25344	; 0x6300	
rsbsvc	r6, r3, pc, asr r2		
		; <UNDEFINED> instruction: 0x3773705c	
rsbvc	r6, pc, #2080374785	; 0x7c000001	
cmnvs	r8, r4, ror r5		
ldcpl	15, cr5, [r0], #-228	; 0xffffff1c	
cmnvc	r2, #108, 18	; 0x1b0000	
cmpvc	ip, #-939524095	; 0xc8000001	
strbtvs	r6, [lr], #-372	; 0xfffffe8c	
cdpvs	12, 6, cr6, cr15, cr1, {3}		
ldrbtcc	r5, [r6], #-3941	; 0xfffff09b	
cmpvc	ip, #-268435451	; 0xf0000005	
smlsdxmi	r0, r2, r3, r6		
teqmi	r0, lr, asr #10		
mrccs	0, 1, r2, cr2, cr3, {2}		
strcc	r3, [lr, #-1074]!	; 0xfffffbce	
andhi	r0, r1, r1, lsr r0		
andeq	r1, r0, lr, lsl r4		
addeq	r0, sp, #4		
mrseq	r0, (UNDEF: 4)		
andeq	lr, r0, r4, lsr fp		
rsceq	r9, sp, r1, lsl #12		
rsceq	r7, fp, r0, lsl #4		
andne	r7, r9, r0, lsl #8		
andeq	fp, r9, r0, lsl #24		
andeq	r9, r8, r0		
streq	r0, [r1], -r0, lsl #4		
andeq	fp, r0, r4, lsl #19		
ble	200b40 <__undef_stack+0xe9fe0>		
andeq	r0, r0, #29		
andspl	r0, r6, r2, lsl #10		
andeq	r0, r2, #0		
rsceq	r8, r2, r7, lsl #4		
streq	r0, [r4, #-512]	; 0xfffffe00	
andeq	r4, r0, fp, asr #19		
adcseq	r8, r6, r3, lsl #22		
movtpl	r0, #4608	; 0x1200	
andeq	r0, r0, #0		
bls	302370 <__undef_stack+0x1eb810>		
stmdaeq	r2, {}	; <UNPREDICTABLE>	
sbcseq	r7, r0, r5, lsl #28		
streq	r0, [r8, -r0, lsl #4]		
andeq	r0, r0, sl, ror #19		
stmdbvs	r5, {r2, sl}		
andeq	r7, r0, #1845493760	; 0x6e000000	
stmdage	ip!, {r2, r8, r9, sl}^		
stchi	0, cr0, [r3, #-0]		
movweq	r0, #182	; 0xb6	
andeq	r4, r0, r2, asr #16		
cmncc	r5, #0, 10		
		; <UNDEFINED> instruction: 0x56050032	
andeq	r0, r0, r6, ror r0		
streq	r0, [r7], #-1026	; 0xfffffbfe	
andeq	r0, r0, #126	; 0x7e	
stmiblt	fp, {r0, fp}		
		; <UNDEFINED> instruction: 0xf7060000	
smlatteq	r0, pc, r0, r0		
mulgt	r7, r2, r3		
smlatteq	r0, sp, r0, r0		
stmdaeq	r1, {r2, r3, r7, sl}		
andeq	lr, r0, r7, ror #29		
tsteq	r4, r1, lsl #30		
andeq	r0, r0, r5, asr #1		
rsceq	r4, lr, r9, lsl #12		
ldrbteq	r0, [r1], #256	; 0x100	
andeq	r0, r0, pc, rrx		
cdp	8, 7, cr0, cr2, cr0, {0}		
strmi	r0, [r1, #-0]		
rsceq	r0, sp, r4, lsl #2		
stmdami	r9, {}	; <UNPREDICTABLE>	
smlatteq	r0, sp, r0, r0		
rsbeq	r0, pc, r7, asr #8		
stmdbeq	sl, {}	; <UNPREDICTABLE>	
muleq	r0, pc, pc	; <UNPREDICTABLE>	
svcvs	0x00044b01		
andeq	r0, r0, r0		
ldcl	8, cr0, [ip], {0}		
movwvs	r0, #4096	; 0x1000	
tsteq	r7, r5, lsl #2		
mrsvs	r0, (UNDEF: 11)		
tsteq	r0, r4, ror #4		
rsbeq	r0, pc, r3, ror #10		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
andeq	lr, r0, lr, lsl #30		
tsteq	r3, r1, lsl #4		
andeq	r0, r0, r1, lsr #2		
rsbvc	r6, r4, #-1073741822	; 0xc0000002	
movteq	r0, #8448	; 0x2100	
andeq	r0, r0, pc, rrx		
cdp	8, 1, cr0, cr5, cr0, {0}		
movwge	r0, #4096	; 0x1000	
teqeq	fp, r4, lsl #2		
mrsvs	r0, (UNDEF: 11)		
tsteq	r0, r4, ror #4		
rsbeq	r0, pc, r3, lsr #9		
stceq	0, cr0, [r0], {-0}		
andeq	lr, r0, r2, asr #30		
movwpl	r7, #14849	; 0x3a01	
stceq	0, cr0, [r0, #-4]		
		; <UNDEFINED> instruction: 0x0000efba	
addeq	r7, r1, r1, lsl #20		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
andeq	lr, r0, r2, ror sp		
tsteq	r5, r1, lsl #2		
andeq	r0, r0, sp, ror #2		
rsceq	r4, lr, r9, lsl #12		
streq	r0, [r3, #-256]!	; 0xffffff00	
andeq	r0, r0, pc, rrx		
ldcl	8, cr0, [r6], #-0		
andgt	r0, r1, r0		
orrseq	r0, r5, r2, lsl #2		
stmdami	r9, {}	; <UNPREDICTABLE>	
smlatteq	r0, sp, r0, r0		
rsbeq	r0, pc, r2, asr #5		
stmdbeq	sl, {}	; <UNPREDICTABLE>	
muleq	r0, pc, pc	; <UNPREDICTABLE>	
svcvs	0x0002c901		
andeq	r0, r0, r0		
cdp	8, 8, cr0, cr5, cr0, {0}		
bvs	408a4 <SLCRL2cRamConfig+0x206a2>		
		; <UNDEFINED> instruction: 0x01bd0104	
stmdami	r9, {}	; <UNPREDICTABLE>	
smlatteq	r0, sp, r0, r0		
rsbeq	r0, pc, ip, ror #8		
stmdbeq	sl, {}	; <UNPREDICTABLE>	
muleq	r0, pc, pc	; <UNPREDICTABLE>	
svcvs	0x00047501		
andeq	r0, r0, r0		
cdp	8, 3, cr0, cr0, cr0, {0}		
and	r0, r1, #0		
bicseq	r0, r7, r3, lsl #2		
mrsvs	r0, (UNDEF: 11)		
tsteq	r0, r4, ror #4		
rsbeq	r0, pc, r2, ror #7		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
andeq	lr, r0, r4, lsr #31		
tsteq	r4, r1, lsl #2		
strdeq	r0, [r0], -r1		
rsbvc	r6, r4, #-1073741822	; 0xc0000002	
ldrteq	r0, [r1], #-256	; 0xffffff00	
andeq	r0, r0, pc, rrx		
stcl	8, cr0, [r9]		
svcne	0x00010000		
andeq	r0, fp, #-2147483647	; 0x80000001	
mrsvs	r0, (UNDEF: 11)		
tsteq	r0, r4, ror #4		
rsbeq	r0, pc, pc, lsl r6	; <UNPREDICTABLE>	
cdpeq	0, 0, cr0, cr0, cr0, {0}		
andeq	lr, r0, sl, lsl #25		
ldmdbeq	r4!, {r0, r8, r9, sl, sp, lr, pc}^		
subeq	r0, r4, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
muleq	r0, lr, r2		
rsbvc	r6, r4, #-1073741821	; 0xc0000003	
svcvs	0x00e70100		
andeq	r0, r0, r0		
andne	r0, r0, r0		
andeq	lr, r0, r6, lsl ip		
rsbeq	lr, pc, r1, lsl #18		
strpl	r0, [r1, #-0]		
andne	r7, r9, r1, lsl ip		
andeq	r0, r0, r0, lsl #8		
andeq	r5, r2, r0, lsl #14		
svc	0x009f1000		
bl	40958 <SLCRL2cRamConfig+0x20756>		
andeq	r0, r0, pc, rrx		
andne	r5, r0, #4194304	; 0x400000	
andeq	r0, r0, sp, ror #1		
andseq	r0, r0, r8, lsl #19		
andeq	r0, r0, r4, lsl r0		
addeq	lr, r4, #1, 28		
blx	4c0974 <__undef_stack+0x3a9e14>		
stccs	0, cr0, [r0], {-0}		
strne	r0, [r0], #-0		
mulseq	r0, r8, r9		
strdeq	r1, [r0], -sl		
subseq	r0, r1, #1073741829	; 0x40000005	
andeq	r0, r0, r4, ror r0		
andeq	r0, r1, r6, lsl r7		
andne	r9, r9, r0, lsl #24		
andeq	r1, r0, r0, lsl #8		
mvnne	r0, #0, 2		
andeq	r0, r0, r4, lsl r1		
andeq	r0, r0, r8, asr r0		
andsge	r0, r7, #0		
smlatteq	r0, sp, r0, r0		
ldmibeq	r8!, {r2, r3, r4, r5, r7, r8}		
subseq	r0, r0, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r8, lsr #6		
rsbvc	r6, r4, #24, 2		
		; <UNDEFINED> instruction: 0x01bc0100	
andeq	r0, r0, pc, rrx		
andeq	r0, r0, r9, ror r0		
mcrvs	12, 3, r6, cr5, cr8, {0}		
		; <UNDEFINED> instruction: 0x01bc0100	
andeq	r0, r0, pc, rrx		
muleq	r0, r7, r0		
rsceq	r3, sp, r9, lsl r5		
		; <UNDEFINED> instruction: 0x01be0100	
andeq	r0, r0, r8, lsr #6		
vmulvs.f32	s3, s10, s1		
svclt	0x00010064		
andeq	r6, r0, r1, lsl #30		
andeq	fp, r0, r0, lsl #16		
ldc	11, cr1, [r6], {-0}		
andgt	r0, r1, r0		
andeq	r6, r0, r1, lsl #30		
ldfnee	f0, [r2], {-0}		
andeq	lr, r0, r1, asr ip		
stfcsd	f4, [r1, #-4]		
		; <UNDEFINED> instruction: 0xf0000003	
stclne	0, cr12, [r7, #-828]	; 0xfffffcc4	
		; <UNDEFINED> instruction: 0x001009b8	
andeq	r0, r0, r4		
rsceq	r9, pc, fp, lsl pc	; <UNPREDICTABLE>	
biceq	r0, r4, r0, lsl #2		
andeq	r0, r0, pc, rrx		
andeq	r5, r0, r1, lsl #4		
andeq	r6, r0, lr, lsl pc		
movwcc	r1, #20224	; 0x4f00	
andcs	r0, r0, r3		
andeq	r0, r0, r1, lsl #1		
rsceq	r0, sp, r7, lsl pc		
mvnseq	r0, r0, lsl #2		
andseq	r0, r0, r8, lsl #20		
andeq	r0, r0, r0, asr #32		
bicseq	r9, r2, #256	; 0x100	
tstvs	r8, r0		
tsteq	r0, r4, ror #4		
strdeq	r0, [pc], #-19	; <UNPREDICTABLE>	
sbceq	r0, fp, r0		
ldrne	r0, [fp], -r0		
smlatteq	r0, ip, r0, r0		
strdeq	r0, [pc], #-21	; <UNPREDICTABLE>	
strpl	r0, [r1], #-0		
andne	r1, sl, r1, lsl r0		
andeq	r0, r0, r0, lsl #8		
andeq	r8, r3, r0, lsl #16		
svc	0x009f1b00		
		; <UNDEFINED> instruction: 0xf7010000	
andeq	r6, r0, r1, lsl #30		
subseq	r0, r4, r0, lsl #2		
andeq	sp, r1, r1, lsr #14		
andne	r1, sl, r0, lsl #24		
andeq	r1, r0, r0, lsl #8		
mvnseq	r0, r0, lsl #2		
andeq	r0, r0, r6, lsr #7		
andeq	lr, r1, r3, lsl r4		
andeq	pc, r0, r0, lsl #14		
		; <UNDEFINED> instruction: 0xf1220000	
andcc	r0, r0, r1		
andne	r1, r0, sl		
mrseq	r0, (UNDEF: 0)		
mrc2	1, 0, r0, cr3, cr11, {7}		
movwcs	r0, #1		
strne	r0, [r0], #-1		
andseq	r0, r0, ip, lsr sl		
strdeq	r1, [r0], -sl		
cmpeq	r1, #1073741829	; 0x40000005	
ldrsheq	r0, [r0], #-19	; 0xffffffed	
ldmdbcs	r7, {}	; <UNPREDICTABLE>	
smlatteq	r0, pc, r0, r0		
beq	12013fc <__undef_stack+0x10ea89c>		
subeq	r0, r4, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, fp, ror #8		
rsbvc	r6, r4, #24, 2		
subeq	r0, r6, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, pc, asr #2		
rsceq	r1, ip, fp, lsl r6		
subeq	r0, r8, #0, 2		
andeq	r0, r0, pc, rrx		
andspl	r5, r1, r1, lsl #10		
streq	r1, [r0], #-10		
andcs	r0, r0, #0		
blne	b2c <_SUPERVISOR_STACK_SIZE+0x32c>		
muleq	r0, pc, pc	; <UNPREDICTABLE>	
svcvs	0x00024a01		
mrseq	r0, (UNDEF: 0)		
stc	0, cr0, [r1, #-340]!	; 0xfffffeac	
stcpl	0, cr0, [r0], {-0}		
strne	r1, [r0], #-10		
mrseq	r0, (UNDEF: 0)		
ldrbeq	r0, [r0], #-588	; 0xfffffdb4	
blx	4c0b40 <__undef_stack+0x3a9fe0>		
blvc	b44 <_SUPERVISOR_STACK_SIZE+0x344>		
strne	r0, [r0], #-1		
andseq	r0, r0, ip, ror #20		
strdeq	r1, [r0], -sl		
subseq	r0, r1, #1073741829	; 0x40000005	
andeq	r0, r0, r4, ror r0		
andeq	r2, r1, r2, lsr #2		
andne	r7, sl, r0		
andeq	r1, r0, r0, lsl #8		
subeq	r0, sp, #0, 2		
andeq	r2, r1, r3, lsl lr		
andeq	sl, r1, r0, lsl #14		
strne	r0, [r0, -r0]		
andeq	lr, r0, ip, asr ip		
stfhis	f6, [r2], {1}		
stmdapl	r0, {r1, r3, ip}		
mrseq	r0, (UNDEF: 0)		
muleq	r4, ip, r5		
strbtvs	r1, [r1], #-2048	; 0xfffff800	
tstvs	r1, r2, ror r0		
andeq	r6, r0, r2, lsl #30		
andeq	ip, r1, r0, lsl #16		
strbvs	r1, [ip, #-2048]!	; 0xfffff800	
tstvs	r1, lr, rrx		
andeq	r6, r0, r2, lsl #30		
andeq	lr, r1, r0, lsl #12		
ldc	9, cr1, [r5, #-0]		
movwvs	r0, #4096	; 0x1000	
andeq	r2, r3, r2, lsl #16		
ldrvs	r2, [sl, #-0]		
tsteq	r0, lr, ror #8		
rsbeq	r0, pc, r4, ror #4		
andeq	r0, r7, #0		
tstpl	ip, r0		
smlatteq	r0, ip, r0, r0		
teqeq	sp, #1342177286	; 0x50000006	
cdpgt	0, 15, cr0, cr0, cr0, {0}		
ldrne	r4, [fp], -r0, asr #15		
smlatteq	r0, ip, r0, r0		
rsbeq	r0, pc, r8, ror #4		
andpl	r0, r1, #0		
andne	r8, sl, sp, lsl ip		
andeq	r0, r0, r0, lsl #8		
svc	0x009f1b00		
bvs	40bf4 <SLCRL2cRamConfig+0x209f2>		
andeq	r6, r0, r2, lsl #30		
subseq	r0, r2, r0, lsl #2		
ldcl	3, cr2, [lr]		
movw	r0, #4096	; 0x1000	
andne	lr, sl, r2, lsl #8		
andeq	sl, r0, r0, lsl #24		
ldfnes	f0, [ip]		
strcs	r0, [r0], #-6		
andeq	lr, r0, r9, asr #24		
svcvs	0x0002e501		
bne	c20 <_SUPERVISOR_STACK_SIZE+0x420>		
strcs	r0, [r0], #-2		
andeq	lr, r0, r0, asr #25		
svcvs	0x0002e501		
stccs	0, cr0, [r0, #-0]		
strcs	r0, [r0], #-2		
andeq	lr, r0, r5, lsl #26		
svcvs	0x0002e601		
andpl	r0, r0, r0		
strcs	r0, [r0], #-2		
andeq	lr, r0, pc, lsr sp		
svcvs	0x0002e601		
strls	r0, [r0], #-0		
blne	c5c <_SUPERVISOR_STACK_SIZE+0x45c>		
andeq	lr, r0, r0, asr sp		
svcvs	0x0002e601		
mrseq	r0, (UNDEF: 0)		
cmpvs	r7, r5, asr sl		
smlsdx	r1, r9, r0, r0		
andeq	r6, r0, r2, lsl #30		
andeq	fp, r2, r0, lsl #16		
svc	0x00ee2400		
str	r0, [r1, -r0]		
andeq	r6, r0, r2, lsl #30		
andeq	lr, r2, r0, lsl #18		
ldrbvs	r1, [r3, #-2560]	; 0xfffff600	
smlsdx	r1, r4, r0, r0		
andeq	r6, r0, r2, lsl #30		
andeq	pc, r2, r0, lsl #24		
cfstrs	mvf2, [sp], {-0}		
str	r0, [r1, -r0]		
andeq	r6, r0, r2, lsl #30		
andeq	r2, r3, r0, lsl #14		
vldmia	r6!, {d17-d16}		
str	r0, [r1, -r0]		
andeq	r6, r0, r2, lsl #30		
blne	14010b0 <__undef_stack+0x12ea550>		
andeq	lr, r0, r6, lsl ip		
svcvs	0x0002e801		
mrseq	r0, (UNDEF: 0)		
stc	9, cr0, [r1], {86}	; 0x56	
bl	40cc4 <SLCRL2cRamConfig+0x20ac2>		
andeq	r6, r0, r2, lsl #30		
stc	9, cr0, [r4]		
bl	40cd0 <SLCRL2cRamConfig+0x20ace>		
andeq	r6, r0, r2, lsl #30		
svc	0x00c00900		
bl	40cdc <SLCRL2cRamConfig+0x20ada>		
andeq	r6, r0, r2, lsl #30		
beq	ffa050e4 <LRemap+0x1a050d5>		
andeq	r0, r4, r0, lsl r0		
ldrbeq	r0, [r5, #0]!		
svcls	0x001b0000		
smlatteq	r0, pc, r0, r0		
rsbeq	r0, pc, lr, ror #5		
strpl	r0, [r1], -r0		
bleq	505100 <__undef_stack+0x3ee5a0>		
andeq	r0, r4, r0, lsl r0		
ldreq	r0, [r3], -r0		
svcls	0x00240000		
smlatteq	r0, pc, r0, r0		
strdeq	r0, [pc], #-46	; <UNPREDICTABLE>	
andseq	r0, sl, #0		
strcs	r0, [r0, #-0]		
andseq	r0, r0, r0, lsl fp		
muleq	r0, lr, r2		
ldc	7, cr1, [pc], {-0}		
blls	40d2c <SLCRL2cRamConfig+0x20b2a>		
andne	r9, fp, r2		
andeq	r2, r0, r0		
blvs	fe701138 <LRemap+0x701129>		
strcs	r0, [r0], #-6		
andeq	lr, r0, r8, asr #26		
svcvs	0x00029d01		
cdppl	0, 0, cr0, cr0, cr0, {0}		
tstne	r0, r3		
mulseq	r0, r4, fp		
andeq	r0, r0, r4		
andeq	r0, r0, r1, ror #12		
rsceq	r9, pc, r4, lsr #30		
adceq	r0, r1, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, fp, lsl #7		
bleq	fe90a16c <LRemap+0x90a15d>		
ldrbteq	r0, [r5], #16		
strcs	r0, [r0], -r0		
andeq	r0, r0, r7, lsl #2		
		; <UNDEFINED> instruction: 0x00100bb0	
andeq	r0, r0, r8, lsl r0		
streq	r9, [r8], r1, lsl #24		
ldrne	r0, [r3], #-0		
cdpls	0, 0, cr0, cr0, cr1, {0}		
andeq	r0, r0, r3		
rsceq	r6, pc, r7, lsl r8	; <UNPREDICTABLE>	
cmpeq	fp, #0, 2		
andseq	r0, r0, r8, asr #23		
andeq	r0, r0, r8, asr #32		
streq	r9, [r2, -r1, lsl #24]		
tstvs	r8, r0		
tsteq	r0, r4, ror #4		
rsbeq	r0, pc, fp, asr r3	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x03bf0000	
ldcvs	0, cr0, [r8], {-0}		
tsteq	r0, r5, ror #28		
rsbeq	r0, pc, fp, asr r3	; <UNPREDICTABLE>	
bicseq	r0, sp, #0		
ldrcc	r0, [r9, #-0]		
smlatteq	r0, sp, r0, r0		
teqeq	r8, #1946157057	; 0x74000001	
bne	800dd4 <__undef_stack+0x6ea274>		
rsbeq	r6, r4, r5, ror #28		
svcvs	0x00035e01		
cdp2	0, 0, cr0, cr0, cr0, {0}		
blne	df0 <_SUPERVISOR_STACK_SIZE+0x5f0>		
andeq	lr, r0, r6, lsl ip		
svcvs	0x00035f01		
mrseq	r0, (UNDEF: 0)		
bleq	ff208340 <LRemap+0x1208331>		
andeq	r0, r4, r0, lsl r0		
svcls	0x001b0000		
smlatteq	r0, pc, r0, r0		
rsbeq	r0, pc, r1, ror #6		
movwpl	r0, #4096	; 0x1000	
strle	r0, [r3, -r0]!		
smlatteq	r0, sp, r0, r0		
ldceq	3, cr0, [r0], {143}	; 0x8f	
addseq	r0, r4, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
strdeq	r0, [r0], -r9		
rsceq	r4, ip, r4, lsr #18		
orrseq	r0, r1, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, r1, lsl r4		
rsceq	ip, ip, r4, lsr #32		
orrseq	r0, r1, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, r4, lsr #8		
rsceq	r0, sp, r4, lsr #10		
orrseq	r0, r2, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, r7, asr #8		
rsceq	r3, sp, r4, lsr #30		
orrseq	r0, r2, #0, 2		
andeq	r0, r0, pc, rrx		
andeq	r0, r0, fp, lsl #9		
rsceq	r5, sp, fp, lsl r0		
orrseq	r0, r2, #0, 2		
andeq	r0, r0, pc, rrx		
ldrpl	r5, [sl, -r1, lsl #10]		
tsteq	r0, r1, ror #18		
mlseq	pc, r3, r3, r0	; <UNPREDICTABLE>	
strteq	r0, [pc], #0	; e7c <_SUPERVISOR_STACK_SIZE+0x67c>	
cdp	0, 2, cr0, cr4, cr0, {0}		
smlatteq	r0, pc, r0, r0		
mlseq	pc, r3, r3, r0	; <UNPREDICTABLE>	
strbteq	r0, [r0], #0		
tstpl	sl, #0		
tsteq	r0, r5, ror #8		
mlseq	pc, r3, r3, r0	; <UNPREDICTABLE>	
ldrbteq	r0, [r3], #0		
stceq	0, cr0, [r4, #-0]		
smlatteq	r0, ip, r0, r0		
mlseq	pc, r3, r3, r0	; <UNPREDICTABLE>	
ldreq	r0, [lr, #-0]		
		; <UNDEFINED> instruction: 0xf61b0000	
smlatteq	r0, ip, r0, r0		
mlseq	pc, r3, r3, r0	; <UNPREDICTABLE>	
andpl	r0, r1, r0		
rsceq	r1, ip, fp, lsl r6		
orrseq	r0, r4, #0, 2		
andeq	r0, r0, pc, rrx		
ldrne	r5, [r1], #-1537	; 0xfffff9ff	
streq	r1, [r0], #-12		
cdple	0, 0, cr0, cr0, cr0, {0}		
blne	ef4 <_SUPERVISOR_STACK_SIZE+0x6f4>		
muleq	r0, pc, pc	; <UNPREDICTABLE>	
svcvs	0x00039601		
mrseq	r0, (UNDEF: 0)		
ldmdacs	sp, {r1, r2, r4, r6}		
streq	r1, [r0], #-12		
strcs	r0, [r0], #-0		
muleq	r0, pc, pc	; <UNPREDICTABLE>	
svcvs	0x00039d01		
mrsne	r0, (UNDEF: 0)		
andeq	r0, r0, r4		
cmneq	sp, r0, lsl #12		
stceq	0, cr0, [r4]		
andseq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r6, lsr r8		
andeq	r7, r1, r7, lsr #20		
andeq	r5, r5, r0, lsl #10		
stfeqs	f1, [ip]		
andeq	r0, r4, r0, lsl r0		
stmdaeq	ip!, {}	; <UNPREDICTABLE>	
strhi	r0, [r7, -r0]!		
stmdavc	r0, {r0}		
andeq	r0, r0, r5		
andne	sl, ip, r5, lsr #24		
andeq	r0, r7, r0, lsl #4		
stclt	0, cr0, [r6, #-0]		
stclt	0, cr0, [r0], {1}		
stmdane	r0, {r2, r3, ip}		
mrseq	r0, (UNDEF: 0)		
muleq	r8, ip, r3		
biceq	r1, sl, r0, lsl #6		
streq	r0, [fp]		
strne	r0, [r0, -r0]		
andeq	lr, r0, r2, lsr ip		
strle	pc, [r3], #-2561	; 0xfffff5ff	
stmdami	r0, {r2, r3, ip}		
mrseq	r0, (UNDEF: 0)		
muleq	r8, ip, sp		
strbtvs	r1, [r1], #-2048	; 0xfffff800	
blx	41140 <SLCRL2cRamConfig+0x20f3e>		
andeq	r6, r0, r3, lsl #30		
andeq	sl, r5, r0, lsl #24		
strbvs	r1, [ip, #-2048]!	; 0xfffff800	
blx	41140 <SLCRL2cRamConfig+0x20f3e>		
andeq	r6, r0, r3, lsl #30		
andeq	ip, r5, r0, lsl #20		
ldc	9, cr1, [r5, #-0]		
stc2	0, cr0, [r1], {-0}		
andeq	r2, r3, r3, lsl #16		
ldrvs	r2, [sl, #-0]		
tsteq	r0, lr, ror #8		
strdeq	r0, [pc], #-61	; <UNPREDICTABLE>	
strbeq	r0, [fp, #0]!		
ldrne	r0, [fp], -r0		
smlatteq	r0, ip, r0, r0		
strdeq	r0, [pc], #-62	; <UNPREDICTABLE>	
movwpl	r0, #4096	; 0x1000	
andne	sp, ip, sp, lsl r4		
andeq	r0, r0, r0, lsl #8		
svc	0x009f1b00		
andeq	r0, r1, r0		
andeq	r6, r0, r4, lsl #30		
subseq	r0, r3, r0, lsl #2		
bicseq	r2, r7, r0, lsl #12		
ldceq	0, cr0, [ip, #-0]		
andseq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, sl, ror #17		
andeq	lr, r1, r3, lsl r4		
andeq	pc, r5, r0, lsl #28		
strgt	r0, [r6, #-0]!		
strcc	r0, [r0], #-0		
stcne	0, cr1, [r0], {13}		
mrseq	r0, (UNDEF: 0)		
muleq	r9, ip, sl		
sbcseq	r2, r2, r0, lsl #14		
ldreq	r0, [pc], -r0		
ldrcc	r0, [sp], #-0		
streq	r1, [r0], #-13		
strcs	r0, [r0, -r0]		
ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>	
andeq	r0, r0, lr, asr #12		
strls	r0, [r6, #-0]!		
andpl	r0, r0, r1		
stcne	0, cr1, [r0], {13}		
mrseq	r0, (UNDEF: 0)		
muleq	r9, ip, sl		
		; <UNDEFINED> instruction: 0x01a22700	
strbteq	r0, [r1], -r0		
ldcpl	0, cr0, [sp], {-0}		
streq	r1, [r0], #-13		
strcs	r0, [r0, -r0]		
andeq	r0, r0, pc, lsr #3		
andeq	r0, r0, r5, lsl #13		
eorge	r0, r8, #0		
stcvs	0, cr0, [r0], {-0}		
stmdane	r0, {r0, r2, r3, ip}		
mrseq	r0, (UNDEF: 0)		
		; <UNDEFINED> instruction: 0x0121269c	
stceq	0, cr0, [r4]		
andseq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r6, ror r9		
andeq	r2, r1, r3, lsl lr		
andeq	r9, r6, r0, lsl #16		
blgt	5c1080 <__undef_stack+0x4aa520>		
smlatteq	r0, pc, r0, r0		
cfldrseq	mvf0, [ip, #752]	; 0x2f0	
subeq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
strdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
rsbvc	r6, r4, #24, 2		
ldrteq	r0, [ip], #256	; 0x100	
andeq	r0, r0, pc, rrx		
		; <UNDEFINED> instruction: 0x000006b9	
mcrvs	12, 3, r6, cr5, cr8, {0}		
ldrteq	r0, [ip], #256	; 0x100	
andeq	r0, r0, pc, rrx		
ldrdeq	r0, [r0], -r7		
rsceq	r3, sp, r9, lsl r5		
ldrteq	r0, [lr], #256	; 0x100	
andeq	r0, r0, r8, lsr #6		
vmulvs.f32	s3, s10, s1		
svclt	0x00010064		
andeq	r6, r0, r4, lsl #30		
andeq	pc, r6, r0, lsl #16		
ldc	11, cr1, [r6], {-0}		
andgt	r0, r1, r0		
andeq	r6, r0, r4, lsl #30		
ldfnee	f0, [r3, #-0]		
mulseq	r0, ip, sp		
andeq	r0, r0, r4		
rsceq	r9, pc, fp, lsl pc	; <UNPREDICTABLE>	
strbeq	r0, [r2], #256	; 0x100	
andeq	r0, r0, pc, rrx		
andeq	r5, r0, r1, lsl #6		
rsceq	r9, lr, r7, lsl r9		
strbeq	r0, [r5, #-256]	; 0xffffff00	
andseq	r0, r0, r4, ror #27		
andeq	r0, r0, r0, asr #32		
beq	10e8110 <__undef_stack+0xfd15b0>		
bls	841110 <__undef_stack+0x72a5b0>		
andne	r0, r0, r0		
stceq	0, cr1, [r0], {14}		
mrseq	r0, (UNDEF: 0)		
beq	902658 <__undef_stack+0x7ebaf8>		
stcne	0, cr0, [r5], #-0		
blx	5160 <_HEAP_SIZE+0x3160>		
andeq	r0, r0, r3, lsl r0		
andne	pc, sp, r9, lsr #16		
andseq	pc, r3, r0, lsl #20		
andeq	r3, sl, r0, lsl #18		
tstpl	r1, r0, lsl #10		
		; <UNDEFINED> instruction: 0xffff0a03	
cfsh32eq	mvfx2, mvfx4, #0		
ldrne	r0, [r0], #-16		
cdpeq	0, 0, cr0, cr0, cr0, {0}		
strdeq	lr, [r0], -r9		
vmuleq.f64	d12, d4, d1		
eoreq	r0, r0, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
muleq	r0, r3, sl		
rsceq	r1, ip, r0, lsl r6		
svcvs	0x00cd0100		
mrseq	r0, (UNDEF: 0)		
mcreq	1, 1, r1, cr8, cr4, {2}		
andeq	r0, r4, r0, lsl r0		
beq	fe001178 <LRemap+0x1169>		
svcls	0x00100000		
smlatteq	r0, pc, r0, r0		
andeq	r6, r0, pc, asr #31		
subseq	r0, r4, r0, lsl #2		
andne	r3, lr, r5, lsr #16		
andeq	pc, r9, r0		
cfabs32eq	mvfx2, mvfx12		
ldrbteq	r0, [r5], #16		
strne	r0, [r0, -r0]		
ldrdeq	lr, [r0], -r2		
strmi	r2, [r2], #-3073	; 0xfffff3ff	
andcc	r1, r0, lr		
mrseq	r0, (UNDEF: 0)		
muleq	sl, ip, sp		
ldc	11, cr1, [r6], {-0}		
cdpcs	0, 0, cr0, cr1, cr0, {0}		
andeq	r6, r0, r2, lsl #30		
cmpne	r4, r0, lsl #2		
andseq	r0, r0, r8, asr #28		
andeq	r0, r0, r4		
ldrdeq	r0, [r0], -r3		
rsceq	r9, pc, fp, lsl pc	; <UNPREDICTABLE>	
eorseq	r0, r0, #0, 2		
andeq	r0, r0, pc, rrx		
bcs	161e0 <SLCRUnlockKey+0x82d3>		
andeq	r0, r0, r2, lsr #1		
andseq	r0, r0, r8, asr lr		
andeq	r0, r0, r4, lsl r0		
strcs	r3, [r2, #-1025]	; 0xfffffbff	
andseq	r0, r0, r8, asr lr		
strdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
adceq	r2, fp, r0, lsl #12		
cdpeq	0, 7, cr0, cr4, cr0, {0}		
adcseq	r0, r0, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
		; <UNDEFINED> instruction: 0x00000bb8	
andeq	fp, r0, r7, lsr #16		
andeq	r0, r7, r0, lsl #22		
rmfeqe	f1, f4, f0		
addseq	r0, r8, r0, lsl r0		
bleq	feb8121c <LRemap+0xb8120d>		
stmdalt	r7!, {}	; <UNPREDICTABLE>	
cdpne	0, 0, cr0, cr0, cr0, {0}		
tstcs	r0, r7		
muleq	r0, sl, r0		
andseq	r0, r0, ip, lsl #30		
andeq	r0, r0, r0, lsl r0		
strmi	r0, [r5], #-3841	; 0xfffff0ff	
strne	r0, [r0], #-11		
andseq	r0, r0, ip, lsl pc		
strdeq	r1, [r0], -sl		
subseq	r0, r1, #1073741829	; 0x40000005	
andeq	r0, r0, r4, ror r0		
andne	r9, lr, r5, lsr #16		
andseq	r1, r4, r0		
cdpeq	5, 11, cr2, cr0, cr0, {0}		
mvnsne	r0, #16		
eorgt	r0, r9, r0		
blx	529c <_HEAP_SIZE+0x329c>		
blvs	12b4 <CRValMmuCac+0x2af>		
strne	r0, [r0, #-11]		
beq	d5674 <SLCRL2cRamConfig+0xb5472>		
stmdbcs	r0, {r0, r4, r8}		
		; <UNDEFINED> instruction: 0x00100ed0	
strdeq	r1, [r0], -sl		
andeq	r0, r0, r0, lsl #23		
cmpeq	r1, #1073741829	; 0x40000005	
andeq	r2, r1, sl, lsl #2		
andne	sp, lr, r5, lsr #24		
andseq	r1, r4, r0		
cdpeq	5, 14, cr2, cr12, cr0, {0}		
mvnsne	r0, #16		
		; <UNDEFINED> instruction: 0xf0250000	
		; <UNDEFINED> instruction: 0xf000100e	
strcs	r0, [r0, #-9]		
		; <UNDEFINED> instruction: 0x00100efc	
andeq	r1, r0, r0, lsl r4		
andne	r0, pc, r5, lsr #24		
andseq	pc, r3, r0, lsl #20		
strthi	r0, [r5], #-0		
andne	r1, r0, lr		
andeq	r0, r0, r4, lsl r0		
rsceq	r8, sp, lr, lsl #10		
strtcs	r0, [r9], #256	; 0x100	
andne	r1, r0, pc		
mrseq	r0, (UNDEF: 0)		
muleq	fp, ip, r0		
svceq	0x002c2500		
		; <UNDEFINED> instruction: 0x061d0010	
strtcc	r0, [fp], #-0		
blge	5320 <_HEAP_SIZE+0x3320>		
andeq	r0, r0, r0		
rsceq	r8, pc, r7, lsl r4	; <UNPREDICTABLE>	
andeq	r0, sl, #0, 2		
andseq	r0, r0, r4, lsr pc		
andeq	r0, r0, ip, lsl r0		
ldceq	12, cr9, [fp], #-4		
strgt	r0, [r1, #-0]!		
strcc	r0, [r0], #-0		
stmdane	r0, {r0, r1, r2, r3, ip}		
mrseq	r0, (UNDEF: 0)		
lfmeq	f0, 4, [r1], #-48	; 0xffffffd0	
ldrcc	r0, [sp], #-0		
stmdane	r0, {r0, r1, r2, r3, ip}		
strcs	r0, [r0, -r0]		
ldrdeq	r0, [r0], -r2		
andeq	r0, r0, r5, ror #14		
andne	r3, pc, sp, lsl r4	; <UNPREDICTABLE>	
andeq	r0, r0, r0, lsl #8		
sbcseq	r2, pc, r0, lsl #14		
ldreq	r0, [r4, r0]		
andeq	r0, r0, r0		
svceq	0x00502b00		
adceq	r0, fp, r0, lsl r0		
strcs	r0, [r0], -r0		
andeq	r0, r0, sp, ror #1		
andseq	r0, r0, r0, asr pc		
andeq	r0, r0, ip, lsl r0		
stcleq	12, cr9, [r9], #-4		
blx	4c1358 <__undef_stack+0x3aa7f8>		
strge	r0, [r0, -r0]		
strne	r0, [r0], #-7		
andseq	r0, r0, r4, ror #30		
strdeq	r1, [r0], -sl		
cmpeq	r1, #1073741829	; 0x40000005	
ldrsheq	r0, [r0], #-19	; 0xffffffed	
cdp	7, 11, cr1, cr7, cr0, {0}		
bvc	41378 <SLCRL2cRamConfig+0x21176>		
andne	r6, pc, r5, lsl #24		
andeq	r7, r0, r0, lsl #8		
ldrmi	r0, [ip, #256]	; 0x100	
stmdane	r0, {r0, r2, r3}		
rsbseq	r6, r2, r1, ror #8		
svcvs	0x00057a01		
movwle	r0, #0		
stmdane	r0, {r0, r1, r2}		
rsbeq	r6, lr, ip, ror #10		
svcvs	0x00057a01		
stc2	0, cr0, [r0], {-0}		
stmdbne	r0, {r0, r1, r2}		
andeq	lr, r0, r5, lsr sp		
stmdacs	r5, {r0, sl, fp, ip, sp, lr}		
andcs	r0, r0, r3		
strbtvs	r6, [lr], #-1324	; 0xfffffad4	
ldrbeq	r0, [sp, #-256]!	; 0xffffff00	
andeq	r0, r0, pc, rrx		
tstpl	ip, r1, lsl #10		
smlatteq	r0, ip, r0, r0		
teqeq	sp, #528482304	; 0x1f800000	
cdpgt	0, 15, cr0, cr0, cr0, {0}		
ldrne	r4, [fp], -r0, asr #15		
smlatteq	r0, ip, r0, r0		
rsbeq	r0, pc, r1, lsl #11		
strpl	r0, [r1], -r0		
andne	r7, pc, r1, lsl r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0, lsl #8		
andeq	pc, ip, r0, lsl #8		
svc	0x009f1b00		
movwhi	r0, #4096	; 0x1000	
andeq	r6, r0, r5, lsl #30		
subseq	r0, r6, r0, lsl #2		
andeq	r3, r1, sp, lsr #22		
andne	r9, pc, r0, lsl #8		
andeq	r0, r0, r0		
streq	r0, [lr, #256]	; 0x100	
andeq	r0, r0, lr, lsl sp		
andeq	r4, r1, lr, lsr #14		
ldcge	3, cr0, [r4], {-0}		
blx	5458 <_HEAP_SIZE+0x3458>		
strne	r0, [r0, #-19]	; 0xffffffed	
movwcc	r5, #4353	; 0x1101	
blcc	881428 <__undef_stack+0x76a8c8>		
stcgt	0, cr0, [r0], {1}		
strne	r1, [r0], #-15		
mrseq	r0, (UNDEF: 0)		
		; <UNDEFINED> instruction: 0x472e0596	
andeq	r0, r0, r1		
andne	sp, pc, r4, lsl ip	; <UNPREDICTABLE>	
andseq	pc, r3, r0, lsl #20		
tstpl	r1, r0, lsl #10		
andeq	r3, r0, r1		
svc	0x00571700		
stcge	0, cr0, [r1, #-0]		
andne	lr, pc, r5		
andeq	r6, r0, r0, lsl #8		
		; <UNDEFINED> instruction: 0xf49c0100	
stccs	0, cr0, [r0, #-52]	; 0xffffffcc	
andeq	r0, r0, fp, lsr r1		
andseq	r0, r0, r0, ror #31		
andeq	r0, r0, r0, lsr #32		
strhi	fp, [r5, #-769]	; 0xfffffcff	
cdpcs	0, 0, cr0, cr0, cr13, {0}		
andeq	r0, r0, r7, asr #2		
svceq	0x00f41403		
mvnsne	r0, #16		
tsteq	r5, r0		
eorseq	r0, r3, r1, asr r1		
addseq	r2, sl, r0, lsl #2		
andsne	r0, ip, r0		
andseq	r0, r0, r0, lsl r0		
bllt	4149c <SLCRL2cRamConfig+0x2129a>		
andeq	sl, sp, r5, lsl #20		
eorne	r1, ip, r0, lsl #8		
mvnsne	r0, #16		
tsteq	r5, r0		
rsbseq	r0, r4, r1, asr r2		
blcc	8414b4 <__undef_stack+0x72a954>		
stccs	0, cr0, [r0], {1}		
andne	r1, r0, r0, lsl r0		
mrseq	r0, (UNDEF: 0)		
cfldr64eq	mvdx0, [r5, #756]	; 0x2f4	
strmi	r0, [lr, -r0]!		
andeq	r0, r0, r1		
andsne	r3, r0, r4, lsl ip		
andseq	pc, r3, r0, lsl #20		
tstpl	r1, r0, lsl #10		
andeq	r7, r0, r2, lsl #8		
andne	r2, r4, r0, lsl #18		
mvnsne	r0, #16		
stcleq	0, cr0, [sl]		
tsteq	r5, r0		
		; <UNDEFINED> instruction: 0xff0a0351	
strdne	r0, [r5], -pc	; <UNPREDICTABLE>	
andne	r1, r0, r0, lsl r0		
andeq	r0, r0, r4, lsl r0		
rsceq	r4, lr, r7, lsl lr		
cmneq	pc, r0, lsl #2		
andseq	r1, r0, r4, asr #32		
andeq	r0, r0, r0, lsr #32		
cdpeq	12, 4, cr9, cr7, cr1, {0}		
ldrne	r0, [fp], -r0		
smlatteq	r0, ip, r0, r0		
rsbeq	r0, pc, r1, lsl #3		
strpl	r0, [r1], #-0		
andsne	r4, r0, r1, lsl r8		
andeq	r0, r0, r0, lsl #8		
andeq	r3, lr, r0, lsl #8		
svc	0x009f1b00		
movwhi	r0, #4096	; 0x1000	
andeq	r6, r0, r1, lsl #30		
subseq	r0, r4, r0, lsl #2		
andsne	r5, r0, r5, lsr #16		
andeq	r0, r7, r0, lsl #4		
subsne	r2, ip, r0, lsl #10		
stcleq	0, cr0, [r5, #-64]	; 0xffffffc0	
strcs	r0, [r0], -r0		
andeq	r0, r0, r3, asr r1		
andseq	r1, r0, r4, rrx		
andeq	r0, r0, r0, asr #32		
cdpeq	12, 9, cr9, cr15, cr1, {0}		
eorvs	r0, r7, r0		
strcc	r0, [r0], -r1		
tstne	r0, r8		
andseq	r1, r0, ip, ror r0		
andeq	r0, r0, r8, lsr #32		
muleq	r0, r5, lr		
andeq	r6, r1, r7, lsr #32		
andeq	r4, r8, r0, lsl #18		
addne	r2, r0, r0, lsl #10		
stcleq	0, cr0, [r5, #-64]	; 0xffffffc0	
stchi	0, cr0, [r5], #-0		
andne	r1, r0, r0, lsl r0		
strcs	r0, [r0, #-20]	; 0xffffffec	
mulseq	r0, ip, r0		
strdeq	r1, [r0], -sl		
rsbsne	r2, r4, r0, lsl #10		
ldrne	r0, [r0], #-16		
cdpeq	0, 0, cr0, cr0, cr0, {0}		
andeq	lr, r0, r3, lsr #26		
adcne	fp, r4, r1, lsl #20		
andseq	r0, ip, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r5, lsl #30		
andeq	r6, r1, r2, lsl sp		
andsne	sl, r0, r0, lsl #24		
andeq	r1, r0, r0, lsl #8		
blx	fef419ce <LRemap+0xf419bf>		
stcne	0, cr0, [r0, #-56]	; 0xffffffc8	
andseq	r1, r0, ip, lsr #1		
andeq	r0, r0, r4, lsl r0		
andeq	r7, r1, r7, lsr #20		
andeq	r5, r8, r0, lsl #24		
adcsne	r1, r0, r0, lsl #2		
andeq	r0, r4, r0, lsl r0		
cdpeq	0, 15, cr0, cr0, cr0, {0}		
strhi	r0, [r7, -r0]!		
svcvc	0x00000001		
andeq	r0, r0, r8		
andsne	fp, r0, r5, lsr #32		
andeq	r0, r7, r0, lsl #4		
strcs	r0, [r0, #-0]		
andseq	r1, r0, ip, lsr #1		
andeq	r0, r0, r3, asr r1		
stc	7, cr1, [lr]		
blne	41614 <SLCRL2cRamConfig+0x21412>		
andsne	ip, r0, r2		
andeq	r2, r0, r0, lsl #8		
addsvs	r0, ip, r0, lsl #2		
tstcs	r0, pc		
muleq	r0, r5, r1		
andseq	r1, r0, r8, asr #1		
andeq	r0, r0, ip, lsl r0		
strpl	r1, [r2], -r1, lsl #28		
stcne	0, cr0, [r0, #-60]	; 0xffffffc4	
andseq	r1, r0, r8, asr #1		
andeq	r0, r0, ip, lsl r0		
andeq	sl, r1, r7, lsr #4		
andeq	r9, r8, r0, lsl #4		
sbcsne	r1, r4, r0, lsl #26		
andeq	r0, r4, r0, lsl r0		
svcge	0x00270000		
strlt	r0, [r0], -r1		
andeq	r0, r0, r8		
stmdagt	r5!, {}	; <UNPREDICTABLE>	
movwpl	r1, #16		
andeq	r0, r0, r1		
rsceq	lr, fp, r7, lsl ip		
ldrbeq	r0, [r2, #256]	; 0x100	
andseq	r1, r0, r4, ror #1		
andeq	r0, r0, r0, lsr r0		
svceq	0x00ab9c01		
tstvs	r8, r0		
tsteq	r0, r4, ror #4		
ldrdeq	r0, [pc], #-82	; <UNPREDICTABLE>	
stmiaeq	r9, {}^	; <UNPREDICTABLE>	
stc2	0, cr0, [r9], #-0		
blx	56d4 <_HEAP_SIZE+0x36d4>		
bls	16e4 <CRValMmuCac+0x6df>		
strne	r0, [r0, #-15]		
strvc	r5, [r2], #-257	; 0xfffffeff	
ldceq	0, cr0, [r4], {-0}		
blx	56ec <_HEAP_SIZE+0x36ec>		
strne	r0, [r0, #-19]	; 0xffffffed	
strvc	r5, [r2], #-257	; 0xfffffeff	
strne	r0, [r0, -r0]		
andeq	lr, r0, r8, asr sp		
strne	r3, [r1], #-257	; 0xfffffeff	
strne	r1, [r0], #-17	; 0xffffffef	
tsteq	r0, r1		
mulseq	r1, ip, r1		
strbtvs	r1, [r1], #-2048	; 0xfffff800	
tstcc	r1, r2, ror r0		
andeq	r6, r0, r1, lsl #30		
andeq	lr, r8, r0, lsl #14		
strbvs	r1, [ip, #-2048]!	; 0xfffff800	
tstcc	r1, lr, rrx		
andeq	r6, r0, r1, lsl #30		
andeq	r2, r9, r0, lsl #24		
ldc	9, cr1, [r5, #-0]		
movwcc	r0, #4096	; 0x1000	
andeq	r2, r3, r1, lsl #16		
ldrvs	r2, [sl, #-0]		
tsteq	r0, lr, ror #8		
rsbeq	r0, pc, r4, lsr r1	; <UNPREDICTABLE>	
stmdbeq	r6!, {}^	; <UNPREDICTABLE>	
svcge	0x00240000		
smlatteq	r0, lr, r0, r0		
rsbeq	r0, pc, r5, lsr r1	; <UNPREDICTABLE>	
ldmibeq	r3!, {}	; <UNPREDICTABLE>	
stc2	0, cr0, [r4, #-0]		
smlatteq	r0, ip, r0, r0		
rsbeq	r0, pc, r6, lsr r1	; <UNPREDICTABLE>	
ldmibeq	r2!, {}^	; <UNPREDICTABLE>	
ldrne	r0, [fp], -r0		
smlatteq	r0, ip, r0, r0		
rsbeq	r0, pc, r7, lsr r1	; <UNPREDICTABLE>	
strpl	r0, [r1], -r0		
rsceq	r5, ip, ip, lsl r1		
teqeq	r8, r0, lsl #2		
andeq	r0, r0, sp, lsr #6		
		; <UNDEFINED> instruction: 0x47c0cef0	
andsne	r1, r1, r1, lsl r8		
andeq	r0, r0, r0, lsl #8		
andseq	r5, r0, r0, lsl #16		
svc	0x009f1b00		
blcc	41758 <SLCRL2cRamConfig+0x21556>		
andeq	r6, r0, r1, lsl #30		
subseq	r0, r6, r0, lsl #2		
andeq	fp, r1, r1, lsr #26		
andsne	r8, r1, r0, lsl #8		
andeq	r1, r0, r0		
cmpeq	r3, r0, lsl #2		
andeq	r1, r0, r6, ror r0		
andeq	ip, r1, r3, lsl sl		
andeq	r1, sl, r0		
blcc	841780 <__undef_stack+0x72ac20>		
strls	r0, [r0], #-1		
andne	r1, r0, r1, lsl r0		
mrseq	r0, (UNDEF: 0)		
adcne	r0, r3, r5, asr r1		
ldrmi	r0, [r3, -r0]		
movwcs	r0, #1		
strne	r0, [r0], #-10		
andseq	r1, r0, r4, lsr #3		
strdeq	r1, [r0], -sl		
cmpeq	r1, r5, lsl r1		
tstcs	r0, r3, lsr r0		
andeq	r0, r0, fp, lsr r1		
andseq	r1, r0, ip, lsr #3		
andeq	r0, r0, r0, lsl r0		
tstle	r1, r1, lsl #16		
movwne	r0, #16		
andeq	r0, r0, r7, asr #2		
andeq	r0, r0, r7, lsr sl		
andsne	fp, r1, r4, lsl ip		
andseq	pc, r3, r0, lsl #20		
tstpl	r1, r0, lsl #10		
andeq	r7, r0, r2, lsl #14		
addseq	r2, sl, r0, lsl #2		
		; <UNDEFINED> instruction: 0x11bc0000	
andseq	r0, r4, r0, lsl r0		
stmdbpl	r1, {}	; <UNPREDICTABLE>	
andseq	pc, r0, r1, lsl #12		
bicne	r1, ip, r0, lsl #8		
mvnsne	r0, #16		
tsteq	r5, r0		
rsbseq	r0, r7, r1, asr r2		
stclt	0, cr0, [r1, #-0]		
strle	r0, [r0], #-1		
stceq	0, cr1, [r0], {17}		
mrseq	r0, (UNDEF: 0)		
tstne	r2, r7, asr #2		
bgt	bc1814 <__undef_stack+0xaaacb4>		
tsteq	r0, r1		
blcc	b4197c <__undef_stack+0xa2ae1c>		
and	r0, r0, r1		
stmdacc	r0, {r0, r4, ip}		
mrseq	r0, (UNDEF: 0)		
teqne	ip, r9, asr #2		
strmi	r0, [lr, -r0]!		
movweq	r0, #1		
andsne	pc, r1, r4, lsl r4	; <UNPREDICTABLE>	
andseq	pc, r3, r0, lsl #20		
tstpl	r1, r0, lsl #10		
andeq	r3, r0, r1, lsl #6		
andeq	r3, r1, r1, lsr #22		
andsne	pc, r1, r0, lsl #24		
andeq	r1, r0, r0		
mrseq	r0, (UNDEF: 92)		
andeq	r1, r0, r7, ror #2		
andeq	r4, r1, lr, lsr #14		
ldceq	0, cr0, [r4], {-0}		
blx	58ac <_HEAP_SIZE+0x38ac>		
strne	r0, [r0, #-19]	; 0xffffffed	
strvc	r5, [r2, -r1, lsl #2]		
mrscs	r0, (UNDEF: 0)		
muleq	r0, sl, r0		
andseq	r1, r0, ip, lsl #4		
andeq	r0, r0, r0, lsl r0		
stchi	13, cr4, [r1], {1}		
strne	r0, [r0], #-17	; 0xffffffef	
andseq	r1, r0, ip, lsl r2		
strdeq	r1, [r0], -sl		
subseq	r0, r1, #1073741829	; 0x40000005	
andeq	r0, r0, r7, ror r0		
andsne	sl, r1, r9, lsr #24		
andeq	r6, pc, r0		
andseq	sl, r1, r0		
andpl	r1, r1, r0, lsl #10		
andeq	r7, r0, r2, lsl #10		
andsne	pc, r1, r4, lsl ip	; <UNPREDICTABLE>	
andeq	r6, pc, r0		
andpl	r1, r1, r0, lsl #10		
andeq	r7, r0, r2, lsl #16		
cdp	7, 5, cr1, cr14, cr0, {0}		
bls	418c0 <SLCRL2cRamConfig+0x216be>		
andsne	r2, r2, r1, lsl #16		
andeq	r6, r0, r0, lsl #16		
ldrlt	r0, [ip], r0, lsl #2		
stmdane	r0, {r1, r4}		
rsbseq	r6, r2, r1, ror #8		
svcvs	0x00019a01		
blmi	18dc <CRValMmuCac+0x8d7>		
blne	1908 <CRValMmuCac+0x903>		
andeq	lr, r0, r6, lsl ip		
svcvs	0x00019c01		
mrseq	r0, (UNDEF: 0)		
eorsne	r1, r0, #-2147483627	; 0x80000015	
andeq	r0, r4, r0, lsl r0		
andne	r0, r1, #0		
svcls	0x001b0000		
smlatteq	r0, pc, r0, r0		
mlseq	pc, lr, r1, r0	; <UNPREDICTABLE>	
strpl	r0, [r1], -r0		
		; <UNDEFINED> instruction: 0x01bd2100	
eorsne	r0, ip, #0		
andseq	r0, r4, r0, lsl r0		
andge	r0, r1, r0		
andseq	r1, r2, r1, lsl #30		
biceq	r1, sl, r0, lsl #6		
beq	1a41924 <__undef_stack+0x192adc4>		
mrscs	r0, (UNDEF: 0)		
andeq	r0, r0, fp, lsr r1		
andseq	r1, r0, r0, asr r2		
andeq	r0, r0, r4, lsl r0		
svcmi	0x0001a301		
mcrcs	0, 0, r0, cr0, cr2, {0}		
andeq	r0, r0, r7, asr #2		
rsbne	r1, r4, #50331648	; 0x3000000	
mvnsne	r0, #16		
tsteq	r5, r0		
ldrne	r0, [r3, #-337]!	; 0xfffffeaf	
strvc	r5, [r2, #-1]		
mrscs	r0, (UNDEF: 0)		
andeq	r0, r0, fp, lsr r1		
andseq	r1, r0, ip, ror #4		
andeq	r0, r0, ip		
andhi	sl, r1, r1, lsl #16		
mcrcs	0, 0, r0, cr0, cr2, {0}		
andeq	r0, r0, r7, asr #2		
rsbsne	r1, r8, #0, 8		
mvnsne	r0, #16		
tsteq	r5, r0		
rsbseq	r0, r4, r1, asr r2		
subseq	r0, r0, #1073741829	; 0x40000005	
andeq	r0, r0, r5, ror r0		
andeq	r9, r0, r1, lsr #20		
andsne	r7, r2, r0, lsl #16		
andeq	r1, r0, r0		
		; <UNDEFINED> instruction: 0x01a90100	
andeq	r1, r0, r5, lsr #5		
andsne	r8, r2, r4, lsl r8		
andseq	pc, r3, r0, lsl #20		
tstpl	r1, r0, lsl #10		
andeq	r7, r0, r2, lsl #8		
rsbne	r1, ip, #0, 8		
svceq	0x00600010		
tsteq	r5, r0		
rsbseq	r0, r7, r0, asr r2		
ldrgt	r0, [r7], -r0		
smlatteq	r0, ip, r0, r0		
addsne	r0, r0, #994050048	; 0x3b400000	
addeq	r0, r4, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
		; <UNDEFINED> instruction: 0x000013b6	
rsbvc	r6, r4, #24, 2		
strbeq	r0, [sp, #256]!	; 0x100	
andeq	r0, r0, pc, rrx		
andeq	r0, r0, r7, lsl #21		
mcrvs	12, 3, r6, cr5, cr8, {0}		
strbeq	r0, [sp, #256]!	; 0x100	
andeq	r0, r0, pc, rrx		
ldrdeq	r0, [r0], -r5		
rsceq	r3, sp, r9, lsl r5		
strbeq	r0, [pc, #256]!	; 1afc <CRValMmuCac+0xaf7>	
andeq	r0, r0, r8, lsr #6		
cdpvs	12, 6, cr2, cr5, cr0, {1}		
		; <UNDEFINED> instruction: 0xf0010064	
andeq	r6, r0, r5, lsl #30		
ldfnee	f0, [r5], {-0}		
andeq	lr, r0, r1, asr ip		
stfcsd	f7, [r5, #-4]		
		; <UNDEFINED> instruction: 0xf0000003	
blne	11f1d5c <__undef_stack+0x10db1fc>		
andeq	lr, r0, r6, lsl ip		
svcvs	0x0005f401		
mrseq	r0, (UNDEF: 0)		
addsne	r1, r4, #-1073741803	; 0xc0000015	
andeq	r0, r4, r0, lsl r0		
movtne	r0, #4096	; 0x1000	
svcls	0x001b0000		
smlatteq	r0, pc, r0, r0		
strdeq	r0, [pc], #-86	; <UNPREDICTABLE>	
strpl	r0, [r1, -r0]		
teqeq	fp, r0, lsl #26		
adcsne	r0, r8, #0		
subseq	r0, r0, r0, lsl r0		
andeq	r0, r1, r0		
andseq	r6, r3, r6, lsl #22		
cmpeq	r7, r0, lsl #28		
strne	r0, [r3], #-0		
		; <UNDEFINED> instruction: 0x001012d0	
strdeq	r1, [r0], -sl		
cmpeq	r1, r5, lsl r1		
stccs	0, cr0, [r0, #-204]	; 0xffffff34	
muleq	r0, sl, r0		
andseq	r1, r0, r0, ror #5		
andeq	r0, r0, r0, ror r0		
svchi	0x00060401		
strne	r0, [r0], #-19	; 0xffffffed	
		; <UNDEFINED> instruction: 0x001012f8	
strdeq	r1, [r0], -sl		
cmpeq	r1, r5, lsl r1		
andcs	r0, r0, #48	; 0x30	
andeq	r0, r0, fp, lsr r1		
andseq	r1, r0, r0, lsl #6		
andeq	r0, r0, r4, lsl r0		
cdpcs	9, 0, cr0, cr6, cr1, {0}		
andeq	r0, r0, r7, asr #2		
tstne	r0, #0, 8		
mvnsne	r0, #16		
tsteq	r5, r0		
eorseq	r0, r0, r1, asr r1		
		; <UNDEFINED> instruction: 0xf1260000	
strne	r0, [r0], #-1		
stcne	0, cr1, [r0], {19}		
mrseq	r0, (UNDEF: 0)		
mulseq	r3, ip, r4		
mvnseq	r1, r0, lsl #6		
bleq	3c1ad8 <__undef_stack+0x2aaf78>		
ldmdacs	r4, {}	; <UNPREDICTABLE>	
blx	5b2c <_HEAP_SIZE+0x3b2c>		
strne	r0, [r0, #-19]	; 0xffffffed	
vrhadd.u8	d5, d3, d1		
andeq	r5, r0, r1		
rsceq	sl, ip, r0, lsr r3		
stmdavs	sl!, {r8}^		
andcc	r0, r0, r0		
andeq	lr, r0, r7, ror #31		
rsbeq	r6, r8, r1, lsl #22		
ldrls	r0, [r1, #-0]!		
streq	r0, [r0], #-239	; 0xffffff11	
andseq	r1, r4, r7, ror #1		
addeq	r3, r1, r0, lsl #4		
teqhi	r2, r0		
andeq	r0, r0, r0		
rsceq	fp, sp, r3, lsr r7		
mvnhi	r0, r0, lsl #8		
andcc	r0, r0, #0		
andeq	r0, r0, r1, lsl #1		
rsbeq	r0, sl, #0		
andeq	r0, r4, r0		
andeq	r0, r0, r2, ror #10		
bl	d01f48 <__undef_stack+0xbeb3e8>		
cdpls	0, 0, cr0, cr1, cr0, {0}		
andvc	r0, r0, #240	; 0xf0	
andcc	r0, r0, fp, ror #1		
strpl	r1, [r0], #-19	; 0xffffffed	
stmdblt	r0, {}	; <UNPREDICTABLE>	
andeq	r0, r0, #12		
stmiblt	r4, {r0, r9, sl}		
mrseq	r0, (UNDEF: 2)		
andseq	sp, sp, r8, lsl #20		
streq	r0, [r2, #-512]	; 0xfffffe00	
andeq	r5, r0, r6, lsl r0		
andhi	r0, r7, #536870912	; 0x20000000	
andeq	r0, r0, #226	; 0xe2	
stmibmi	fp, {r2, r8, sl}^		
blhi	c1b74 <SLCRL2cRamConfig+0xa1972>		
andeq	r0, r0, #182	; 0xb6	
andeq	r5, r0, r1, asr #6		
streq	r0, [r4, -r0, lsl #4]		
andeq	r9, r0, ip, lsl #20		
cdpvc	8, 0, cr0, cr5, cr2, {0}		
andeq	r0, r0, #208	; 0xd0	
stmibeq	sl!, {r3, r8, r9, sl}^		
streq	r0, [r4], #-0		
strbtvc	r6, [lr], #-2309	; 0xfffff6fb	
streq	r0, [r4, -r0, lsl #4]		
andeq	sl, r0, ip, ror #16		
adcseq	r8, r6, r3, lsl #26		
stmdami	r2, {r8, r9}^		
streq	r0, [r0, #-0]		
eorseq	r3, r2, r5, ror r3		
rsbseq	r5, r6, r5, lsl #12		
streq	r0, [r6], #-0		
muleq	r0, r2, r0		
andeq	r9, r0, r7, lsl #26		
addseq	r0, sp, r0, lsl #16		
stmdbeq	r0, {}	; <UNPREDICTABLE>	
stmdaeq	r1, {r2, r9}		
andeq	fp, r0, fp, lsl #19		
rsceq	r1, fp, r3, lsl #4		
cfldrdhi	mvd0, [r9], {-0}		
beq	1bdc <CRValMmuCac+0xbd7>		
suble	r0, r4, #8, 2		
bleq	1be4 <CRValMmuCac+0xbdf>		
andeq	r1, r0, r1, lsr r2		
adceq	r4, r6, r1, lsl #10		
bleq	1bf0 <CRValMmuCac+0xbeb>		
andeq	lr, r0, sp, lsl #22		
addseq	r4, sp, r1, lsl #12		
andeq	r0, r4, r0		
rsceq	sl, sl, r3, lsl #30		
mrslt	r0, (UNDEF: 87)		
stceq	0, cr0, [r0], {-0}		
andeq	pc, r0, r7		
bleq	69014 <SLCRL2cRamConfig+0x48e12>		
stceq	0, cr0, [r0, #-4]		
andeq	pc, r0, r4, rrx		
addeq	r9, r1, r1, lsl #26		
mrscc	r0, (UNDEF: 13)		
tsteq	r0, r2, lsl r0		
muleq	r0, lr, r6		
bl	34502c <__undef_stack+0x22e4cc>		
svcls	0x00010000		
muleq	r0, sp, r0		
		; <UNDEFINED> instruction: 0xf04b0e00	
stcvs	0, cr0, [r1, #-0]		
andseq	r1, r0, r0, lsr r3		
andeq	r0, r0, r4		
teqeq	r9, r1, lsl #24		
stceq	0, cr0, [pc, #-0]	; 1c4c <CRValMmuCac+0xc47>	
smlatteq	r0, fp, r0, r0		
andeq	r9, r0, sp, ror #26		
subsne	r0, r0, r0, lsl #2		
andeq	pc, r0, sl, lsl #1		
teqne	r0, #1		
tstne	r0, r0, lsl r0		
andeq	pc, r0, r4, lsr #32		
teqne	r4, #4096	; 0x1000	
andeq	r0, r8, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, ip, ror r1		
adcseq	r3, r8, pc, lsl #30		
stflse	f0, [sl]		
mrseq	r0, (UNDEF: 0)		
		; <UNDEFINED> instruction: 0xf0921250	
blgt	41c8c <SLCRL2cRamConfig+0x21a8a>		
andeq	r0, r0, r1, lsl #1		
andsne	r3, r3, r3, lsl r4		
andeq	r0, r0, r0, lsl #8		
svc	0x009f1200		
stcgt	0, cr0, [r1, #-0]		
andeq	r0, r0, pc, rrx		
tstvc	r1, r0		
strdeq	r0, [r0, -r0]		
andsne	r3, r3, r5, ror #25		
andeq	r0, r0, r0, lsl #16		
svclt	0x009c0100		
svceq	0x00000001		
andeq	fp, r0, pc, lsr r8		
addseq	lr, sp, r1, lsl #10		
andpl	r0, r1, r0		
rscseq	r9, r0, r2, lsl r2		
mvnhi	r0, r0, lsl #2		
movwne	r0, #0		
andseq	r1, r0, ip, lsr r3		
andeq	r0, r0, r4		
rsceq	r9, pc, r2, lsl pc	; <UNPREDICTABLE>	
svcvs	0x00e80100		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0xf0391400	
strhi	r0, [r1], #-0		
andseq	r1, r0, r4, asr #6		
andeq	r0, r0, r4		
ldcle	12, cr9, [r5, #-4]		
stmdami	r0, {}	; <UNPREDICTABLE>	
stmdane	r0, {r0, r1, r4, ip}		
mrseq	r0, (UNDEF: 0)		
muleq	r1, ip, r9		
rsceq	r1, r9, r0, lsl #12		
andpl	r0, r1, r0		
andeq	pc, r0, r6, lsl r4	; <UNPREDICTABLE>	
ldrbne	r0, [r1], -r0, lsl #2		
strdeq	r0, [r0], -pc	; <UNPREDICTABLE>	
tstne	r0, r1, lsl #4		
andeq	pc, r0, lr, lsr #1		
cmnne	r0, #16777216	; 0x1000000	
eoreq	r0, r4, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, r5, asr #4		
rscseq	r6, r0, pc, lsl #8		
		; <UNDEFINED> instruction: 0x81b40100	
mrseq	r0, (UNDEF: 0)		
sbcseq	r1, sp, r0, asr r7		
cmnne	r0, #0		
eoreq	r0, r4, r0, lsl r0		
strlt	r0, [r1], -r0		
andeq	pc, r0, r8, lsl pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0xf4160000	
streq	r0, [r0], -r0		
andsne	r3, r3, r3		
ldmdb	r6, {r8, r9, sl, fp, ip, pc}		
mrseq	r0, (UNDEF: 0)		
stmdbne	r0, {r4, r6}		
ldrdeq	r0, [r0], -r2		
andeq	r0, r0, r5, asr r2		
andeq	r5, r2, sl, lsl r5		
andeq	r0, r0, #0, 12		
cdpvc	7, 0, cr0, cr4, cr4, {0}		
ldrgt	r0, [fp, #-0]		
smlatteq	r0, sl, r0, r0		
andeq	r4, r2, r1, asr r5		
stmdapl	r3, {r8, sl}		
andeq	r1, r0, pc, lsr #1		
andeq	r0, r0, ip, lsr #9		
ldrbeq	r0, [r4], r4		
mrseq	r0, (UNDEF: 4)		
andeq	lr, r0, r4, lsr fp		
rscseq	r2, r1, r1, lsl #22		
rsceq	r7, fp, r0, lsl #4		
andsne	r8, r3, r0, lsl #8		
andeq	ip, r0, r0		
andeq	lr, sp, r0		
streq	r0, [r1], -r0, lsl #4		
andeq	fp, r0, r4, lsl #19		
andeq	ip, r6, r3, lsl #18		
ldrcc	r0, [sp, -r0, lsl #4]		
andeq	r0, r0, #0		
ldclne	8, cr0, [sl, #4]		
andeq	r0, r2, #0		
subseq	r1, r0, r5, lsl #12		
		; <UNDEFINED> instruction: 0xf1580300	
blcs	81de4 <SLCRL2cRamConfig+0x61be2>		
andeq	r0, r0, r0, asr r0		
andhi	r0, r7, #536870912	; 0x20000000	
andeq	r0, r0, #226	; 0xe2	
stmibmi	fp, {r2, r8, sl}^		
blhi	c1df8 <SLCRL2cRamConfig+0xa1bf6>		
andeq	r0, r0, #182	; 0xb6	
andeq	r6, r0, r1, asr #18		
streq	r0, [r4, -r0, lsl #4]		
andeq	r9, r0, ip, lsl #20		
cdpvc	8, 0, cr0, cr5, cr2, {0}		
andeq	r0, r0, #208	; 0xd0	
stmibeq	sl!, {r3, r8, r9, sl}^		
streq	r0, [r4], #-0		
strbtvc	r6, [lr], #-2309	; 0xfffff6fb	
streq	r0, [r4, -r0, lsl #4]		
andeq	sl, r0, ip, ror #16		
andeq	ip, r6, r3, lsl #22		
stccs	3, cr0, [sl], #-0		
movweq	r0, #0		
andeq	pc, r0, sl, asr r1	; <UNPREDICTABLE>	
subeq	r3, r5, r3, lsl #12		
stchi	0, cr0, [r3, #-0]		
movweq	r0, #182	; 0xb6	
andeq	r5, r0, r2, asr #28		
ldmdacc	r5!, {r8, sl}^		
cfldrdhi	mvd0, [r4], {-0}		
streq	r0, [r0, #-0]		
eorseq	r3, r6, r5, ror r1		
addseq	r5, r7, r4, lsl #10		
strvc	r0, [r5, #-0]		
streq	r3, [r0], #-563	; 0xfffffdcd	
andeq	sl, r0, r6, asr r2		
streq	r0, [r4, -r0, lsl #4]		
andeq	r7, r0, r4, lsl #28		
blhi	202278 <__undef_stack+0xeb718>		
		; <UNDEFINED> instruction: 0x060000b9	
andeq	pc, r0, r9, lsr r1	; <UNPREDICTABLE>	
adcseq	r6, r7, r1, lsl #20		
		; <UNDEFINED> instruction: 0xf7010000	
streq	r0, [r0, -r0]		
ldrdeq	pc, [r0], -r0		
sbceq	r6, r2, r1, lsl #20		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
strdeq	pc, [r0], -r3		
strlt	r3, [r1, -r1, lsl #4]		
mrseq	r0, (UNDEF: 0)		
andeq	r0, r0, r5, lsl r1		
rsceq	r0, fp, r9, lsl #26		
teqeq	r2, r0, lsl #2		
strheq	r0, [r0], -r7		
		; <UNDEFINED> instruction: 0xf1210a00	
strge	r0, [r1, #-0]		
andeq	r3, r1, r1, lsl #16		
		; <UNDEFINED> instruction: 0xf14d0700	
strge	r0, [r1, #-0]		
andeq	r0, r0, r2, asr #1		
rsceq	fp, pc, r7, lsl #20		
strlt	r0, [r5, r0, lsl #2]!		
andeq	r0, r0, r0		
rsceq	fp, sp, r6, lsl #14		
rsbsgt	r0, sp, #0, 2		
mrseq	r0, (UNDEF: 0)		
andeq	r0, r0, r4, asr r1		
rscseq	sp, r0, r7		
rsbsgt	r0, sp, #0, 2		
andeq	r0, r0, r0		
rscseq	r0, r1, r8, lsl #8		
mrseq	r0, (UNDEF: 83)		
andeq	r0, r0, r2, asr #1		
andeq	r8, r1, r1, lsl #20		
bl	344300 <__undef_stack+0x22d7a0>		
movwmi	r0, #4096	; 0x1000	
andeq	ip, r0, r1, lsl #4		
		; <UNDEFINED> instruction: 0xf0c90b00	
strmi	r0, [r1, #-0]		
andeq	fp, r0, r1, lsl #14		
		; <UNDEFINED> instruction: 0xf0e00b00	
strmi	r0, [r1], -r0		
andeq	fp, r0, r1, lsl #14		
strls	r0, [sl, #-0]		
smlatteq	r0, pc, r0, r0		
		; <UNDEFINED> instruction: 0x01ad01b9	
stcmi	0, cr0, [r7, #-0]		
strdeq	r0, [r0, -r1]		
		; <UNDEFINED> instruction: 0x0000c2b9	
svc	0x00ba0700		
stmdblt	r1, {}	; <UNPREDICTABLE>	
andeq	r0, r0, r2, asr #1		
		; <UNDEFINED> instruction: 0xf16c0c00	
strpl	r0, [r1, -r0]		
andeq	r0, r0, sp, lsr #1		
andseq	r1, r0, r4, lsl #7		
andeq	r0, r0, r8		
bicseq	r9, r6, r1, lsl #24		
andle	r0, sp, r0		
strdeq	r0, [r0, -r0]		
andeq	ip, r0, r7, asr r2		
andeq	r3, fp, r0, lsl #22		
blle	381f70 <__undef_stack+0x26b410>		
stchi	0, cr0, [r0], {-0}		
stmdaeq	r0, {r0, r1, r4, ip}		
mrseq	r0, (UNDEF: 0)		
muleq	r1, ip, r3		
rsceq	r0, fp, r0, lsl #30		
bleq	1701f88 <__undef_stack+0x15eb428>		
cdpeq	0, 0, cr0, cr0, cr0, {0}		
andeq	r0, r0, r8, lsr r1		
mulseq	r0, r4, r3		
andeq	r0, r0, r8		
andseq	r9, r0, #256	; 0x100	
stmdami	pc, {}	; <UNPREDICTABLE>	
stcvc	0, cr0, [r0, #-4]		
andeq	r0, r0, fp		
rscseq	r6, r1, r0, lsl r3		
ldflss	f0, [r1], {0}		
stmdaeq	r0, {r0, r1, r4, ip}		
mrseq	r0, (UNDEF: 0)		
muleq	r2, ip, r0		
		; <UNDEFINED> instruction: 0xf14d1100	
mrsls	r0, (UNDEF: 1)		
andeq	r0, r0, r2, asr #1		
blt	455fd0 <__undef_stack+0x33f470>		
smlatteq	r0, pc, r0, r0		
muleq	r0, r1, sp		
subseq	r0, r1, r0, lsl #2		
andeq	r1, r1, lr, lsl #10		
andsne	sl, r3, r0, lsl #8		
andeq	r0, r0, r0, lsl #16		
addsvs	r0, ip, #0, 2		
andne	r0, r0, #2		
andeq	r0, r0, r1, lsr #2		
ldccs	0, cr5, [r2], {1}		
tsteq	r0, r1		
bhi	382140 <__undef_stack+0x26b5e0>		
stcge	0, cr0, [r0], {1}		
stmdaeq	r0, {r0, r1, r4, ip}		
mrseq	r0, (UNDEF: 0)		
muleq	r2, ip, r4		
orrseq	r1, r6, r0, lsl #4		
andpl	r0, r1, r0		
andeq	sl, r1, r2, lsl r1		
subseq	r0, r1, r0, lsl #2		
rscseq	sp, r0, ip, lsl #10		
strblt	r0, [sp, r0, lsl #2]		
strlt	r0, [r0], #-0		
andne	r1, r0, r3, lsl r0		
mrseq	r0, (UNDEF: 0)		
muleq	r2, ip, ip		
		; <UNDEFINED> instruction: 0xf0d00d00	
stcgt	0, cr0, [r1, #-0]		
andeq	r0, r0, r2, asr #1		
muleq	r0, lr, fp		
rscseq	r3, r1, r3, lsl r4		
strblt	r0, [pc, r0, lsl #2]		
movwne	r0, #0		
andeq	pc, r0, r1, lsr #12		
adcseq	sp, r7, r1		
blle	50205c <__undef_stack+0x3eb4fc>		
strlt	r0, [r0], #-0		
stmdaeq	r0, {r0, r1, r4, ip}		
mrseq	r0, (UNDEF: 0)		
ldrdeq	r0, [fp], #242	; 0xf2	; <UNPREDICTABLE>
bleq	fe782070 <LRemap+0x782061>		
andeq	r0, r0, r0		
rscseq	r4, r1, ip, lsl #4		
rscgt	r0, r8, #0, 2		
strgt	r0, [r0], #-0		
strcs	r1, [r0], #-19	; 0xffffffed	
mrseq	r0, (UNDEF: 0)		
muleq	r3, ip, sp		
		; <UNDEFINED> instruction: 0xf0d00d00	
stmda	r1, {}	; <UNPREDICTABLE>	
andeq	r0, r0, r2, asr #1		
		; <UNDEFINED> instruction: 0x00000bbf	
rscseq	r3, r1, r3, lsl r4		
rscgt	r0, sl, #0, 2		
movwne	r0, #0		
andeq	pc, r0, r1, lsr #12		
sbceq	lr, r2, r1, lsl #22		
ldmdacc	r5, {}	; <UNPREDICTABLE>	
strgt	r0, [r0], #-1		
stmdaeq	r0, {r0, r1, r4, ip}		
mrseq	r0, (UNDEF: 0)		
andeq	r3, r3, sp, ror #15		
cmpeq	r8, r0, lsl #30		
bleq	fefc20cc <LRemap+0xfc20bd>		
strne	r0, [r0], #-0		
andeq	r0, r0, r4, asr r1		
andseq	r1, r0, ip, asr #7		
andeq	r0, r0, r4, lsl r0		
strvs	lr, [pc, #-3841]	; 11df <CRValMmuCac+0x1da>	
and	r0, r0, r1		
strne	r0, [r0], -fp		
andseq	r1, r0, ip, asr #7		
andeq	r0, r0, r4, lsl r0		
andeq	r7, r1, r7, lsl r1		
andeq	pc, fp, r0, lsl #6		
cmneq	sp, r0, lsl #14		
ldceq	0, cr0, [r1], {-0}		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0xf0e71800	
streq	r0, [r1], #-0		
andsne	lr, r3, r1, lsl #16		
andeq	r0, r0, r0, lsl #24		
ldfgts	f0, [ip]		
stmdbne	r0, {r0, r1}		
andeq	pc, r0, sp, asr #2		
andgt	r0, r1, #16777216	; 0x1000000	
mrseq	r0, (UNDEF: 0)		
svc	0x00ba1a50		
streq	r0, [r1], #-0		
andeq	fp, r0, r1, lsl #14		
andeq	r3, ip, r0, lsl #6		
		; <UNDEFINED> instruction: 0xf1340b00	
streq	r0, [r1], -r0		
andeq	fp, r0, r1, lsl #14		
tsteq	r5, r0, lsl #22		
mvnne	r0, #0		
andeq	r0, r8, r0, lsl r0		
beq	42154 <SLCRL2cRamConfig+0x21f52>		
teqeq	ip, r1, lsl #4		
mrspl	r0, (UNDEF: 1)		
andeq	r2, r1, r2, lsl r1		
subseq	r0, r0, r0, lsl #2		
		; <UNDEFINED> instruction: 0xf1151800	
stcne	0, cr0, [r1, #-0]		
andsne	pc, r3, r1, lsl #8		
andeq	r2, r0, r0, lsl #8		
ldrvs	r0, [ip, r0, lsl #2]		
stmdbne	r0, {r2}		
andeq	pc, r0, sp, asr #2		
andgt	r1, r1, #1, 26	; 0x40	
mrseq	r0, (UNDEF: 0)		
svc	0x00ba1a50		
stcne	0, cr0, [r1, #-0]		
andeq	ip, r0, r1, lsl #4		
andeq	r5, ip, r0, lsl #8		
		; <UNDEFINED> instruction: 0xf1340b00	
svcne	0x00010000		
andeq	ip, r0, r1, lsl #4		
cmpeq	r4, r0, lsl #24		
mvnsne	r0, #0		
andseq	r0, r8, r0, lsl r0		
mrscs	r0, (UNDEF: 1)		
andeq	r4, r4, r1, lsl #14		
cmneq	r5, r0, lsl #30		
mraeq	r0, r4, acc0		
		; <UNDEFINED> instruction: 0xf8160000	
stmdane	r0, {r0, r1, r4, ip}		
strne	r0, [r0, -r0]		
andeq	r0, r0, r1, ror r1		
andeq	r0, r0, r5, ror ip		
andeq	r7, r1, r7, lsl sp		
andeq	r9, ip, r0, lsl #28		
blne	21e0 <_HEAP_SIZE+0x1e0>		
andeq	r0, r0, sl, lsl #3		
andseq	r1, r0, r0, lsl r4		
andeq	r0, r0, r8		
andne	r2, r1, #67108864	; 0x4000000	
andeq	r0, r0, r1, lsr #3		
ldrls	r5, [r2], -r1, lsl #2		
tsteq	r0, r1		
mcreq	0, 0, r0, cr0, cr0, {2}		
strdeq	r0, [r0], -r7		
andseq	r1, r0, r8, lsl r4		
andeq	r0, r0, ip		
streq	r9, [r4], #3073	; 0xc01	
stmdaeq	pc, {}	; <UNPREDICTABLE>	
andle	r0, r0, r1		
andeq	r0, r0, ip		
andeq	r5, r1, sp, lsl r4		
andsne	r2, r4, r0, lsl #8		
andeq	r2, r0, r0		
svceq	0x009c0100		
andeq	r0, r0, r5, ror #2		
strdeq	r0, [r0], -r1		
andeq	r7, r1, r7, lsl r1		
andeq	r1, sp, r0, lsl #4		
cmneq	sp, r0, lsl #14		
ldceq	0, cr0, [fp, #-0]		
andeq	r0, r0, r0		
andeq	r0, r0, r2, lsr #3		
ldmeq	fp, {r2}		
mrseq	r0, (UNDEF: 4)		
andeq	lr, r0, r4, lsr fp		
rscseq	r7, r1, r1, lsl #20		
rsceq	r7, fp, r0, lsl #4		
andsne	r4, r4, r0, lsl #8		
andeq	sl, r0, r0		
andeq	r1, pc, r0, lsl #4		
streq	r0, [r8, -r0, lsl #4]		
andeq	r0, r0, sl, ror #19		
sbcseq	r5, r4, r3, lsl #8		
strbcs	r0, [r1, #-512]	; 0xfffffe00	
andeq	r0, r0, #0		
stmiblt	r4, {r0, r9, sl}		
mrseq	r0, (UNDEF: 2)		
andseq	sp, sp, r8, lsl #20		
streq	r0, [r2, #-512]	; 0xfffffe00	
andeq	r5, r0, r6, lsl r0		
andhi	r0, r7, #536870912	; 0x20000000	
andeq	r0, r0, #226	; 0xe2	
stmibmi	fp, {r2, r8, sl}^		
blhi	c22a4 <SLCRL2cRamConfig+0xa20a2>		
movweq	r0, #182	; 0xb6	
andeq	r6, r0, r1, asr #10		
streq	r0, [r4, -r0, lsl #4]		
andeq	r9, r0, ip, lsl #20		
cdpvc	8, 0, cr0, cr5, cr2, {0}		
streq	r0, [r0], #-208	; 0xffffff30	
cdpvs	5, 6, cr0, cr9, cr4, {0}		
streq	r0, [r2], #-116	; 0xffffff8c	
adceq	r6, r8, r7, lsl #24		
strlt	r0, [sp], r0, lsl #6		
andmi	r0, r4, #0		
andeq	r0, r0, sl, asr r0		
eorscc	r7, r3, #20971520	; 0x1400000	
cmphi	r6, r0, lsl #12		
andeq	r0, r0, #0		
stmiblt	fp, {r0, fp}		
streq	r0, [r2], #-0		
rsbseq	r0, lr, r7, lsl #8		
		; <UNDEFINED> instruction: 0xf1970600	
mrspl	r0, (UNDEF: 1)		
andseq	r1, r0, r4, asr #8		
andeq	r0, r0, r0, asr r0		
tsteq	sl, r1, lsl #24		
strvc	r0, [r7], #-0		
strdeq	r0, [r0, -r1]		
andeq	r2, r0, r1, asr ip		
andeq	r6, sp, r0, lsl #26		
strbtne	r0, [r4], #-2048	; 0xfffff800	
cmneq	lr, r0, lsl r0		
rsceq	r0, r2, r0		
mrseq	r0, (UNDEF: 9)		
ldmdbeq	r0!, {r0, r4, r6, r8}		
strvc	r5, [r2], #-1		
strvc	r0, [r8], #-0		
mcrvc	0, 0, r1, cr0, cr4, {0}		
		; <UNDEFINED> instruction: 0xf6000001	
stmdbeq	r0, {}	; <UNPREDICTABLE>	
strvc	r5, [r2], -r1, lsl #2		
strhi	r0, [r8], #-0		
mcrvc	0, 0, r1, cr0, cr4, {0}		
beq	234c <_HEAP_SIZE+0x34c>		
stmdbeq	r0, {r0}		
strvc	r5, [r2, #-257]	; 0xfffffeff	
strls	r0, [sl], #-0		
mcrvc	0, 0, r1, cr0, cr4, {0}		
stmdbeq	r0, {r0}		
tstcc	r1, r1, lsl #2		
strhi	r0, [r6], #-0		
strdeq	r0, [r0, -r1]		
andsne	r9, r4, sl, ror #8		
andeq	r5, r0, r0		
ldmvc	ip, {r8}		
streq	r0, [r0, -r1]		
andeq	pc, r0, r4, ror r1	; <UNPREDICTABLE>	
cmneq	r8, r1, lsl #20		
ldceq	0, cr0, [r5]		
stcvs	0, cr0, [fp], {-0}		
tsteq	r0, pc, ror #14		
andeq	r8, r0, ip, ror #24		
andeq	fp, sp, r0, lsl #6		
		; <UNDEFINED> instruction: 0xf1920c00	
stcvs	0, cr0, [r1, #-0]		
andeq	r0, r0, ip, lsl #1		
ldrdeq	r0, [r0], -r1		
andsne	sl, r4, sp, lsl #16		
andeq	r9, r1, r0, lsl #8		
ldrtne	r0, [r8], #3328	; 0xd00	
orrseq	r0, r4, r0, lsl r0		
stmdagt	sp, {}	; <UNPREDICTABLE>	
strls	r1, [r0], #-20	; 0xffffffec	
andeq	r0, r0, r1		
eoreq	r0, ip, lr, lsl #8		
strls	r0, [pc, #-0]	; 23c8 <_HEAP_SIZE+0x3c8>	
streq	r0, [r0, #-239]	; 0xffffff11	
andeq	r9, r1, r7, ror #9		
addeq	r1, ip, r0		
ldchi	0, cr0, [r0], {-0}		
andeq	r0, r0, r0		
rsceq	fp, sp, r1, lsl r7		
cfstr64hi	mvdx0, [r3]		
andne	r0, r0, r0		
andeq	r0, r0, ip, lsl #1		
addseq	r0, r4, r0		
andeq	r0, r2, r0		
andeq	r0, r0, lr, lsl #19		
eorne	r0, r7, r4, lsl #2		
strbtne	r0, [r4], #0		
strne	r0, [r4, #-16]!		
rsbvc	r0, r3, r0, lsl r0		
mcrvs	15, 3, r5, cr9, cr5, {3}		
teqpl	lr, #1761607680	; 0x69000000	
ldcpl	3, cr4, [sl], #-0		
ldmdbvs	r3!, {r2, r5, r6, r8, sl, sp, lr}^		
rsbscc	r6, r3, #1648	; 0x670	
ldfpls	f3, [r5], #-192	; 0xffffff40	
bvs	1bdede4 <__undef_stack+0x1ac8284>		
svcpl	0x00746365		
rsbsvc	r5, r0, #12544	; 0x3100	
cmnvs	r5, #454656	; 0x6f000	
mrccs	15, 1, r5, cr1, cr4, {3}		
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
movtmi	r7, #55373	; 0xd84d	
blvs	18de1f0 <__undef_stack+0x17c7690>		
stclvs	9, cr7, [r3], #-268	; 0xfffffef4	
subsvs	r7, pc, #-1811939327	; 0x94000001	
subsvc	r7, ip, r3, ror r0		
cmpvs	pc, #30146560	; 0x1cc0000	
ldrbvs	r7, [r4, #-623]!	; 0xfffffd91	
svcpl	0x00396178		
stmdbvs	ip!, {r4, r5, sl, fp, ip, lr}^		
cmnvs	r2, #-2013265919	; 0x88000001	
cmnvs	r4, ip, asr r3		
cfstrdvs	mvd6, [r1], #-440	; 0xfffffe48	
svcpl	0x00656e6f		
subscc	r3, pc, #1979711488	; 0x76000000	
cmnvs	r2, #92, 6	; 0x70000001	
strbpl	r4, [lr, #-1792]	; 0xfffff900	
subscs	r4, r3, r0, lsr #2		
ldrtcc	r2, [r2], #-3634	; 0xfffff1ce	
eorseq	r3, r1, lr, lsr #10		
addseq	r8, r5, r1		
andeq	r0, r4, r0		
andeq	r0, r0, r2, lsr #19		
bl	d028a4 <__undef_stack+0xbebd44>		
strge	r0, [r1, #-0]		
andvc	r0, r0, #241	; 0xf1	
stmdavs	r0, {r0, r1, r3, r5, r6, r7}		
streq	r1, [r0], #-164	; 0xffffff5c	
andvc	r0, r0, r0		
andeq	r0, r0, #16		
stmiblt	r4, {r0, r9, sl}		
mrseq	r0, (UNDEF: 2)		
andseq	sp, sp, r8, lsl #20		
streq	r0, [r2, #-512]	; 0xfffffe00	
andeq	r5, r0, r6, lsl r0		
andhi	r0, r7, #536870912	; 0x20000000	
andeq	r0, r0, #226	; 0xe2	
stmibmi	fp, {r2, r8, sl}^		
streq	r0, [r2], #-0		
addseq	r0, sl, r7, lsl #24		
streq	r0, [r8, #-512]	; 0xfffffe00	
andeq	sp, r0, lr, ror r0		
b	1c44e8 <__undef_stack+0xad988>		
movweq	r0, #9		
cdpvs	5, 6, cr0, cr9, cr4, {0}		
streq	r0, [r2], #-116	; 0xffffff8c	
adceq	r6, r8, r7, lsl #24		
streq	r0, [r4, -r0, lsl #4]		
andeq	r7, r0, r4, lsl #28		
blhi	202904 <__undef_stack+0xebda4>		
streq	r0, [r0], #-185	; 0xffffff47	
andeq	pc, r0, sp, lsr #3		
strbtge	r1, [r8], #-514	; 0xfffffdfe	
andeq	r0, r4, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
addeq	r7, r4, r5, lsl #30		
stfpls	f0, [r5, #-0]		
mrseq	r0, (UNDEF: 0)		
b	2660 <_HEAP_SIZE+0x660>		
streq	r0, [r0], #-0		
andeq	pc, r9, r0, lsl #6		
strcc	r0, [r1], #-1024	; 0xfffffc00	
smlatteq	r0, fp, r0, r0		
		; <UNDEFINED> instruction: 0x0000f1b3	
andeq	lr, r0, r2, ror fp		
andseq	sl, r0, ip, ror #8		
andeq	r0, r0, ip, lsr r0		
strdeq	r1, [r0], -r4		
strhi	r0, [r6], #-258	; 0xfffffefe	
andeq	r0, r0, #185	; 0xb9	
ldclne	8, cr0, [sl, #4]		
andeq	r0, r2, #0		
subseq	r1, r0, r5, lsl #12		
streq	r0, [r2, -r0, lsl #4]		
andeq	lr, r0, r2, lsl #5		
blgt	14356c <__undef_stack+0x2ca0c>		
andeq	r0, r0, #73	; 0x49	
bls	30417c <__undef_stack+0x1ed61c>		
stmdaeq	r2, {}	; <UNPREDICTABLE>	
sbcseq	r7, r0, r5, lsl #28		
streq	r0, [r8, -r0, lsl #4]		
andeq	r0, r0, sl, ror #19		
stmdbvs	r5, {r0, r1, sl}		
andeq	r7, r0, #1845493760	; 0x6e000000	
stmdage	ip!, {r2, r8, r9, sl}^		
streq	r0, [r2], #-0		
rsbseq	r0, lr, r7, lsl #8		
		; <UNDEFINED> instruction: 0xf1c50400	
andls	r0, r2, #0		
andeq	r0, r0, sp, ror r0		
addeq	r0, r3, r5, lsl #8		
mrseq	r0, (UNDEF: 2)		
adcseq	r8, r9, r8, lsl #22		
		; <UNDEFINED> instruction: 0xf1de0600	
stccs	0, cr0, [r1], {-0}		
andeq	r0, r0, r2, ror r0		
andseq	sl, r0, ip, ror #8		
andeq	r0, r0, ip, lsr r0		
sbcseq	r9, r1, r1, lsl #24		
stcgt	0, cr0, [r7, #-0]		
strdeq	r0, [r0, -r1]		
andeq	r5, r0, ip, lsr #26		
andeq	lr, sp, r0, lsl #30		
		; <UNDEFINED> instruction: 0xf1e90800	
cdpcs	0, 0, cr0, cr1, cr0, {0}		
ldrdeq	r0, [r0], -r1		
rsbseq	r0, r0, r5, lsl #6		
str	r0, [r8], #-17	; 0xffffffef	
strdeq	r0, [r0, -r1]		
andeq	sp, r0, pc, lsr #2		
subseq	r0, r3, r0, lsl #2		
eoreq	r0, ip, r5, lsl #8		
andle	r0, r9, #0		
strdeq	r0, [r0, -r1]		
andeq	r5, r0, r3, lsr #26		
		; <UNDEFINED> instruction: 0xf1bb0900	
strcs	r0, [r1], #-0		
andeq	r0, r0, sp, asr r0		
andeq	r5, r0, r0, lsl #2		
cfcpysvc	mvf0, mvf0		
streq	r0, [r0], #-10		
rsceq	r3, fp, r1, lsl #8		
		; <UNDEFINED> instruction: 0xf1ee0100	
bl	1c82624 <__undef_stack+0x1b6bac4>		
strtge	r0, [r8], #0		
andeq	r0, r8, r0, lsl r0		
cmnne	r8, r0		
		; <UNDEFINED> instruction: 0xf6020000	
strdeq	r0, [r0, -r1]		
andeq	r4, r0, sl, lsr #26		
adcne	sl, r4, r0, lsl #16		
andeq	r0, r0, r0, lsl #16		
ldfmis	f0, [ip]		
movweq	r0, #0		
tsteq	r0, r6, ror #8		
andeq	r4, r0, sl, lsr #26		
andeq	r1, lr, r0		
streq	r0, [r4], #-0		
strbtvc	r6, [lr], #-2309	; 0xfffff6fb	
andseq	r0, lr, #0		
andeq	r0, r4, r0		
andeq	r0, r0, r8, asr #21		
bl	d02a80 <__undef_stack+0xbebf20>		
stcge	0, cr0, [r1, #-0]		
andvc	r0, r0, #242	; 0xf2	
andlt	r0, r0, fp, ror #1		
andne	r1, r0, r4, lsr #1		
andlt	r0, r0, r0		
andeq	r0, r0, #17		
cdpvs	5, 6, cr0, cr9, cr4, {0}		
streq	r0, [r3], #-116	; 0xffffff8c	
adceq	r6, r8, r7, lsl #24		
streq	r0, [r1], -r0, lsl #6		
andeq	fp, r0, r4, lsl #19		
ble	202aac <__undef_stack+0xebf4c>		
movweq	r0, #29		
andspl	r0, r6, r2, lsl #10		
andeq	r0, r3, #0		
rsceq	r8, r2, r7, lsl #4		
streq	r0, [r4, #-768]	; 0xfffffd00	
andeq	r4, r0, fp, asr #19		
cfstrseq	mvf0, [r7], {3}		
movweq	r0, #154	; 0x9a	
rsbsle	r0, lr, r8, lsl #10		
stmdaeq	r3, {}	; <UNPREDICTABLE>	
andeq	lr, r9, r7, lsl #20		
vshl.s64	d16, d0, d15		
andne	r0, r2, r0		
andeq	r0, r0, pc, asr #32		
rscseq	r6, r2, r4, lsl #10		
tstmi	r4, r0, lsl #4		
streq	r0, [r0], #-0		
andeq	pc, r0, r7, lsl r2	; <UNPREDICTABLE>	
subeq	r1, r8, r2, lsl #16		
strge	r0, [r4, #-0]		
andeq	r0, r0, #242	; 0xf2	
andeq	r4, r0, fp, lsl r8		
streq	r0, [r4, -r0, lsl #6]		
andeq	r7, r0, r4, lsl #28		
blhi	202b10 <__undef_stack+0xebfb0>		
streq	r0, [r0], #-185	; 0xffffff47	
muleq	r0, r7, r2		
subeq	r7, pc, r3, lsl #20		
andcc	r0, r4, r0		
movweq	r0, #242	; 0xf2	
muleq	r0, fp, r8		
vaddhn.i16	d0, q0, q0		
stmdalt	r3, {}	; <UNPREDICTABLE>	
andeq	r0, r0, fp, rrx		
rscseq	r6, r2, r4, lsl #14		
ldrtvc	r0, [r9], r0, lsl #6		
streq	r0, [r0], #-0		
andeq	pc, r0, r9, lsl r2	; <UNPREDICTABLE>	
addeq	fp, r1, r3, lsl #20		
strge	r0, [r4, -r0]		
movweq	r0, #242	; 0xf2	
		; <UNDEFINED> instruction: 0x00008cbb	
vaddhn.i32	d16, <illegal reg q2.5>, q0		
stmdble	r3, {}	; <UNPREDICTABLE>	
andeq	r0, r0, ip, lsr #32		
rscseq	r0, r2, r4, lsl #12		
ldmmi	lr, {r8, r9}^		
streq	r0, [r0, #-0]		
		; <UNDEFINED> instruction: 0x0000f2b7	
		; <UNDEFINED> instruction: 0xd61a043c	
streq	r0, [r0], -r1		
		; <UNDEFINED> instruction: 0x0000f2bc	
sbceq	r1, r6, r4, lsl #24		
streq	r0, [r0], -r0		
andeq	pc, r0, r6, lsr r2	; <UNPREDICTABLE>	
adcseq	r1, r0, r4, lsl #26		
streq	r0, [r2], -r0		
andeq	pc, r0, r7, ror r2	; <UNPREDICTABLE>	
rsceq	r1, r7, r4, lsl #28		
streq	r0, [r4], -r0		
andeq	pc, r0, pc, lsl r2	; <UNPREDICTABLE>	
rscseq	r1, r2, r4, lsl #30		
streq	r0, [r8], -r0		
muleq	r0, lr, r2		
sbcseq	r2, r1, r4		
streq	r0, [sl], -r0		
andeq	pc, r0, r3, asr #5		
sbcseq	r2, ip, r4, lsl #2		
streq	r0, [ip], -r0		
andeq	pc, r0, r6, lsl #5		
sbceq	r2, r6, r4, lsl #4		
streq	r0, [lr], -r0		
andeq	pc, r0, r8, lsr #4		
adcseq	r2, fp, r4, lsl #6		
ldreq	r0, [r0], -r0		
andeq	pc, r0, lr, lsl #4		
adceq	r3, r5, r4, lsl #2		
ldreq	r0, [r4], -r0		
andeq	pc, r0, sp, lsr r2	; <UNPREDICTABLE>	
subeq	r3, pc, r4, lsl #4		
ldreq	r0, [r8], -r0		
strdeq	pc, [r0], -sp		
adceq	r3, r5, r4, lsl #6		
ldreq	r0, [ip], -r0		
andeq	pc, r0, r7, asr #4		
subeq	r3, pc, r4, lsl #8		
strteq	r0, [r0], -r0		
andeq	pc, r0, lr, lsl #5		
adceq	r3, r5, r4, lsl #10		
strteq	r0, [r4], -r0		
andeq	pc, r0, r1, asr r2	; <UNPREDICTABLE>	
subeq	r3, pc, r4, lsl #12		
strteq	r0, [r8], -r0		
andeq	pc, r0, sl, asr #5		
subeq	r3, pc, r4, lsl #14		
strteq	r0, [ip], -r0		
andeq	pc, r0, sp, ror #4		
subeq	r3, pc, r4, lsl #16		
ldrteq	r0, [r0], -r0		
andeq	pc, r0, fp, asr r2	; <UNPREDICTABLE>	
bicseq	r3, r6, r4, lsl #18		
eorseq	r0, r4, r0		
andeq	r4, r0, r7, lsl #30		
andeq	lr, r1, r0, lsl #12		
addseq	r0, r7, r0, lsl #16		
andeq	r0, r1, r0		
rscseq	fp, r2, r9, lsl #10		
strcs	r0, [fp, #-256]!	; 0xffffff00	
andlt	r0, r0, r0		
andne	r1, r0, r4, lsr #1		
mrseq	r0, (UNDEF: 0)		
muleq	r2, ip, fp		
strbtvs	r0, [r6], #-2560	; 0xfffff600	
strcs	r0, [fp, #-256]!	; 0xffffff00	
mrscc	r0, (UNDEF: 0)		
bleq	28a8 <_HEAP_SIZE+0x8a8>		
rsbeq	r7, r6, r2, ror #10		
andseq	r2, fp, #1024	; 0x400	
mrspl	r0, (UNDEF: 1)		
stc2	12, cr0, [r4, #-0]		
andeq	r0, r0, r0		
andeq	r0, r0, r2, asr #1		
bleq	1c8289c <__undef_stack+0x1b6bd3c>		
mrseq	r0, (UNDEF: 4)		
andeq	lr, r0, r4, lsr fp		
rscseq	sp, r2, r1, lsl #24		
rsceq	r7, fp, r0, lsl #4		
adcne	ip, r4, r0		
andeq	r1, r0, r0		
andseq	r4, r2, r0, lsl #16		
streq	r0, [r1], -r0, lsl #4		
andeq	fp, r0, r4, lsl #19		
ble	202cbc <__undef_stack+0xec15c>		
andeq	r0, r0, #29		
andspl	r0, r6, r2, lsl #10		
andeq	r0, r2, #0		
rsceq	r8, r2, r7, lsl #4		
streq	r0, [r4, #-512]	; 0xfffffe00	
andeq	r4, r0, fp, asr #19		
cfstrseq	mvf0, [r7], {2}		
andeq	r0, r0, #154	; 0x9a	
rsbsle	r0, lr, r8, lsl #10		
stmdaeq	r2, {}	; <UNPREDICTABLE>	
andeq	lr, r9, r7, lsl #20		
streq	r0, [r4, #-768]	; 0xfffffd00	
rsbseq	r6, r4, r9, ror #28		
cfstrsvs	mvf0, [r7], {2}		
andeq	r0, r0, #168	; 0xa8	
cdpvc	7, 0, cr0, cr4, cr4, {0}		
mrseq	r0, (UNDEF: 2)		
adcseq	r8, r9, r8, lsl #22		
vaddhn.i64	d16, q3, q0		
strvc	r0, [r2, -r0]		
andeq	r0, r0, sp, asr r0		
andseq	sl, r0, r0, asr #9		
andeq	r0, r0, r8		
adceq	r9, r1, r1, lsl #24		
strvs	r0, [r5], -r0		
stccs	0, cr0, [r1, #-400]	; 0xfffffe70	
andeq	r0, r0, sp, asr r0		
andeq	r0, r0, r2, asr lr		
vsubhn.i64	d16, <illegal reg q2.5>, q0		
movwcc	r0, #4096	; 0x1000	
andeq	r0, r0, sp, asr r0		
andseq	sl, r0, r8, asr #9		
andeq	r0, r0, r8		
strvs	r9, [r5], -r1, lsl #24		
movwcc	r0, #4196	; 0x1064	
andeq	r0, r0, sp, asr r0		
andeq	r0, r0, r3, ror lr		
teqeq	fp, r0		
andeq	r0, r4, r0		
andeq	r0, r0, r1, ror #23		
bl	d02d68 <__undef_stack+0xbec208>		
movweq	r0, #4096	; 0x1000	
andvc	r0, r0, #243	; 0xf3	
andle	r0, r0, fp, ror #1		
andcc	r1, r0, r4, lsr #1		
blgt	296c <_HEAP_SIZE+0x96c>		
andeq	r0, r0, #18		
stmiblt	r4, {r0, r9, sl}		
mrseq	r0, (UNDEF: 2)		
andseq	sp, sp, r8, lsl #20		
streq	r0, [r2, #-512]	; 0xfffffe00	
andeq	r5, r0, r6, lsl r0		
andhi	r0, r7, #536870912	; 0x20000000	
andeq	r0, r0, #226	; 0xe2	
stmibmi	fp, {r2, r8, sl}^		
streq	r0, [r2], #-0		
addseq	r0, sl, r7, lsl #24		
streq	r0, [r8, #-512]	; 0xfffffe00	
andeq	sp, r0, lr, ror r0		
b	1c49ac <__undef_stack+0xade4c>		
movweq	r0, #9		
cdpvs	5, 6, cr0, cr9, cr4, {0}		
streq	r0, [r2], #-116	; 0xffffff8c	
adceq	r6, r8, r7, lsl #24		
vshl.s64	d16, d0, d15		
andne	r0, r2, r0		
andeq	r0, r0, r1, asr #32		
streq	r0, [r7], #-1026	; 0xfffffbfe	
andeq	r0, r0, #126	; 0x7e	
stmiblt	fp, {r0, fp}		
andhi	r0, r4, r0		
movweq	r0, #242	; 0xf2	
		; <UNDEFINED> instruction: 0x00006bb8	
vabal.s32	q8, d14, d0		
stccs	0, cr0, [r1], {-0}		
andeq	r0, r0, r4, lsl #1		
		; <UNDEFINED> instruction: 0x0010a4d0	
andeq	r0, r0, r8, lsl r0		
sbcseq	r9, lr, r1, lsl #24		
strvs	r0, [r6], -r0		
stccs	0, cr0, [r1], {100}	; 0x64	
andeq	r0, r0, sp, asr r0		
muleq	r0, r4, lr		
rscseq	r9, r3, r7		
strthi	r0, [ip], #-256	; 0xffffff00	
strlt	r0, [r0, #-0]		
streq	r0, [r0, -lr]		
strdeq	pc, [r0], -ip		
subseq	r2, sp, r1, lsl #24		
cdpeq	0, 13, cr0, cr6, cr0, {0}		
stmdale	r8, {}	; <UNPREDICTABLE>	
stccs	0, cr1, [r0, #-656]	; 0xfffffd70	
andeq	r0, r0, r1		
rscseq	lr, r2, r5, lsl #26		
ldrthi	r0, [r5], #-256	; 0xffffff00	
stmda	r0, {}	; <UNPREDICTABLE>	
stmdane	r0, {r2, r5, r7, ip}		
mrseq	r0, (UNDEF: 0)		
muleq	r1, ip, sp		
strbtvs	r0, [r6], #-1536	; 0xfffffa00	
ldfpls	f0, [r5, #-0]		
		; <UNDEFINED> instruction: 0xf7000000	
streq	r0, [r0, -lr]		
muleq	r0, r0, r3		
addeq	r3, r4, r1, lsl #10		
svceq	0x00180000		
stc2	0, cr0, [r7], {-0}		
strdeq	r0, [r0, -r2]		
andeq	r5, r0, r5, lsr sp		
andeq	r3, pc, r0, lsl #18		
ldrbtge	r0, [r0], #2048	; 0x800	
teqeq	sp, r0, lsl r0		
stmdbeq	r0, {}	; <UNPREDICTABLE>	
strdeq	pc, [r0], -r4		
teqeq	r8, r4, lsl #16		
streq	r0, [sl], #-0		
andeq	r0, r0, sp, asr r0		
andeq	r3, r1, r0, lsl #30		
stmdbvc	r0, {sl}		
streq	r0, [r0], #-12		
rsceq	r3, fp, r1, lsl #8		
vrhadd.u16	d0, d1, d0		
bl	1c82aa0 <__undef_stack+0x1b6bf40>		
strge	r0, [r0, #-0]		
addseq	r0, r8, r0, lsl r0		
cmnne	r5, #0		
streq	r0, [r2], #-0		
strbtvc	r6, [lr], #-2309	; 0xfffff6fb	
streq	r0, [r4, -r0, lsl #6]		
andeq	sl, r0, ip, ror #16		
strhi	r0, [r6], #-259	; 0xfffffefd	
movweq	r0, #185	; 0xb9	
ldclne	8, cr0, [sl, #4]		
andeq	r0, r3, #0		
subseq	r1, r0, r5, lsl #12		
streq	r0, [r2, -r0, lsl #6]		
andeq	lr, r0, r2, lsl #5		
blgt	143ae8 <__undef_stack+0x2cf88>		
movweq	r0, #73	; 0x49	
bls	3046f4 <__undef_stack+0x1edb94>		
stmdaeq	r3, {}	; <UNPREDICTABLE>	
sbcseq	r7, r0, r5, lsl #28		
streq	r0, [r8, -r0, lsl #6]		
andeq	r0, r0, sl, ror #19		
streq	r0, [r7], #-1027	; 0xfffffbfd	
streq	r0, [r0], #-126	; 0xffffff82	
andeq	r7, r0, r4, lsl #16		
stmdaeq	r1, {r8, r9}		
andeq	fp, r0, fp, lsl #19		
rscseq	r0, r3, r5, lsl #24		
ldrcs	r0, [r2, #-256]!	; 0xffffff00	
andeq	r0, r0, r0		
stcmi	0, cr1, [r0], {165}	; 0xa5	
mrseq	r0, (UNDEF: 0)		
muleq	r0, ip, fp		
strbtvs	r0, [r6], #-1536	; 0xfffffa00	
ldrcs	r0, [r2, #-256]!	; 0xffffff00	
bpl	2b2c <_HEAP_SIZE+0xb2c>		
streq	r0, [r0], -pc		
rsbeq	r7, r6, r2, ror #10		
rsbseq	r3, r2, r1, lsl #4		
svceq	0x00860000		
stmdane	r7, {}	; <UNPREDICTABLE>	
strdeq	r0, [r0, -r3]		
andeq	r2, r0, r2, lsr r5		
andeq	fp, pc, r0, lsl #4		
rsbeq	r0, r9, r0, lsl #16		
eoreq	r3, r5, r1, lsl #10		
svceq	0x00e90000		
stmdacs	r9, {}	; <UNPREDICTABLE>	
strcc	r1, [r0, -r5, lsr #1]		
andeq	r0, r0, r1		
rscseq	r0, r3, r5, lsl #22		
strbcs	r0, [fp, #-256]	; 0xffffff00	
stcmi	0, cr0, [r0], {-0}		
stcmi	0, cr1, [r0], {165}	; 0xa5	
mrseq	r0, (UNDEF: 0)		
muleq	r1, ip, r7		
strbtvs	r0, [r6], #-1536	; 0xfffffa00	
strbcs	r0, [fp, #-256]	; 0xffffff00	
svcne	0x00000000		
		; <UNDEFINED> instruction: 0x06000010	
rsbeq	r7, r6, r2, ror #10		
rsbseq	r4, r2, r1, lsl #22		
subne	r0, fp, r0		
stmdane	r7, {}	; <UNPREDICTABLE>	
strdeq	r0, [r0, -r3]		
andeq	r2, r0, fp, asr #10		
andseq	r7, r0, r0, lsl #14		
rsbeq	r0, r9, r0, lsl #16		
eoreq	r4, r5, r1, lsl #28		
adcne	r0, lr, r0		
strvc	r0, [r9], #-0		
strcc	r1, [r0, -r5, lsr #1]		
andeq	r0, r0, r1		
rscseq	r1, r3, sl, lsl #30		
stmdavc	r9!, {r9}		
andeq	r0, r0, r0		
andeq	r0, r0, r9, ror r1		
ldceq	0, cr0, [r3, #-16]		
mrseq	r0, (UNDEF: 4)		
andeq	lr, r0, r4, lsr fp		
rscseq	r2, r3, r1, lsl #26		
rsceq	r7, fp, r0, lsl #4		
adcne	r9, r5, r0, lsl #16		
andeq	sl, r0, r0		
andseq	sp, r3, r0, lsl #8		
streq	r0, [r4, #-512]	; 0xfffffe00	
rsbseq	r6, r4, r9, ror #28		
cfstrsvs	mvf0, [r7], {3}		
movweq	r0, #168	; 0xa8	
stmiblt	r4, {r0, r9, sl}		
mrseq	r0, (UNDEF: 3)		
andseq	sp, sp, r8, lsl #20		
streq	r0, [r2, #-768]	; 0xfffffd00	
andeq	r5, r0, r6, lsl r0		
andhi	r0, r7, #805306368	; 0x30000000	
movweq	r0, #226	; 0xe2	
stmibmi	fp, {r2, r8, sl}^		
streq	r0, [r3], #-0		
addseq	r0, sl, r7, lsl #24		
streq	r0, [r8, #-768]	; 0xfffffd00	
andeq	sp, r0, lr, ror r0		
b	1c4c40 <__undef_stack+0xae0e0>		
movweq	r0, #9		
cdpvc	7, 0, cr0, cr4, cr4, {0}		
streq	r0, [r4], #-0		
andeq	r0, r0, r8, ror r0		
blhi	203054 <__undef_stack+0xec4f4>		
streq	r0, [r0, #-185]	; 0xffffff47	
andeq	pc, r0, r7, lsr #6		
eoreq	r3, r5, r1, lsl #6		
ldrge	r0, [r8]		
subseq	r0, r0, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
strdeq	r0, [r0], -r7		
rsbeq	r6, r4, r6, lsl #12		
eoreq	r3, r5, r1, lsl #6		
rscne	r0, r4, r0		
andvs	r0, r6, #0		
tsteq	r0, r5, ror r6		
andeq	r7, r0, r3, lsr r2		
andseq	r0, r1, r0, lsl #10		
vabd.u16	d0, d8, d0		
movwcc	r0, #4096	; 0x1000	
andeq	r0, r0, r5, lsr #32		
andeq	r1, r0, r6, lsr #2		
tsteq	r0, r8, lsl #18		
andeq	r2, r0, r7, lsr r5		
andseq	r4, r1, r0, lsl #8		
ldrge	r0, [r4, #2304]!	; 0x900	
cmneq	pc, r0, lsl r0	; <UNPREDICTABLE>	
andle	r0, sl, r0		
svcvs	0x000010a5		
stc	0, cr0, [r0, #-4]		
bleq	2cb4 <_HEAP_SIZE+0xcb4>		
stccc	0, cr5, [r1, #-4]		
ldrbge	r0, [r8, #2304]	; 0x900	
cmneq	pc, r0, lsl r0	; <UNPREDICTABLE>	
streq	r0, [r0, #-0]		
andeq	pc, r0, r6, lsr #6		
eoreq	r4, r5, r1, lsl #20		
strbge	r0, [r8, #0]!		
subseq	r0, r0, r0, lsl r0		
stcls	0, cr0, [r1], {-0}		
andeq	r0, r0, pc, ror #2		
rsbeq	r6, r4, r6, lsl #12		
eoreq	r4, r5, r1, lsl #20		
orrsne	r0, lr, r0		
andvs	r0, r6, #0		
tsteq	r0, r5, ror r6		
andeq	r7, r0, sl, asr #4		
andseq	fp, r1, r0, lsl #30		
vabd.u16	d0, d8, d0		
bmi	42d00 <SLCRL2cRamConfig+0x22afe>		
andeq	r0, r0, r5, lsr #32		
andeq	r1, r0, r0, ror #3		
tsteq	r0, r8, lsl #18		
andeq	r2, r0, sp, asr #10		
andseq	pc, r1, r0, lsl #28		
strge	r0, [r4], -r0, lsl #18		
cmneq	pc, r0, lsl r0	; <UNPREDICTABLE>	
andcs	r0, sl, r0		
svcvs	0x000010a6		
strvs	r0, [r0, #-1]		
bleq	2d30 <_HEAP_SIZE+0xd30>		
stccc	0, cr5, [r1, #-4]		
strtge	r0, [r8], -r0, lsl #18		
cmneq	pc, r0, lsl r0	; <UNPREDICTABLE>	
stceq	0, cr0, [r0], {-0}		
andeq	pc, r0, r5, lsr r3	; <UNPREDICTABLE>	
stmdavc	sp, {r1, fp, sp}		
andeq	r0, r0, r0		
andeq	r8, r8, r0, lsl #10		
blgt	3d50 <_HEAP_SIZE+0x1d50>		
streq	r0, [r0], #-13		
rsceq	r3, fp, r1, lsl #8		
		; <UNDEFINED> instruction: 0xf49f0100	
bl	1c82d60 <__undef_stack+0x1b6c200>		
ldrtge	r0, [r8], -r0		
andseq	r0, r0, r0, lsl r0		
strbne	r0, [r0], #-0		
streq	r0, [r2], #-0		
strbtvc	r6, [lr], #-2309	; 0xfffff6fb	
streq	r0, [r4, -r0, lsl #6]		
andeq	sl, r0, ip, ror #16		
strhi	r0, [r6], #-259	; 0xfffffefd	
movweq	r0, #185	; 0xb9	
ldclne	8, cr0, [sl, #4]		
andeq	r0, r3, #0		
subseq	r1, r0, r5, lsl #12		
streq	r0, [r2, -r0, lsl #6]		
andeq	lr, r0, r2, lsl #5		
blgt	143da8 <__undef_stack+0x2d248>		
movweq	r0, #73	; 0x49	
bls	3049b4 <__undef_stack+0x1ede54>		
stmdaeq	r3, {}	; <UNPREDICTABLE>	
sbcseq	r7, r0, r5, lsl #28		
streq	r0, [r8, -r0, lsl #6]		
andeq	r0, r0, sl, ror #19		
rscseq	r2, r4, r4, lsl #12		
strcs	r0, [r7, #-512]	; 0xfffffe00	
streq	r0, [r0], #-0		
andeq	pc, r0, pc, ror r2	; <UNPREDICTABLE>	
subeq	r1, pc, r3		
andle	r0, r4, r0		
movweq	r0, #244	; 0xf4	
andeq	r4, r0, r7, lsr #30		
strvs	r0, [r0], #1280	; 0x500	
mrsvs	r0, (UNDEF: 4)		
andeq	r2, r0, r1, lsl #24		
movweq	r0, #17920	; 0x4600	
andeq	fp, r0, r0, asr r7		
vabd.u32	d16, d7, d0		
andpl	r0, r3, #0		
andeq	r0, r0, ip, lsl #1		
rscseq	r0, r5, r7, lsl #6		
ldrblt	r0, [r3, -r0, lsl #6]		
andeq	r0, r0, r0		
andeq	r3, r0, r8, lsl #20		
andeq	ip, r0, r0, lsl #14		
sbceq	r0, r7, r0, lsl #18		
andeq	r0, r3, r0		
streq	r0, [r7], #-1027	; 0xfffffbfd	
beq	3010 <_HEAP_SIZE+0x1010>		
svc	0x004d0308		
bleq	2e20 <_HEAP_SIZE+0xe20>		
andeq	pc, r0, pc, asr #7		
eoreq	r4, r5, r3, lsl #30		
bleq	2e2c <_HEAP_SIZE+0xe2c>		
andeq	pc, r0, r6, ror r3	; <UNPREDICTABLE>	
addseq	r5, r8, r3, lsl #8		
andeq	r0, r4, r0		
rscseq	ip, r5, r4, lsl #4		
cdpgt	3, 5, cr0, cr5, cr0, {0}		
streq	r0, [r0], #-0		
ldrdeq	pc, [r0], -r8		
rsbeq	r5, fp, r3, lsl #18		
streq	r0, [ip], #-0		
rscseq	r1, r6, r4, lsl #4		
ldrpl	r0, [r6], -r0, lsl #10		
stceq	0, cr0, [r0, #-0]		
andeq	pc, r0, sp, asr #11		
strvs	r0, [sp, #-1304]!	; 0xfffffae8	
bleq	2e6c <_HEAP_SIZE+0xe6c>		
andeq	pc, r0, sl, ror #12		
cmneq	r5, r5, lsl #30		
cdpeq	0, 0, cr0, cr0, cr0, {0}		
streq	r6, [r0, #-2911]	; 0xfffff4a1	
andeq	r2, r0, r0, lsr r5		
strle	r0, [fp, #-1024]	; 0xfffffc00	
streq	r0, [r0, #-245]	; 0xffffff0b	
andeq	r2, r0, r0, lsr r5		
svcpl	0x000b0800		
streq	r0, [r0, #-246]	; 0xffffff0a	
andeq	r2, r0, r0, lsr r5		
andvc	r0, fp, r0, lsl #24		
streq	r0, [r0, #-245]	; 0xffffff0b	
andeq	r2, r0, r0, lsr r5		
svcpl	0x000e1000		
tstcc	r5, r8, ror r0		
andeq	r0, r0, fp, ror #2		
streq	r0, [pc], #-20	; 2eb0 <_HEAP_SIZE+0xeb0>	
andeq	r0, r0, r2, lsl r1		
andeq	r0, r1, r8, lsl #14		
andeq	r7, r1, r0, lsl #22		
sbceq	r0, r7, r0, lsl #18		
andeq	r0, r0, r0		
rscseq	r7, r5, sp, lsl #10		
strcc	r2, [r5, #-1024]	; 0xfffffc00	
strdeq	r0, [r0], -r4		
rscseq	lr, r4, fp, lsl #2		
ldrcs	r0, [r7, #-1280]!	; 0xfffffb00	
andeq	r0, r0, r0		
rscseq	r5, r4, fp, lsl #6		
ldrcs	r0, [r8, #-1280]!	; 0xfffffb00	
streq	r0, [r0], #-0		
rscseq	lr, r4, fp, lsl #20		
ldrcs	r0, [r9, #-1280]!	; 0xfffffb00	
stmdaeq	r0, {}	; <UNPREDICTABLE>	
rscseq	sp, r3, fp, lsl #14		
ldrcs	r0, [sl, #-1280]!	; 0xfffffb00	
stceq	0, cr0, [r0], {-0}		
rscseq	r2, r6, fp, lsl #16		
ldrcs	r0, [fp, #-1280]!	; 0xfffffb00	
andne	r0, r0, r0		
rscseq	sp, r5, fp, lsl #26		
ldrcs	r0, [ip, #-1280]!	; 0xfffffb00	
strne	r0, [r0], #-0		
rscseq	r8, r4, fp, lsl #26		
ldrcs	r0, [sp, #-1280]!	; 0xfffffb00	
stmdane	r0, {}	; <UNPREDICTABLE>	
rscseq	r0, r6, fp, lsl #4		
ldrcs	r0, [lr, #-1280]!	; 0xfffffb00	
stcne	0, cr0, [r0], {-0}		
rscseq	fp, r4, fp, lsl #6		
ldrcs	r0, [pc, #-1280]!	; 2a38 <_HEAP_SIZE+0xa38>	
andcs	r0, r0, r0		
		; <UNDEFINED> instruction: 0xf51b1000	
mrseq	r0, (UNDEF: 8)		
eorseq	r4, r4, #327680	; 0x50000	
strls	r0, [fp, -r0]		
streq	r0, [r0, #-244]	; 0xffffff0c	
andeq	r3, r2, r9, asr #8		
cdpmi	0, 0, cr0, cr11, cr0, {0}		
streq	r0, [r0, #-246]	; 0xffffff0a	
andeq	r3, r2, sl, asr #8		
ldrgt	r8, [r1, -r0]		
streq	r0, [r0, #-244]	; 0xffffff0c	
andeq	r0, r1, ip, asr #14		
mrsne	r0, (UNDEF: 1)		
		; <UNDEFINED> instruction: 0x0000f5b0	
tsteq	r7, r5, lsl #30		
mrseq	r0, (UNDEF: 4)		
tsteq	r5, r0, lsl #16		
subeq	r0, r4, #0		
strgt	r0, [r9, -r0]		
svcne	0x00000000		
vst4.8	{d1-d4}, [r5], r0		
orrseq	r0, r0, r0		
addeq	r5, r2, #5120	; 0x1400	
bvs	2c2f9c <__undef_stack+0x1ac43c>		
streq	r0, [r0, #-246]	; 0xffffff0a	
andeq	r8, r2, ip, asr r2		
blcc	2c2fa8 <__undef_stack+0x1ac448>		
streq	r0, [r0, #-246]	; 0xffffff0a	
andeq	r2, r0, sp, asr r5		
svcvc	0x000b0400		
streq	r0, [r0, #-244]	; 0xffffff0c	
andeq	r8, r2, pc, asr r8		
blne	2c4fc0 <__undef_stack+0x1ae460>		
streq	r0, [r0, #-245]	; 0xffffff0b	
andeq	pc, r1, r0, ror #8		
svceq	0x00008800		
andeq	r4, r2, r4, lsl #8		
addseq	r0, r8, #0, 16		
addseq	r0, r8, #0		
strgt	r0, [r9, -r0]		
svcne	0x00000000		
cdpls	15, 0, cr0, cr4, cr0, {0}		
andne	r0, r0, #2		
rscseq	r7, r3, sp, lsl #28		
movwvc	r0, #22528	; 0x5800	
andeq	r0, r0, r4, asr #5		
rscseq	r4, r5, fp, lsl #16		
ldrbtgt	r0, [r4], #-1280	; 0xfffffb00	
andeq	r0, r0, r2		
rsceq	ip, pc, fp, lsl #10		
ldrbcs	r0, [r5, #-1280]!	; 0xfffffb00	
streq	r0, [r0], #-0		
bcc	106c10 <__s2b+0x5c>		
stceq	0, cr0, [r0, #-0]		
		; <UNDEFINED> instruction: 0x0000f6b0	
		; <UNDEFINED> instruction: 0xf4bd0568	
cdpeq	0, 0, cr0, cr0, cr3, {0}		
streq	r7, [r0, #-95]	; 0xffffffa1	
		; <UNDEFINED> instruction: 0x0002c4be	
svcpl	0x000e0000		
svclt	0x00050072		
andeq	r0, r0, r5, lsr #32		
ldrbvc	r0, [pc, -r4, lsl #28]		
strbcs	r0, [r0, #1280]	; 0x500	
stmdaeq	r0, {}	; <UNPREDICTABLE>	
rscseq	fp, r3, fp, lsl #18		
bicmi	r0, r1, r0, lsl #10		
stceq	0, cr0, [r0], {-0}		
rscseq	r4, r5, fp, lsl #28		
bicmi	r0, r2, r0, lsl #10		
cdpeq	0, 0, cr0, cr0, cr0, {0}		
strbtvs	r5, [r2], -lr, lsl #30		
svcls	0x00c30500		
andne	r0, r0, r2		
rscseq	r6, r3, fp, lsl #26		
strbcs	r0, [r4, #1280]	; 0x500	
stmdane	r0, {}	; <UNPREDICTABLE>	
rscseq	r4, r5, fp		
strbeq	r0, [fp, #1280]	; 0x500	
stcne	0, cr0, [r0], {1}		
rscseq	r0, r3, fp, lsl #22		
strbpl	r0, [sp, r0, lsl #10]		
andcs	r0, r0, r5		
rscseq	r2, r3, fp, lsl #12		
strbhi	r0, [pc], r0, lsl #10		
strcs	r0, [r0], #-5		
rscseq	r1, r6, fp, lsl #20		
bge	ff48449c <LRemap+0x148448d>		
stmdacs	r0, {r0, r2}		
rscseq	pc, r1, fp, lsl #12		
ldrbgt	r0, [r3], #1280	; 0x500	
stccs	0, cr0, [r0], {5}		
rsbsvs	r5, r5, #14, 30	; 0x38	
svcls	0x00d60500		
andcc	r0, r0, r2		
rsbsvc	r5, r5, lr, lsl #30		
ldrbgt	r0, [r7], #1280	; 0x500	
stmdacc	r0, {r1}		
rsbsvc	r5, r5, #14, 30	; 0x38	
ldrbcs	r0, [r8, #1280]	; 0x500	
stccc	0, cr0, [r0], {-0}		
rscseq	r9, r6, fp, lsl #26		
bgt	ff6c44d8 <LRemap+0x16c44c9>		
andmi	r0, r0, r5		
rscseq	r2, r4, fp		
ble	ff7044e4 <LRemap+0x17044d5>		
movwmi	r0, #5		
rsbvs	r5, ip, #14, 30	; 0x38	
svcls	0x00df0500		
strmi	r0, [r0], #-2		
rscseq	ip, r2, fp, lsl #24		
strbcs	r0, [r2, #1280]!	; 0x500	
stcmi	0, cr0, [r0], {-0}		
rscseq	r8, r3, fp, lsl #30		
strbtvc	r0, [r3], r0, lsl #10		
andpl	r0, r0, r0		
rscseq	r7, r4, fp, lsl #18		
rscne	r0, r6, #0, 10		
strpl	r0, [r0], #-4		
rscseq	sl, r4, fp, lsl #14		
blx	ffa84520 <LRemap+0x1a84511>		
stmdapl	r0, {}	; <UNPREDICTABLE>	
rscseq	r8, r4, fp, lsl #8		
svc	0x00ec0500		
stcpl	0, cr0, [r0], {-0}		
rscseq	r4, r3, fp, lsl #16		
strbcs	r0, [sp, #1280]!	; 0x500	
strvs	r0, [r0], #-0		
eoreq	r1, r5, r0, lsl #6		
ldreq	r0, [r2], #-0		
andsne	r0, r4, #0		
strne	r0, [r0], #-4		
andeq	r0, r0, r5, lsl #2		
andeq	r4, r5, r4, lsl sl		
eoreq	r1, r5, r0, lsl #8		
svceq	0x00000000		
andeq	r1, r4, r4, lsl #16		
		; <UNDEFINED> instruction: 0xf6871500	
strteq	r0, [r8], #-0		
bmi	96980 <SLCRL2cRamConfig+0x7677e>		
strne	r0, [r0], -r5		
strdeq	pc, [r0], -r5		
strcs	r5, [r2, #-5]		
andeq	r0, r0, r0		
rscseq	r7, r6, r6, lsl r0		
subseq	r0, r5, #0, 10		
andeq	r0, r0, r1, lsr r6		
vclt.f<illegal width 64>	d17, d4, #0		
strpl	r0, [r5, #-0]		
andeq	r3, r6, r2, lsl #2		
blx	58519a <__undef_stack+0x46e63a>		
streq	r0, [r0, #-244]	; 0xffffff0c	
		; <UNDEFINED> instruction: 0x06310255	
strne	r0, [ip], -r0		
andeq	pc, r0, r6, lsr r6	; <UNPREDICTABLE>	
strcs	r5, [r2, #-1797]	; 0xfffff8fb	
andne	r0, r0, r0		
rscseq	r0, r4, r6, lsl sp		
subseq	r0, r8, #0, 10		
andeq	r0, r0, r3, lsl r8		
		; <UNDEFINED> instruction: 0xf59e1614	
bpl	1431c4 <__undef_stack+0x2c664>		
andeq	r2, r0, r2, lsl #10		
ldrvc	r3, [r6, -r0]		
streq	r0, [r0, #-246]	; 0xffffff0a	
ldrbeq	r0, [fp, #-603]!	; 0xfffffda5	
ldrtne	r0, [r4], -r0		
andeq	pc, r0, sp, lsr r3	; <UNPREDICTABLE>	
strcs	r5, [r2, #-3333]	; 0xfffff2fb	
stmdacc	r0, {}	; <UNPREDICTABLE>	
rscseq	fp, r5, r6, lsl r8		
subseq	r0, pc, #0, 10		
andeq	r0, r0, lr, lsr #16		
		; <UNDEFINED> instruction: 0xf620163c	
andvs	r0, r5, #0		
andeq	r6, r1, r2, lsl #10		
ldrhi	r4, [r6, #-0]		
streq	r0, [r0, #-243]	; 0xffffff0d	
eoreq	r0, r5, r3, ror #4		
strbne	r0, [r4], -r0		
andeq	pc, r0, sl, asr r6	; <UNPREDICTABLE>	
strvs	r6, [r2, #-1029]	; 0xfffffbfb	
stmdami	r0, {r0}		
rscseq	r6, r4, r6, lsl pc		
rsbeq	r0, r5, #0, 10		
andeq	r0, r0, r4, lsr r8		
		; <UNDEFINED> instruction: 0xf418164c	
stmdavs	r5, {}	; <UNPREDICTABLE>	
andeq	r2, r0, r2, lsl #10		
ldmdacc	r6, {ip, lr}		
streq	r0, [r0, #-245]	; 0xffffff0b	
strbeq	r0, [sl, #-617]	; 0xfffffd97	
ldrbne	r0, [r4], -r0		
		; <UNDEFINED> instruction: 0x0000f6b8	
		; <UNDEFINED> instruction: 0xf1028c05	
stmdapl	r0, {r0, r1, r2}		
rscseq	r0, r4, r7, lsl r5		
addseq	r0, r0, #0, 10		
andeq	r0, r0, r2, lsl #5		
mufltsm	f0, f7, #0.0		
streq	r0, [r0, #-244]	; 0xffffff0c	
subeq	r0, r4, #268435465	; 0x10000009	
mrseq	r0, (UNDEF: 76)		
rscseq	r5, r4, r7, lsl ip		
addseq	r0, r5, #0, 10		
andeq	r0, r0, r5, asr #16		
tstne	r7, #220, 4	; 0xc000000d	
streq	r0, [r0, #-245]	; 0xffffff0b	
ldrbeq	r0, [r6, #666]!	; 0x29a	
rsceq	r0, r0, #0		
rscseq	r9, r3, r7, lsl r7		
addseq	r0, fp, #0, 10		
andeq	r0, r0, r1, asr r8		
svceq	0x000002ec		
andeq	r5, r5, r4		
stmdaeq	r1, {r8, r9}		
andeq	fp, r0, fp, lsl #19		
mvnseq	r0, #251658240	; 0xf000000	
ldrcs	r0, [r3, #-0]		
blvc	32ac <_HEAP_SIZE+0x12ac>		
strne	r0, [r0], #-5		
andeq	r0, r0, r2, lsl r4		
andeq	r0, r1, r4, lsl r5		
ldrbeq	r1, [fp, #-1024]!	; 0xfffffc00	
ldrcs	r0, [r4, #-0]		
andeq	r0, r0, r0		
streq	r0, [r1, #1039]	; 0x40f	
andspl	r0, r8, r0		
svceq	0x00000005		
andeq	r5, r5, r4, lsl #26		
addeq	r1, r1, r0, lsl #6		
streq	r0, [sl, #0]!		
andsne	r0, r4, #0		
strne	r0, [r0], #-4		
andeq	r0, r0, r5, lsl #2		
andeq	r8, r0, r4, lsl r1		
eoreq	r1, r5, r0, lsl #8		
svceq	0x00000000		
andeq	r8, r5, r4, lsl #24		
eoreq	r1, r5, r0, lsl #6		
strbeq	r0, [r4]		
andsne	r0, r4, #0		
strne	r0, [r0], #-4		
andeq	r0, r0, r5, lsl #2		
andlt	r0, r4, r0, lsl #30		
stmdaeq	r0, {r0, r2}		
andeq	r0, r0, sl, lsr r0		
ldrdeq	r0, [r0], -sl		
andeq	ip, r0, r9, lsl #14		
stmdaeq	r0, {r9}		
andeq	r0, r0, sl, lsr r0		
andeq	r0, r0, sl, ror #11		
andeq	ip, r0, r9, lsl #14		
streq	r0, [r0, #-0]		
andeq	pc, r0, pc, lsr r4	; <UNPREDICTABLE>	
bgt	4db50 <SLCRL2cRamConfig+0x2d94e>		
stmdbne	r0, {r1}		
andeq	pc, r0, r1, ror #7		
teqeq	lr, ip, lsl #10		
andeq	r0, r0, fp, lsr #12		
rscseq	r6, r6, r6, lsl sl		
teqeq	r0, r0, lsl #10		
andeq	r0, r0, fp, lsr #12		
		; <UNDEFINED> instruction: 0xf4381600	
mrscc	r0, (UNDEF: 5)		
andeq	r2, r0, r1, lsl #10		
cfldrseq	mvf0, [r6], {-0}		
streq	r0, [r0, #-246]	; 0xffffff0a	
		; <UNDEFINED> instruction: 0x06310132	
andeq	r0, r8, r0		
ldrbeq	r0, [r6, #1039]!	; 0x40f	
streq	r0, [pc], #-0	; 337c <_HEAP_SIZE+0x137c>	
andeq	r0, r0, sl, ror #11		
rscseq	pc, r5, r9, lsl sl	; <UNPREDICTABLE>	
bmi	146b88 <__undef_stack+0x30028>		
andeq	r6, r6, r1, lsl #24		
		; <UNDEFINED> instruction: 0xf5f41600	
blmi	143394 <__undef_stack+0x2c834>		
andeq	r6, r6, r1, lsl #24		
ldcge	0, cr0, [r6, #-0]		
streq	r0, [r0, #-244]	; 0xffffff0c	
strbteq	r0, [ip], -ip, asr #2		
strne	r0, [r6], -r0		
andeq	pc, r0, r1, lsr r6	; <UNPREDICTABLE>	
stmdami	r1, {r0, r2, r8, sl, fp, lr}		
stceq	0, cr0, [r0], {-0}		
subeq	r0, r8, r0, lsl #16		
ldrbteq	r0, [ip], -r0		
strgt	r0, [r9, -r0]		
andeq	r0, r0, #0		
ldrbeq	r1, [r0, #2560]	; 0xa00	
ldrbeq	r0, [sp, -sp, ror #4]!		
tstvs	r6, #0		
streq	r0, [r0, #-245]	; 0xffffff0b	
eoreq	r0, ip, pc, ror #4		
strne	r0, [r0], -r0		
andeq	pc, r0, r7, ror #11		
bmi	9f3f8 <SLCRL2cRamConfig+0x7f1f6>		
streq	r0, [r0], #-5		
rscseq	sl, r6, r6, lsl r3		
rsbseq	r0, r1, #0, 10		
andeq	r0, r0, sp, ror r7		
vrsubhn.i16	d17, q0, q4		
andvc	r0, r5, #0		
andeq	r7, r1, r2, lsl #22		
ldrpl	r2, [r6], #-1024	; 0xfffffc00	
streq	r0, [r0, #-245]	; 0xffffff0b	
eoreq	r0, r5, r3, ror r2		
strbne	r0, [r8], -r0		
andeq	pc, r0, r5, ror #12		
strvs	r7, [r2], #-1029	; 0xfffffbfb	
andpl	r0, r0, r0		
rscseq	pc, r3, r6, lsl r8	; <UNPREDICTABLE>	
rsbseq	r0, r5, #0, 10		
andeq	r0, r0, r7, lsr r6		
vmin.u16	<illegal reg q8.5>, q0, q4		
strvc	r0, [r5], -r0		
andeq	lr, r0, r2, lsl #30		
andshi	r6, r6, #0, 16		
streq	r0, [r0, #-245]	; 0xffffff0b	
rsceq	r0, pc, r7, ror r2	; <UNPREDICTABLE>	
ldrbtne	r0, [r0], -r0		
andeq	pc, r0, r0, asr #12		
svc	0x00027805		
stmdavc	r0, {}	; <UNPREDICTABLE>	
rscseq	r5, r3, r6, lsl sp		
rsbseq	r0, r9, #0, 10		
andeq	r0, r0, sp, lsl #15		
vrsubhn.i32	d1, q14, q0		
bvc	143464 <__undef_stack+0x2c904>		
andeq	r9, r7, r2, lsl #26		
ldrmi	r8, [r6], -r0, lsl #16		
streq	r0, [r0, #-244]	; 0xffffff0c	
eoreq	r0, r5, fp, ror r2		
strtne	r0, [r0], r0		
muleq	r0, r0, r5		
svc	0x00027c05		
strge	r0, [r0], #-0		
rscseq	r2, r5, r6, lsl r9		
rsbseq	r0, sp, #0, 10		
andeq	r0, r0, pc, ror #1		
vrsubhn.i64	d17, <illegal reg q11.5>, q14		
cdpvc	0, 0, cr0, cr5, cr0, {0}		
andeq	lr, r0, r2, lsl #30		
cfmulshi	mvf11, mvf6, mvf0		
streq	r0, [r0, #-246]	; 0xffffff0a	
rsceq	r0, pc, pc, ror r2	; <UNPREDICTABLE>	
ldrtne	r0, [ip], r0		
andeq	pc, r0, r8, lsr #7		
svc	0x00028005		
strgt	r0, [r0], #-0		
rscseq	r0, r5, r6, lsl sl		
addeq	r0, r1, #0, 10		
andeq	r0, r0, r5, lsr #32		
andpl	r0, r8, ip, asr #1		
stchi	0, cr0, [r0, #-20]	; 0xffffffec	
stmdbeq	r0, {r0, r1, r2}		
andeq	r0, r0, r7, asr #1		
andpl	r0, r8, r9, lsl r0		
stcls	0, cr0, [r0, #-20]	; 0xffffffec	
stmdbeq	r0, {r0, r1, r2}		
andeq	r0, r0, r7, asr #1		
andpl	r0, r8, r7		
stcge	0, cr0, [r0, #-20]	; 0xffffffec	
stmdbeq	r0, {r0, r1, r2}		
andeq	r0, r0, r7, asr #1		
		; <UNDEFINED> instruction: 0xf01a0017	
tstle	r2, r5, lsl #12		
strne	r0, [r0], -r7		
strdeq	pc, [r0], -r4		
tstle	r2, r5, lsl #18		
andeq	r0, r0, r7		
rscseq	r6, r4, r6, lsl r6		
addeq	r0, sl, #0, 10		
andeq	r0, r0, r1, ror #15		
strgt	r0, [r8], #-120	; 0xffffff88	
tst	r0, r2		
stmdbeq	r0, {r0, r1, r2}		
andeq	r0, r0, r7, asr #1		
stccs	0, cr0, [r8], {29}		
cps	#0		
stmdbeq	r0, {r0, r1, r2}		
andeq	r0, r0, r7, asr #1		
		; <UNDEFINED> instruction: 0xf01b001d	
movwne	r6, #11013	; 0x2b05	
stcne	0, cr0, [r0], {8}		
andeq	pc, r0, r7, lsl #13		
sfmvc	f0, 1, [r2], {5}		
stcne	0, cr0, [r0], {6}		
andeq	pc, r0, sl, ror r5	; <UNPREDICTABLE>	
vstrge	d8, [r2, #-20]	; 0xffffffec	
andeq	r0, r0, r7		
andeq	r5, r5, r8		
andeq	r2, r8, r0, lsl #6		
sbceq	r0, r7, r0, lsl #18		
andseq	r0, r8, r0		
andeq	r2, r8, sp, lsl lr		
ldreq	r1, [r2], #-1024	; 0xfffffc00	
svceq	0x00000000		
andeq	r2, r8, r4, lsl #6		
strvs	r0, [r4, #-3840]	; 0xfffff100	
stcne	0, cr0, [r0, #-4]		
andeq	r0, r0, r5, asr #16		
andeq	r2, r0, r4, lsl r5		
streq	r0, [pc], #-0	; 3590 <_HEAP_SIZE+0x1590>	
andeq	r0, r0, fp, asr #16		
ldmdaeq	sl!, {r0, r1, r2, r3, sl}		
b	20359c <__undef_stack+0xeca3c>		
tstvs	r0, r5		
stmdbeq	r0, {r3}		
andeq	r0, r0, r7, asr #1		
		; <UNDEFINED> instruction: 0xf41e0002	
		; <UNDEFINED> instruction: 0x060000f2	
andeq	r7, r8, r8, lsl r6		
adcne	r3, r6, r0, lsl #16		
andeq	r1, r0, r0		
svceq	0x009c0100		
andeq	r2, r0, r4, lsl #10		
stmdavc	r3!, {r8, r9, sl, fp, ip}^		
andne	r0, r5, r0		
andeq	r1, r4, r3, lsl #4		
rsceq	r0, ip, r0		
andeq	r0, r4, r0		
andeq	r0, r0, sl, asr pc		
bl	d039f0 <__undef_stack+0xbece90>		
cdpgt	0, 0, cr0, cr1, cr0, {0}		
andvc	r0, r0, #246	; 0xf6	
stmdami	r0, {r0, r1, r3, r5, r6, r7}		
stceq	0, cr1, [r0], {166}	; 0xa6	
movwcc	r0, #0		
andeq	r0, r0, #21		
stmiblt	r4, {r0, r9, sl}		
stmdbgt	r3, {}	; <UNPREDICTABLE>	
andeq	r0, r0, #6		
andeq	r3, r0, sp, lsl r7		
stmdaeq	r1, {r9}		
ldrdeq	r1, [r0], -sl		
strne	r0, [r5], -r2, lsl #4		
andeq	r0, r0, #80	; 0x50	
add	r0, r2, #524288	; 0x80000	
streq	r0, [r2], #-0		
subeq	ip, r9, r5, lsl #22		
strlt	r0, [fp], r0, lsl #6		
mrsmi	r0, (UNDEF: 2)		
andeq	r0, r0, lr, asr r0		
cfstrseq	mvf0, [r7], {2}		
andeq	r0, r0, #154	; 0x9a	
rsbsle	r0, lr, r8, lsl #10		
stmdaeq	r2, {}	; <UNPREDICTABLE>	
andeq	lr, r9, r7, lsl #20		
streq	r0, [r4, #-1024]	; 0xfffffc00	
rsbseq	r6, r4, r9, ror #28		
cfstrsvs	mvf0, [r7], {2}		
movweq	r0, #168	; 0xa8	
andeq	r0, r0, fp, asr #13		
eoreq	r2, ip, r3, lsl #20		
stchi	0, cr0, [r3, #-0]		
movweq	r0, #182	; 0xb6	
andeq	r5, r0, r2, asr #6		
ldmdacc	r5!, {r8, sl}^		
cmphi	r4, r0, lsl #8		
streq	r0, [r0, #-0]		
eorseq	r3, r2, r5, ror r3		
addeq	r5, ip, r4, lsl #12		
mrseq	r0, (UNDEF: 2)		
adcseq	r8, r9, r8, lsl #22		
streq	r0, [r4, -r0, lsl #4]		
andeq	r7, r0, r4, lsl #28		
rscseq	r1, r3, r6, lsl #30		
stfges	f0, [ip], {-0}		
stmdami	r0, {}	; <UNPREDICTABLE>	
stceq	0, cr1, [r0], {166}	; 0xa6	
mrseq	r0, (UNDEF: 0)		
muleq	r0, ip, sp		
ldrbge	r0, [r4], -r0, lsl #14		
sbcseq	r0, sp, r0, lsl r0		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x0000f6bd	
strls	r9, [r1, -r5, lsl #26]		
stmdbeq	r0, {}	; <UNPREDICTABLE>	
andeq	r0, r0, r1, lsr #1		
rscseq	r0, r6, r0		
andeq	r0, r4, r0		
andeq	r0, r0, r2, ror #31		
bl	d03ae0 <__undef_stack+0xbecf80>		
strle	r0, [r1, -r0]		
andvc	r0, r0, #246	; 0xf6	
strpl	r0, [r0], #-235	; 0xffffff15	
andne	r1, r0, r6, lsr #1		
strcc	r0, [r0], #-0		
andeq	r0, r0, #22		
stmiblt	r4, {r0, r9, sl}		
stmdbgt	r3, {}	; <UNPREDICTABLE>	
andeq	r0, r0, #6		
andeq	r3, r0, sp, lsl r7		
stmdaeq	r1, {r9}		
ldrdeq	r1, [r0], -sl		
strne	r0, [r5], -r2, lsl #4		
andeq	r0, r0, #80	; 0x50	
add	r0, r2, #524288	; 0x80000	
streq	r0, [r2], #-0		
subeq	ip, r9, r5, lsl #22		
strlt	r0, [fp], r0, lsl #6		
mrsmi	r0, (UNDEF: 2)		
andeq	r0, r0, lr, asr r0		
cfstrseq	mvf0, [r7], {2}		
andeq	r0, r0, #154	; 0x9a	
rsbsle	r0, lr, r8, lsl #10		
stmdaeq	r2, {}	; <UNPREDICTABLE>	
andeq	lr, r9, r7, lsl #20		
streq	r0, [r4, #-1024]	; 0xfffffc00	
rsbseq	r6, r4, r9, ror #28		
cfstrsvs	mvf0, [r7], {2}		
movweq	r0, #168	; 0xa8	
andeq	r0, r0, fp, asr #13		
eoreq	r2, ip, r3, lsl #20		
stchi	0, cr0, [r3, #-0]		
movweq	r0, #182	; 0xb6	
andeq	r5, r0, r2, asr #6		
ldmdacc	r5!, {r8, sl}^		
cmphi	r4, r0, lsl #8		
streq	r0, [r0, #-0]		
eorseq	r3, r2, r5, ror r3		
addeq	r5, ip, r4, lsl #12		
mrseq	r0, (UNDEF: 2)		
adcseq	r8, r9, r8, lsl #22		
streq	r0, [r4, -r0, lsl #4]		
andeq	r7, r0, r4, lsl #28		
rscseq	r3, r3, r6, lsl #10		
strpl	r0, [sp], #-256	; 0xffffff00	
andne	r1, r0, r6, lsr #1		
mrseq	r0, (UNDEF: 0)		
muleq	r0, ip, r6		
rsbeq	r0, r3, r0, lsl #14		
adceq	r0, ip, r1, lsl #26		
subsne	r0, r8, #0		
strvs	r0, [r8], #-0		
str	r1, [r0], -r6, lsr #1		
andeq	r0, r0, r0		
rscseq	lr, r6, r9, lsl #2		
orrseq	r0, fp, r0, lsl #10		
andeq	sl, r0, sl, lsl #2		
addseq	r0, r7, r0, lsl #20		
andeq	r0, r0, r0		
andeq	r0, r0, r7, asr #5		
rsbsne	r0, r5, r4		
mrseq	r0, (UNDEF: 4)		
andeq	pc, r0, pc, ror #14		
rscseq	pc, r6, r1, lsl #4		
rscseq	pc, r6, r0, lsl #30		
adcne	r6, r6, r0, lsl #8		
andeq	lr, r0, r0, lsl #24		
andseq	r3, r7, r0, lsl #14		
streq	r0, [r1], -r0, lsl #4		
andeq	fp, r0, r4, lsl #19		
andeq	ip, r6, r3, lsl #18		
ldrcc	r0, [sp, -r0, lsl #4]		
andeq	r0, r0, #0		
ldclne	8, cr0, [sl, #4]		
andeq	r0, r2, #0		
subseq	r1, r0, r5, lsl #12		
streq	r0, [r2, -r0, lsl #4]		
andeq	lr, r0, r2, lsl #5		
blgt	144814 <__undef_stack+0x2dcb4>		
movweq	r0, #73	; 0x49	
andeq	fp, r0, fp, lsl #13		
subseq	r4, lr, r2, lsl #2		
streq	r0, [r2], #-0		
addseq	r0, sl, r7, lsl #24		
streq	r0, [r8, #-512]	; 0xfffffe00	
andeq	sp, r0, lr, ror r0		
b	1c5834 <__undef_stack+0xaecd4>		
streq	r0, [r0], #-9		
cdpvs	5, 6, cr0, cr9, cr4, {0}		
streq	r0, [r2], #-116	; 0xffffff8c	
adceq	r6, r8, r7, lsl #24		
strbeq	r0, [fp], r0, lsl #6		
bcs	c3844 <SLCRL2cRamConfig+0xa3642>		
andeq	r0, r0, ip, lsr #32		
adcseq	r8, r6, r3, lsl #26		
movtpl	r0, #8960	; 0x2300	
streq	r0, [r0, #-0]		
streq	r3, [r0], #-2165	; 0xfffff78b	
andeq	r8, r0, r4, asr r1		
cmncc	r5, #0, 10		
		; <UNDEFINED> instruction: 0x56040032	
andeq	r0, r0, ip, lsl #1		
blhi	203c74 <__undef_stack+0xed114>		
andeq	r0, r0, #185	; 0xb9	
cdpvc	7, 0, cr0, cr4, cr4, {0}		
mrs	r0, (UNDEF: 6)		
strdeq	r0, [r0, -r6]		
adcne	r6, r6, sp, asr #8		
andeq	r3, r0, r0		
ldrne	r0, [ip, #256]	; 0x100	
streq	r0, [r0, -r1]		
andeq	sl, r0, r9, ror r8		
adceq	r4, r1, r1, lsl #26		
rsbsne	r0, r9, #0		
stceq	0, cr0, [r7, #-0]		
smlatteq	r0, fp, r0, r0		
andeq	r9, r0, sp, asr #14		
andseq	fp, r2, r0, lsl #4		
ldrbtge	r0, [ip], -r0, lsl #16		
adceq	r0, r3, #16		
mrseq	r0, (UNDEF: 1)		
mrseq	r0, (UNDEF: 9)		
rsbseq	r0, r4, r0, asr r2		
ldrge	r0, [r4], r0, lsl #20		
adcseq	r0, r8, #16		
mrseq	r0, (UNDEF: 9)		
mvnseq	r0, r0, asr r5		
eorseq	r2, r0, r0, asr r3		
		; <UNDEFINED> instruction: 0xf6bd0b00	
strvs	r0, [r1, -r0]		
muleq	r0, r7, r0		
mulseq	r0, r4, r6		
andeq	r0, r0, ip, lsr #32		
cmneq	r2, r1, lsl #24		
stmdbvc	r7, {}	; <UNPREDICTABLE>	
smlatbeq	r0, r8, r0, r0		
andeq	sl, r0, r7, ror #2		
andseq	sp, r2, r0, lsl #6		
strtge	r0, [r8], r0, lsl #16		
adceq	r0, r3, #16		
cmpeq	r1, r0		
mrseq	r0, (UNDEF: 9)		
rsbseq	r0, r4, r0, asr r2		
ldrtge	r0, [r8], r0, lsl #24		
adceq	r0, r3, #16		
mrseq	r0, (UNDEF: 9)		
rsbscc	r0, r5, r0, asr r2		
svcpl	0x00060000		
strdeq	r0, [r0, -r7]		
adcne	ip, r6, r0, lsl #1		
andeq	r9, r0, r0		
orrsge	r0, ip, #0, 2		
streq	r0, [r0, -r2]		
andeq	sl, r0, r9, ror r8		
adceq	r8, r1, r1		
rscsne	r0, r1, #0		
strle	r0, [r8], #-0		
stmdalt	r0, {r1, r2, r5, r7, ip}		
tstge	r0, r2		
stmdbeq	r0, {r0}		
beq	d7d58 <SLCRL2cRamConfig+0xb7b56>		
strdeq	r1, [r9, -pc]		
lfmeq	f0, 2, [r4], #-320	; 0xfffffec0	
strbtge	r0, [r0], r0, lsl #16		
adcseq	r0, r8, #16		
		; <UNDEFINED> instruction: 0x01bb0000	
mrseq	r0, (UNDEF: 9)		
stmdacs	r8, {r0, r4, r6, r9}		
subseq	r0, r0, #1073741826	; 0x40000002	
stmdaeq	r0, {r2, r4, r5, r6}		
andseq	sl, r0, ip, ror #13		
		; <UNDEFINED> instruction: 0x000002b8	
ldrdeq	r0, [r0], -r4		
cmpeq	r1, r9, lsl #2		
andpl	r0, r1, r3, lsr r9		
andeq	r7, r0, r2, lsl #8		
adcne	pc, r6, r8, lsl #16		
andeq	fp, r2, r0, lsl #16		
andeq	lr, r1, r0, lsl #30		
tstpl	r1, r0, lsl #18		
svcne	0x00ff0a03		
subseq	r0, r0, #1073741826	; 0x40000002	
stmdaeq	r0, {r2, r4, r5, r6, sl, ip}		
andseq	sl, r0, r4, lsl #14		
		; <UNDEFINED> instruction: 0x000002b8	
andeq	r0, r0, r8, lsl #4		
cmpeq	r1, r9, lsl #2		
andpl	r0, r1, r0, lsr r9		
andeq	r7, r4, r2, lsl #8		
adcne	r1, r7, r8		
andeq	fp, r2, r0, lsl #16		
andeq	r2, r2, r0, lsl #4		
tstpl	r1, r0, lsl #18		
stmdbeq	r0!, {r1, fp}		
strvc	r5, [r2], #-1		
stcne	0, cr0, [r8], {32}		
stmdalt	r0, {r0, r1, r2, r5, r7, ip}		
stccc	0, cr0, [r0, #-8]		
stmdbeq	r0, {r1}		
stmdaeq	r2, {r0, r8, ip, lr}		
andpl	r0, r1, r0, lsr #18		
sbceq	r7, r4, r3, lsl #8		
strge	r0, [r8, -r0, lsl #16]!		
adcseq	r0, r8, #16		
subseq	r0, r6, #0		
mrseq	r0, (UNDEF: 9)		
ldmdbeq	r0!, {r0, r4, r6, r8}		
strvc	r5, [r2], #-1		
strcc	r0, [r8], #-28	; 0xffffffe4	
stmdalt	r0, {r0, r1, r2, r5, r7, ip}		
tstvc	r0, r2		
stmdbeq	r0, {r1}		
beq	d7e28 <SLCRL2cRamConfig+0xb7c26>		
smlabbeq	r9, fp, r2, r0		
ldmdane	r4!, {r4, r6, r9}^		
strbge	r0, [r0, -r0, lsl #16]		
adcseq	r0, r8, #16		
addeq	r0, sl, #0		
mrseq	r0, (UNDEF: 9)		
ldmdbeq	pc!, {r0, r4, r6, r8}	; <UNPREDICTABLE>	
strvc	r5, [r2], #-1		
andpl	r0, sl, r4, lsr r0		
stmdalt	r0, {r0, r1, r2, r5, r7, ip}		
stmdbeq	r0, {r1}		
beq	d7e58 <SLCRL2cRamConfig+0xb7c56>		
tsteq	r9, r8, lsr #2		
mvnseq	r0, r0, asr r3		
stceq	0, cr0, [r0, #-320]	; 0xfffffec0	
		; <UNDEFINED> instruction: 0x0000edb7	
adceq	lr, r1, r5, lsl #6		
adcseq	r0, r8, #0		
mrsge	r0, (UNDEF: 14)		
andeq	r0, r0, r0		
rsceq	r9, pc, pc, lsl #10		
cdpeq	5, 14, cr0, cr7, cr0, {0}		
andeq	r0, r0, r1, lsr #1		
andeq	sl, r0, lr, lsl #2		
strcs	r1, [r1, #-257]	; 0xfffffeff	
movweq	r1, #45838	; 0xb30e	
tstne	lr, lr, lsl #22		
andne	r1, r6, r1, lsl #4		
smlaldne	r9, r2, r7, r9		
strcs	r0, [r2], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, lr, fp, lsl #6		
andseq	r0, r6, r0, lsl #6		
bleq	e83838 <__undef_stack+0xd6ccd8>		
movtne	r0, #39739	; 0x9b3b	
strcs	r0, [r4], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, r8, fp, lsl #6		
andeq	r0, pc, r0, lsl #10		
andeq	r0, r0, fp, lsl #22		
movweq	r1, #1542	; 0x606	
blcc	2ce86c <__undef_stack+0x1b7d0c>		
andseq	r4, r3, fp, lsl #18		
andeq	r0, pc, r0, lsl #14		
movtne	r0, #39691	; 0x9b0b	
strne	r0, [r8, #-0]		
tsteq	r9, r1, lsl #14		
stmdbeq	r0, {r0, r1, r4}		
movtne	r0, #36869	; 0x9005	
movwne	r0, #40960	; 0xa000	
bcc	2c2c74 <__undef_stack+0x1ac114>		
tsteq	fp, fp, lsl #22		
bleq	c4 <L2CCControl+0xc3>		
cdpeq	0, 0, cr0, cr3, cr13, {0}		
bleq	ec2d68 <__undef_stack+0xdac208>		
bleq	e04da8 <__undef_stack+0xcee248>		
mrseq	r0, (UNDEF: 12)		
tsteq	r3, r1, lsl #18		
stceq	0, cr0, [r0, #-76]	; 0xffffffb4	
movtne	r0, #36897	; 0x9021	
andeq	r0, r0, pc, lsr #22		
svccc	0x00012e0e		
bcc	380d04 <__undef_stack+0x26a1a4>		
strcs	r3, [fp, -fp, lsl #22]		
andne	r1, r1, #1073741830	; 0x40000006	
ldrls	r4, [r8, -r6]		
movwne	r1, #6466	; 0x1942	
streq	r0, [pc, #-0]	; b4 <L2CCControl+0xb3>	
bcc	200cb8 <__undef_stack+0xea158>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r8, r3, lsl r2		
andeq	r1, r5, r0		
bleq	e838d4 <__undef_stack+0xd6cd74>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #16		
movweq	r3, #1041	; 0x411	
blcc	2ce8f8 <__undef_stack+0x1b7d98>		
andseq	r4, r3, #180224	; 0x2c000	
andne	r0, r0, #24		
tsteq	r1, fp, lsl #2		
andeq	r0, r0, r2, lsl r6		
svccc	0x00012e13		
bcc	380d54 <__undef_stack+0x26a1f4>		
strcs	r3, [fp, -fp, lsl #22]		
andne	r1, r1, #1073741830	; 0x40000006	
ldrls	r4, [r8], -r6		
movwne	r1, #6466	; 0x1942	
cdpcs	0, 1, cr0, cr4, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2ce944 <__undef_stack+0x1b7de4>		
tstne	r3, fp, lsl #18		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r9, sl, ip, pc}^		
andeq	r1, r0, r1, lsl #6		
movweq	r3, #1045	; 0x415	
blcc	2ce95c <__undef_stack+0x1b7dfc>		
andseq	r4, r3, fp, lsl #18		
eoreq	r1, r1, r0, lsl #12		
streq	r1, [pc, #-841]!	; fffffde7 <LRemap+0x1fffdd8>	
ldrcc	r0, [r7], #-0		
bcc	200d38 <__undef_stack+0xea1d8>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r3, r9, #19, 30	; 0x4c	
stmdane	r0, {r3, r4}		
mcreq	0, 0, r0, cr3, cr4, {1}		
bleq	ec2e34 <__undef_stack+0xdac2d4>		
ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>	
andeq	r1, r0, r2, lsl #16		
tsteq	r1, r0, lsl #2		
bleq	4c39f0 <__undef_stack+0x3ace90>		
cdpeq	14, 1, cr0, cr11, cr3, {0}		
		; <UNDEFINED> instruction: 0x06120111	
addsmi	r1, r9, #16, 14	; 0x400000	
andeq	r0, r0, #23		
bleq	2c0200 <__undef_stack+0x1a96a0>		
vmoveq.16	d3[0], r0		
strcs	r0, [r3], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, r8, fp, lsl #6		
eoreq	r0, lr, r0, lsl #8		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec2e74 <__undef_stack+0xdac314>		
		; <UNDEFINED> instruction: 0x06120111	
addsmi	r1, r7, #64, 16	; 0x400000	
streq	r0, [r0, #-25]	; 0xffffffe7	
ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>	
bleq	e839ac <__undef_stack+0xd6ce4c>		
tsteq	r1, fp, lsr fp		
stmdane	r0, {r1, r4, r9, sl}^		
mulseq	r9, r6, r2		
mrsne	r0, (UNDEF: 1)		
mrsne	r1, (UNDEF: 6)		
movweq	r1, #4609	; 0x1201	
strcs	r1, [r8, #-2824]	; 0xfffff4f8	
andeq	r1, r5, r8, lsl #6		
mrsne	r0, (UNDEF: 1)		
mrsne	r1, (UNDEF: 6)		
movweq	r1, #4609	; 0x1201	
strcs	r1, [r8, #-2824]	; 0xfffff4f8	
andeq	r1, r5, r8, lsl #6		
mrsne	r0, (UNDEF: 1)		
movwne	r2, #58625	; 0xe501	
blne	380e0c <__undef_stack+0x26a2ac>		
andne	r1, r1, #-2147483645	; 0x80000003	
andseq	r1, r7, r6		
eoreq	r0, r4, r0, lsl #4		
bleq	f82e1c <__undef_stack+0xe6c2bc>		
andeq	r0, r0, r3, lsl #28		
bleq	9204 <SLCRlockKey+0x1b89>		
movweq	r3, #48651	; 0xbe0b	
streq	r0, [r0], #-8		
bleq	2c0240 <__undef_stack+0x1a96e0>		
andeq	r1, r0, r9, asr #6		
strcs	r1, [r1, -r5, lsl #10]		
andseq	r0, r3, r9, lsl r1		
andeq	r0, r5, r0, lsl #12		
andeq	r1, r0, r9, asr #6		
bleq	3e38 <_HEAP_SIZE+0x1e38>		
stmdaeq	r0, {r0, r1, r3}		
mcreq	0, 0, r0, cr3, cr6, {0}		
bleq	ec2f10 <__undef_stack+0xdac3b0>		
andeq	r1, r0, r9, asr #6		
bleq	44e54 <SLCRL2cRamConfig+0x24c52>		
blcc	2cea60 <__undef_stack+0x1b7f00>		
andseq	r0, r3, fp, lsl #2		
andeq	r0, sp, r0, lsl #20		
bleq	e83a4c <__undef_stack+0xd6ceec>		
movtne	r0, #39739	; 0x9b3b	
andeq	r0, r0, r8, lsr fp		
svccc	0x00002e0b		
bcc	380eb4 <__undef_stack+0x26a354>		
strcs	r3, [fp, -fp, lsl #22]		
andne	r1, r1, #1073741830	; 0x40000006	
andseq	r4, r8, r6		
tsteq	r1, r0, lsl #24		
movwne	r1, #4937	; 0x1349	
mrscs	r0, (UNDEF: 13)		
cdpeq	0, 0, cr0, cr0, cr0, {0}		
mcreq	0, 0, r0, cr3, cr4, {1}		
bleq	ec2f5c <__undef_stack+0xdac3fc>		
ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>	
andeq	r1, r0, ip, lsr r9		
andseq	r0, r1, r0, lsl #2		
tsteq	r1, r0, lsl r6		
stmdaeq	r3, {r1, r4, r8}		
stmdaeq	r5!, {r0, r1, r3, r4, fp}		
andeq	r0, r0, r3, lsl r5		
tsteq	r1, r0, lsl #2		
bleq	4c3b2c <__undef_stack+0x3acfcc>		
cdpeq	14, 1, cr0, cr11, cr3, {0}		
		; <UNDEFINED> instruction: 0x06120111	
andeq	r1, r0, r0, lsl r7		
bleq	92b0 <SLCRlockKey+0x1c35>		
movweq	r3, #48651	; 0xbe0b	
movweq	r0, #14		
mcreq	0, 0, r0, cr3, cr6, {0}		
bleq	ec2fa0 <__undef_stack+0xdac440>		
andeq	r1, r0, r9, asr #6		
bleq	92d0 <SLCRlockKey+0x1c55>		
movweq	r3, #48651	; 0xbe0b	
streq	r0, [r0, #-8]		
stmdaeq	r3, {r1, r2, r4}		
bleq	ec2fb8 <__undef_stack+0xdac458>		
andeq	r1, r0, r9, asr #6		
movweq	r2, #3590	; 0xe06	
blcc	2ceb14 <__undef_stack+0x1b7fb4>		
andscs	r2, r9, fp, lsl #14		
streq	r0, [r0, -fp]		
ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>	
bleq	e83af8 <__undef_stack+0xd6cf98>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}		
andeq	r0, r0, r0, lsr #22		
svccc	0x00012e08		
bcc	380f60 <__undef_stack+0x26a400>		
strcs	r3, [r5, -fp, lsl #22]		
tsteq	fp, r9, lsl r0		
stmdbeq	r0, {r0, r1, r4}		
mcreq	0, 0, r0, cr3, cr4, {1}		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
andeq	r1, r0, r9, asr #6		
andeq	r0, r1, sl, lsl #22		
andeq	r0, r5, r0, lsl #22		
bleq	e8232c <__undef_stack+0xd6b7cc>		
movtne	r0, #38203	; 0x953b	
cdpcs	0, 0, cr0, cr12, cr0, {0}		
bcc	380f30 <__undef_stack+0x26a3d0>		
strcs	r3, [fp, -fp, lsl #22]		
tsteq	fp, r9, lsl r0		
stceq	0, cr0, [r0, #-76]	; 0xffffffb4	
cdpeq	0, 0, cr0, cr3, cr5, {0}		
bleq	ec3028 <__undef_stack+0xdac4c8>		
andeq	r1, r0, r9, asr #6		
svccc	0x00012e0e		
bcc	380fb0 <__undef_stack+0x26a450>		
strcs	r3, [fp, -fp, lsl #22]		
andne	r1, r1, #1073741830	; 0x40000006	
ldrls	r4, [r8, -r6]		
movwne	r1, #6466	; 0x1942	
streq	r0, [pc, #-0]	; 360 <L2CCDataLatency+0x23f>	
bcc	200f64 <__undef_stack+0xea404>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r7, r3, lsl r2		
eorseq	r1, r4, r0		
bleq	e83b80 <__undef_stack+0xd6d020>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #16		
tstne	r1, r1, lsl fp		
tsteq	r6, r1, lsl #4		
andne	r0, r0, #19		
teqne	r1, #1073741831	; 0x40000007	
		; <UNDEFINED> instruction: 0x06120111	
bleq	16430f4 <__undef_stack+0x152c594>		
andeq	r1, r0, r1, lsl #6		
tstcc	r0, r3, lsl r5		
andseq	r0, r7, r3, lsl r2		
addhi	r1, r9, #0, 8		
tsteq	r1, r1, lsl #2		
andeq	r1, r0, r1, lsr r3		
orreq	r8, r2, r5, lsl sl		
tstls	r8, r0, lsl #4		
andeq	r1, r0, r2, asr #16		
tstcc	r1, r6, lsl sp		
andne	r1, r1, #-1073741820	; 0xc0000004	
stmdbpl	fp, {r1, r2, fp, ip, lr}		
strne	r0, [r0, -fp]		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e83bdc <__undef_stack+0xd6d07c>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}		
		; <UNDEFINED> instruction: 0x06120111	
addsmi	r1, r7, #64, 16	; 0x400000	
andseq	r0, r3, r9, lsl r1		
andeq	r1, r5, r0, lsl #16		
bleq	e823f4 <__undef_stack+0xd6b894>		
movtne	r0, #38203	; 0x953b	
andeq	r1, r0, r2, lsl #14		
movweq	r3, #1049	; 0x419	
blcc	2cec30 <__undef_stack+0x1b80d0>		
ldcne	9, cr4, [r3], {5}		
bne	42c <_ABORT_STACK_SIZE+0x2c>		
stmdaeq	r3, {r2, r4, r5}		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
strne	r1, [r2, -r9, asr #6]		
ldrcc	r0, [fp], #-0		
bcc	381014 <__undef_stack+0x26a4b4>		
stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r8, r3, lsl r2		
eorseq	r1, r4, r0, lsl #24		
bleq	e83c30 <__undef_stack+0xd6d0d0>		
movtne	r0, #38203	; 0x953b	
andeq	r0, r0, ip, lsl sp		
tstne	r1, sp, lsl fp		
andeq	r1, r6, r1, lsl #4		
eoreq	r1, r6, r0, lsl #28		
andeq	r1, r0, r9, asr #6		
bleq	40bc <_HEAP_SIZE+0x20bc>		
andseq	r4, r3, fp, lsl #18		
eorseq	r2, r5, r0		
andeq	r1, r0, r9, asr #6		
tstcc	r1, r1, lsr #26		
andne	r1, r1, #-1073741820	; 0xc0000004	
stmdbpl	fp, {r1, r2, fp, ip, lr}		
andseq	r0, r3, r5, lsl #2		
tsteq	sp, r0, lsl #4		
tsteq	r1, r1, lsr r3		
bleq	1601cb0 <__undef_stack+0x14eb150>		
andeq	r0, r0, r9, asr r5		
svccc	0x00012e23		
bcc	3810d8 <__undef_stack+0x26a578>		
strcs	r3, [r5, -fp, lsl #22]		
andne	r1, r1, #1073741830	; 0x40000006	
ldrls	r4, [r8], -r6		
movwne	r1, #6466	; 0x1942	
strtcc	r0, [r4], #-0		
bcc	38108c <__undef_stack+0x26a52c>		
stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r7, r3, lsl r2		
addhi	r2, r9, #0, 10		
tsteq	r1, r1		
andeq	r1, r0, r1, lsr r3		
tstcc	r1, r6, lsr #28		
andne	r1, r1, #-1073741820	; 0xc0000004	
ldrls	r4, [r8, -r6]		
movwne	r1, #6466	; 0x1942	
strtcc	r0, [r7], #-0		
andseq	r3, r3, #0, 2		
stmdacs	r0, {r0, r1, r2, r4}		
teqne	r1, #46	; 0x2e	
		; <UNDEFINED> instruction: 0x06120111	
addsmi	r1, r7, #64, 16	; 0x400000	
stmdbcs	r0, {r0, r3, r4}		
smlabbeq	r1, r9, r2, r8		
teqne	r1, #1073741828	; 0x40000004	
andeq	r1, r0, r1, lsl #6		
tstcc	r0, sl, lsr #26		
andne	r1, r1, #-1073741820	; 0xc0000004	
stmdbpl	fp, {r1, r2, fp, ip, lr}		
blcs	4fc <_ABORT_STACK_SIZE+0xfc>		
andeq	r8, r1, r9, lsl #5		
addsmi	r0, r5, #1073741828	; 0x40000004	
andseq	r3, r3, r9, lsl r1		
eorseq	r2, r4, r0, lsl #24		
bleq	e82508 <__undef_stack+0xd6b9a8>		
movtne	r0, #38203	; 0x953b	
andeq	r1, r0, r2, lsl #16		
tstcc	r1, sp, lsr #26		
strpl	r5, [r1, #-531]	; 0xfffffded	
stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}		
andseq	r0, r3, r5, lsl #2		
andeq	r2, r5, r0, lsl #28		
bleq	7051e0 <__undef_stack+0x5ee680>		
streq	r0, [pc, #-0]!	; 520 <_ABORT_STACK_SIZE+0x120>	
andseq	r3, r3, #0, 2		
andcc	r0, r0, r8, lsl r0		
mcreq	0, 0, r0, cr3, cr4, {1}		
bleq	ec3218 <__undef_stack+0xdac6b8>		
ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>	
andeq	r1, r0, ip, lsr r9		
svccc	0x00012e31		
bcc	3811a4 <__undef_stack+0x26a644>		
strcs	r3, [fp, -fp, lsl #22]		
tsteq	r9, r9, lsl ip		
andcc	r0, r0, #19		
movtne	r0, #36869	; 0x9005	
cdpcs	0, 3, cr0, cr3, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2ced94 <__undef_stack+0x1b8234>		
ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}		
andseq	r3, r9, r3, lsl ip		
mrsne	r0, (UNDEF: 1)		
movwne	r2, #58625	; 0xe501	
blne	38119c <__undef_stack+0x26a63c>		
andne	r1, r1, #-2147483645	; 0x80000003	
andseq	r1, r7, r6		
eoreq	r0, r4, r0, lsl #4		
bleq	f831ac <__undef_stack+0xe6c64c>		
andeq	r0, r0, r3, lsl #28		
movweq	r1, #1539	; 0x603	
blcc	2cedc4 <__undef_stack+0x1b8264>		
andseq	r4, r3, fp, lsl #18		
eoreq	r0, r4, r0, lsl #8		
bleq	f831c4 <__undef_stack+0xe6c664>		
andeq	r0, r0, r3, lsl #16		
movweq	r1, #1541	; 0x605	
blcc	2cedc4 <__undef_stack+0x1b8264>		
andseq	r4, r3, fp, lsl #18		
andeq	r0, pc, r0, lsl #12		
movtne	r0, #39691	; 0x9b0b	
strne	r0, [r7, #-0]		
tsteq	r9, r1, lsl #14		
stmdaeq	r0, {r0, r1, r4}		
movtne	r0, #36869	; 0x9005	
svceq	0x00090000		
andeq	r0, fp, r0, lsl #22		
tsteq	r3, r0, lsl #20		
bleq	e831fc <__undef_stack+0xd6c69c>		
movwne	r0, #6971	; 0x1b3b	
stceq	0, cr0, [fp, #-0]		
bcc	3811dc <__undef_stack+0x26a67c>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andeq	r3, fp, r3, lsl r8		
teqeq	lr, r0, lsl #24		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec32d8 <__undef_stack+0xdac778>		
bleq	806a90 <__undef_stack+0x6eff30>		
andeq	r1, r0, r1, lsl #6		
movweq	r0, #1293	; 0x50d	
blcc	2cee38 <__undef_stack+0x1b82d8>		
andseq	r4, r3, fp, lsl #18		
teqeq	lr, r0, lsl #28		
bleq	e83e18 <__undef_stack+0xd6d2b8>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
		; <UNDEFINED> instruction: 0x06120111	
addsmi	r1, r7, #64, 16	; 0x400000	
andseq	r0, r3, r9, lsl r1		
andeq	r0, r5, r0, lsl #30		
bleq	e83e30 <__undef_stack+0xd6d2d0>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #16		
movweq	r0, #2576	; 0xa10	
blcc	2cee6c <__undef_stack+0x1b830c>		
andeq	r1, r1, fp, lsl #2		
teqeq	lr, r0, lsl #2		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec332c <__undef_stack+0xdac7cc>		
tsteq	r1, r7, lsr #18		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction: 0x01194297	
andne	r0, r0, #19		
mcreq	0, 0, r0, cr3, cr4, {1}		
bleq	ec3344 <__undef_stack+0xdac7e4>		
andeq	r1, r0, r9, asr #6		
tstne	r1, r3, lsl fp		
andeq	r1, r6, r1, lsl #4		
eoreq	r1, lr, r0, lsl #8		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec335c <__undef_stack+0xdac7fc>		
tsteq	r1, r7, lsr #18		
stmdane	r0, {r1, r4, r9, sl}^		
mulseq	r9, r7, r2		
teqeq	lr, r0, lsl #10		
tsteq	r1, r1, lsr r3		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction: 0x01194297	
		; <UNDEFINED> instruction: 0x16000013	
teqne	r1, #5		
andeq	r1, r0, r2, lsl #16		
tstcc	r1, r7, lsl sp		
andne	r1, r1, #-1073741820	; 0xc0000004	
stmdbpl	fp, {r1, r2, fp, ip, lr}		
stmdane	r0, {r0, r1, r3}		
teqne	r1, #5		
andeq	r0, r0, ip, lsl fp		
stmdbmi	r1, {r0, r3, r4, r8}		
andseq	r0, r3, r3, lsl r1		
eoreq	r1, r1, r0, lsl #20		
bleq	bc53e8 <__undef_stack+0xaae888>		
ldrcc	r0, [fp], #-0		
bcc	3812cc <__undef_stack+0x26a76c>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r3, r9, #19, 30	; 0x4c	
andeq	r0, r0, r8, lsl r0		
strcs	r1, [r1, #-257]	; 0xfffffeff	
movweq	r1, #45838	; 0xb30e	
tstne	lr, lr, lsl #22		
andne	r1, r6, r1, lsl #4		
andeq	r0, r0, #23		
bleq	2c0780 <__undef_stack+0x1a9c20>		
vmoveq.16	d3[0], r0		
strne	r0, [r3], -r0		
bcc	3812fc <__undef_stack+0x26a79c>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
streq	r0, [r0], #-19	; 0xffffffed	
bleq	2c0798 <__undef_stack+0x1a9c38>		
stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}		
strne	r0, [r5], -r0		
bcc	201314 <__undef_stack+0xea7b4>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
		; <UNDEFINED> instruction: 0x06000013	
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e83f30 <__undef_stack+0xd6d3d0>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
bleq	805450 <__undef_stack+0x6ee8f0>		
andeq	r1, r0, r1, lsl #6		
movweq	r0, #1287	; 0x507	
blcc	2cef70 <__undef_stack+0x1b8410>		
andseq	r4, r3, fp, lsl #18		
teqeq	lr, r0, lsl #16		
mcreq	9, 0, r1, cr3, cr15, {1}		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
movtne	r1, #39207	; 0x9927	
movwne	r0, #6944	; 0x1b20	
streq	r0, [r9, #-0]		
bcc	381358 <__undef_stack+0x26a7f8>		
stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}		
beq	7ac <_ABORT_STACK_SIZE+0x3ac>		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e83f74 <__undef_stack+0xd6d414>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
movwne	r0, #6944	; 0x1b20	
strcc	r0, [fp], #-0		
bcc	381378 <__undef_stack+0x26a818>		
stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}		
stceq	0, cr0, [r0], {19}		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e83f94 <__undef_stack+0xd6d434>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
tsteq	r1, r9, asr #6		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction: 0x01194297	
stceq	0, cr0, [r0, #-76]	; 0xffffffb4	
cdpeq	0, 0, cr0, cr3, cr5, {0}		
bleq	ec348c <__undef_stack+0xdac92c>		
strne	r1, [r2, -r9, asr #6]		
cdpcs	0, 0, cr0, cr14, cr0, {0}		
tstne	r3, r1, lsl #2		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^		
andeq	r1, r0, r1, lsl #6		
tstcc	r0, pc, lsl #10		
andseq	r0, r7, r3, lsl r2		
teqeq	lr, r0		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec34b8 <__undef_stack+0xdac958>		
tsteq	r1, r7, lsr #18		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction: 0x01194297	
tstne	r0, r3, lsl r0		
cdpeq	0, 0, cr0, cr3, cr5, {0}		
bleq	ec34d0 <__undef_stack+0xdac970>		
stmdane	r2, {r0, r3, r6, r8, r9, ip}		
ldreq	r0, [r2, #-0]		
andseq	r3, r3, #0, 2		
movwne	r0, #24		
mcreq	0, 0, r0, cr3, cr4, {1}		
bleq	ec34e8 <__undef_stack+0xdac988>		
andeq	r1, r0, r9, asr #6		
tstcc	r1, r4, lsl sp		
andne	r1, r1, #-1073741820	; 0xc0000004	
stmdbpl	fp, {r1, r2, fp, ip, lr}		
strne	r0, [r0, #-11]		
teqne	r1, #1073741831	; 0x40000007	
		; <UNDEFINED> instruction: 0x06120111	
bleq	1643580 <__undef_stack+0x152ca20>		
andeq	r1, r0, r1, lsl #6		
tstne	r1, r6, lsl fp		
andeq	r1, r6, r1, lsl #4		
eorseq	r1, r4, r0, lsl #14		
smladxne	r2, r1, r3, r1		
cdpcs	0, 1, cr0, cr8, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cf078 <__undef_stack+0x1b8518>		
tstne	r9, r5, lsl #14		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^		
andeq	r1, r0, r1, lsl #6		
movweq	r0, #1305	; 0x519	
blcc	2cf090 <__undef_stack+0x1b8530>		
andseq	r4, r3, #81920	; 0x14000	
bne	8c0 <_SUPERVISOR_STACK_SIZE+0xc0>		
cdpeq	0, 0, cr0, cr3, cr5, {0}		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
strne	r1, [r2, -r9, asr #6]		
ldcne	0, cr0, [fp, #-0]		
tstne	r3, r1, lsl #2		
stmdapl	r6, {r0, r9, ip}		
andeq	r5, r5, fp, lsl #18		
tsteq	sp, r0, lsl #24		
tsteq	r1, r1, lsr r3		
bleq	16020d0 <__undef_stack+0x14eb570>		
movwne	r0, #5465	; 0x1559	
cdpcs	0, 1, cr0, cr13, cr0, {0}		
tstne	r3, r1, lsl #2		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^		
mrseq	r0, (UNDEF: 0)		
mcreq	1, 1, r0, cr5, cr1, {0}		
vmoveq.32	d3[0], r0		
tsteq	r1, fp, lsl lr		
		; <UNDEFINED> instruction: 0x17100612	
strcs	r0, [r2], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, lr, fp, lsl #6		
andseq	r0, r6, r0, lsl #6		
bleq	e840d0 <__undef_stack+0xd6d570>		
movtne	r0, #39739	; 0x9b3b	
strcs	r0, [r4], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, r8, fp, lsl #6		
andseq	r0, r6, r0, lsl #10		
bleq	e828e8 <__undef_stack+0xd6bd88>		
movtne	r0, #39739	; 0x9b3b	
cdpcs	0, 0, cr0, cr6, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cf124 <__undef_stack+0x1b85c4>		
tstne	r9, fp, lsl #14		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^		
andeq	r1, r0, r1, lsl #6		
movweq	r0, #1287	; 0x507	
blcc	2cf13c <__undef_stack+0x1b85dc>		
andseq	r4, r3, #180224	; 0x2c000	
stmdaeq	r0, {r0, r1, r2, r4}		
smlabbeq	r1, r9, r2, r8		
teqne	r1, #1073741828	; 0x40000004	
andeq	r1, r0, r1, lsl #6		
orreq	r8, r2, r9, lsl #20		
tstls	r8, r0, lsl #4		
andeq	r1, r0, r2, asr #16		
orreq	r8, r2, sl, lsl #18		
strls	r1, [r1, #-257]	; 0xfffffeff	
teqne	r1, #1081344	; 0x108000	
strcc	r0, [fp], #-0		
bcc	201538 <__undef_stack+0xea9d8>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r7, r3, lsl r2		
eorseq	r0, r4, r0, lsl #24		
bleq	e84154 <__undef_stack+0xd6d5f4>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #14		
orreq	r8, r2, sp, lsl #18		
mrscc	r1, (UNDEF: 17)		
mcreq	0, 0, r0, cr0, cr3, {0}		
bleq	2c099c <__undef_stack+0x1a9e3c>		
andeq	r1, r0, r9, asr #6		
svccc	0x00012e0f		
bcc	3815d0 <__undef_stack+0x26aa70>		
strcs	r3, [fp, -fp, lsl #22]		
tsteq	r9, r9, lsl ip		
andne	r0, r0, r3, lsl r0		
movtne	r0, #36869	; 0x9005	
cdpcs	0, 1, cr0, cr1, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cf1c0 <__undef_stack+0x1b8660>		
ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}		
andseq	r3, r9, r3, lsl ip		
mrsne	r0, (UNDEF: 1)		
mrsne	r1, (UNDEF: 6)		
movweq	r1, #4609	; 0x1201	
strcs	r1, [r8, #-2824]	; 0xfffff4f8	
andeq	r1, r5, r8, lsl #6		
mrsne	r0, (UNDEF: 1)		
movwne	r2, #58625	; 0xe501	
blne	3815dc <__undef_stack+0x26aa7c>		
andne	r1, r1, #-2147483645	; 0x80000003	
andseq	r1, r7, r6		
eoreq	r0, r4, r0, lsl #4		
bleq	f835ec <__undef_stack+0xe6ca8c>		
andeq	r0, r0, r3, lsl #28		
bleq	99d4 <SLCRlockKey+0x2359>		
movweq	r3, #48651	; 0xbe0b	
streq	r0, [r0], #-8		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e841e4 <__undef_stack+0xd6d684>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
		; <UNDEFINED> instruction: 0x06120111	
addsmi	r1, r7, #64, 16	; 0x400000	
streq	r0, [r0, #-25]	; 0xffffffe7	
cdpeq	0, 0, cr0, cr3, cr5, {0}		
bleq	ec36d8 <__undef_stack+0xdacb78>		
stmdane	r2, {r0, r3, r6, r8, r9, ip}		
mrseq	r0, (UNDEF: 0)		
mcreq	1, 1, r0, cr5, cr1, {0}		
vmoveq.32	d3[0], r0		
tsteq	r1, fp, lsl lr		
		; <UNDEFINED> instruction: 0x17100612	
strcs	r0, [r2], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, lr, fp, lsl #6		
eoreq	r0, r4, r0, lsl #6		
bleq	f83648 <__undef_stack+0xe6cae8>		
andeq	r0, r0, r3, lsl #16		
movweq	r1, #1540	; 0x604	
blcc	2cf260 <__undef_stack+0x1b8700>		
andseq	r4, r3, fp, lsl #18		
andeq	r0, pc, r0, lsl #10		
movtne	r0, #39691	; 0x9b0b	
cdpcs	0, 0, cr0, cr6, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cf278 <__undef_stack+0x1b8718>		
ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}		
andne	r1, r1, #-1073741820	; 0xc0000004	
ldrls	r4, [r8, -r6]		
movwne	r1, #6466	; 0x1942	
streq	r0, [r7, #-0]		
bcc	381658 <__undef_stack+0x26aaf8>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r7, r3, lsl r2		
eorseq	r0, r4, r0, lsl #16		
bleq	e84274 <__undef_stack+0xd6d714>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #16		
movweq	r3, #1033	; 0x409	
blcc	2cf2b0 <__undef_stack+0x1b8750>		
svccc	0x0013490b		
andseq	r3, r9, r9, lsl ip		
mrsne	r0, (UNDEF: 1)		
movwne	r2, #58625	; 0xe501	
blne	3816b8 <__undef_stack+0x26ab58>		
andne	r1, r1, #-2147483645	; 0x80000003	
andseq	r1, r7, r6		
teqeq	lr, r0, lsl #4		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec3788 <__undef_stack+0xdacc28>		
movtne	r1, #39207	; 0x9927	
		; <UNDEFINED> instruction: 0x06120111	
addsmi	r1, r7, #64, 16	; 0x400000	
andseq	r0, r3, r9, lsl r1		
andeq	r0, r5, r0, lsl #6		
bleq	e82ac4 <__undef_stack+0xd6bf64>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #14		
bleq	9ad4 <SLCRlockKey+0x2459>		
movweq	r3, #48651	; 0xbe0b	
andeq	r0, r0, r8		
strcs	r1, [r1, #-257]	; 0xfffffeff	
movweq	r1, #45838	; 0xb30e	
tstne	lr, lr, lsl #22		
andne	r1, r6, r1, lsl #4		
andeq	r0, r0, #23		
bleq	2c0b74 <__undef_stack+0x1aa014>		
stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}		
strcs	r0, [r3], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, lr, fp, lsl #6		
andseq	r0, r6, r0, lsl #8		
bleq	e84308 <__undef_stack+0xd6d7a8>		
movtne	r0, #39739	; 0x9b3b	
movwne	r0, #20480	; 0x5000	
bleq	38170c <__undef_stack+0x26abac>		
blcc	2cf338 <__undef_stack+0x1b87d8>		
andseq	r0, r3, fp, lsl #2		
andeq	r0, sp, r0, lsl #12		
bleq	e84324 <__undef_stack+0xd6d7c4>		
movtne	r0, #39739	; 0x9b3b	
andeq	r0, r0, r8, lsr fp		
stmdbmi	r1, {r0, r1, r2, r8}		
andseq	r0, r3, r3, lsl r1		
eoreq	r0, r1, r0, lsl #16		
bleq	bc5854 <__undef_stack+0xaaecf4>		
cdpcs	0, 0, cr0, cr9, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cf374 <__undef_stack+0x1b8814>		
ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}		
andne	r1, r1, #-1073741820	; 0xc0000004	
ldrls	r4, [r8, -r6]		
movwne	r1, #6466	; 0x1942	
streq	r0, [sl, #-0]		
bcc	201754 <__undef_stack+0xeabf4>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r7, r3, lsl r2		
andeq	r0, r5, r0, lsl #22		
bleq	e82b70 <__undef_stack+0xd6c010>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #16		
bleq	47a0 <_HEAP_SIZE+0x27a0>		
andseq	r4, r3, fp, lsl #18		
mrsne	r0, (UNDEF: 1)		
movwne	r2, #58625	; 0xe501	
blne	3817ac <__undef_stack+0x26ac4c>		
andne	r1, r1, #-2147483645	; 0x80000003	
andseq	r1, r7, r6		
eoreq	r0, r4, r0, lsl #4		
bleq	f837bc <__undef_stack+0xe6cc5c>		
andeq	r0, r0, r3, lsl #28		
bleq	9ba4 <SLCRlockKey+0x2529>		
movweq	r3, #48651	; 0xbe0b	
streq	r0, [r0], #-8		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e843b4 <__undef_stack+0xd6d854>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
tsteq	r1, r9, asr #6		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction: 0x01194297	
streq	r0, [r0, #-19]	; 0xffffffed	
stmdaeq	r3, {r0, r2}		
bleq	ec38ac <__undef_stack+0xdacd4c>		
strne	r1, [r2, -r9, asr #6]		
cdpcs	0, 0, cr0, cr6, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cf40c <__undef_stack+0x1b88ac>		
ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}		
andne	r1, r1, #-1073741820	; 0xc0000004	
ldrls	r4, [r8, -r6]		
andeq	r1, r0, r2, asr #18		
tsteq	r1, r0, lsl #2		
bleq	4c4480 <__undef_stack+0x3ad920>		
cdpeq	14, 1, cr0, cr11, cr3, {0}		
		; <UNDEFINED> instruction: 0x06120111	
andeq	r1, r0, r0, lsl r7		
bleq	9c04 <SLCRlockKey+0x2589>		
movweq	r3, #48651	; 0xbe0b	
movweq	r0, #14		
bleq	2c0c98 <__undef_stack+0x1aa138>		
stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}		
strne	r0, [r4], -r0		
bcc	381814 <__undef_stack+0x26acb4>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
streq	r0, [r0, #-19]	; 0xffffffed	
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e84430 <__undef_stack+0xd6d8d0>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
tsteq	r1, r9, asr #6		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction: 0x01194297	
		; <UNDEFINED> instruction: 0x06000013	
stmdaeq	r3, {r0, r2}		
bleq	ec3928 <__undef_stack+0xdacdc8>		
strne	r1, [r2, -r9, asr #6]		
streq	r0, [r7, #-0]		
bcc	38184c <__undef_stack+0x26acec>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r7, r3, lsl r2		
addhi	r0, r9, #0, 16		
tsteq	r1, r1		
andeq	r1, r0, r1, lsr r3		
svccc	0x00002e09		
bcc	3818cc <__undef_stack+0x26ad6c>		
strcs	r3, [fp, -fp, lsl #22]		
ldccc	9, cr4, [r3], {25}		
beq	cd8 <_SUPERVISOR_STACK_SIZE+0x4d8>		
bleq	2c0cb4 <__undef_stack+0x1aa154>		
andeq	r1, r0, r9, asr #6		
tsteq	r1, r0, lsl #2		
bleq	4c4518 <__undef_stack+0x3ad9b8>		
cdpeq	14, 1, cr0, cr11, cr3, {0}		
		; <UNDEFINED> instruction: 0x06120111	
andeq	r1, r0, r0, lsl r7		
bleq	9c9c <SLCRlockKey+0x2621>		
movweq	r3, #48651	; 0xbe0b	
movweq	r0, #8		
bleq	2c0d30 <__undef_stack+0x1aa1d0>		
vmoveq.16	d3[0], r0		
svceq	0x00040000		
stmdbmi	fp, {r8, r9, fp}		
streq	r0, [r0, #-19]	; 0xffffffed	
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e844c4 <__undef_stack+0xd6d964>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
tsteq	r1, r9, asr #6		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction: 0x01194297	
		; <UNDEFINED> instruction: 0x06000013	
stmdaeq	r3, {r0, r2}		
bleq	ec39bc <__undef_stack+0xdace5c>		
strne	r1, [r2, -r9, asr #6]		
streq	r0, [r7, #-0]		
bcc	3818e0 <__undef_stack+0x26ad80>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r7, r3, lsl r2		
eorseq	r0, r4, r0, lsl #16		
bleq	e82cfc <__undef_stack+0xd6c19c>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #14		
orreq	r8, r2, r9, lsl #18		
mrscc	r1, (UNDEF: 17)		
beq	d50 <_SUPERVISOR_STACK_SIZE+0x550>		
ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>	
bleq	e84518 <__undef_stack+0xd6d9b8>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}		
mrseq	r0, (UNDEF: 0)		
mcreq	1, 1, r0, cr5, cr1, {0}		
vmoveq.32	d3[0], r0		
tsteq	r1, fp, lsl lr		
		; <UNDEFINED> instruction: 0x17100612	
strcs	r0, [r2], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, r8, fp, lsl #6		
eoreq	r0, r4, r0, lsl #6		
bleq	f83968 <__undef_stack+0xe6ce08>		
andeq	r0, r0, r3, lsl #28		
bleq	4954 <_HEAP_SIZE+0x2954>		
andseq	r4, r3, fp, lsl #18		
teqeq	lr, r0, lsl #10		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec3a3c <__undef_stack+0xdacedc>		
movtne	r1, #39207	; 0x9927	
		; <UNDEFINED> instruction: 0x06120111	
addsmi	r1, r7, #64, 16	; 0x400000	
andseq	r0, r3, r9, lsl r1		
andeq	r0, r5, r0, lsl #12		
bleq	e82d78 <__undef_stack+0xd6c218>		
movtne	r0, #39739	; 0x9b3b	
andeq	r1, r0, r2, lsl #14		
movweq	r0, #1287	; 0x507	
blcc	2cf5b4 <__undef_stack+0x1b8a54>		
andseq	r4, r3, #180224	; 0x2c000	
stmdaeq	r0, {r0, r1, r2, r4}		
stmdaeq	r3, {r2, r4, r5}		
bleq	ec3a74 <__undef_stack+0xdacf14>		
strne	r1, [r2, -r9, asr #6]		
stmdbhi	r9, {}	; <UNPREDICTABLE>	
smlabbne	r0, r2, r1, r0		
andseq	r3, r3, r1, lsl #2		
addhi	r0, r9, #0, 20		
tsteq	r1, r1, lsl #2		
movwne	r1, #4913	; 0x1331	
bhi	2c0dac <__undef_stack+0x1aa24c>		
andeq	r0, r0, #-2147483616	; 0x80000020	
stmdane	r2, {r3, r4, r8, ip, pc}^		
cdpcs	0, 0, cr0, cr12, cr0, {0}		
tsteq	r9, #1, 30		
blcc	2cf5f8 <__undef_stack+0x1b8a98>		
ldccc	7, cr2, [r9], {11}		
stceq	0, cr0, [r0, #-100]	; 0xffffff9c	
movtne	r0, #36869	; 0x9005	
mrseq	r0, (UNDEF: 0)		
mcreq	1, 1, r0, cr5, cr1, {0}		
vmoveq.32	d3[0], r0		
tsteq	r1, fp, lsl lr		
		; <UNDEFINED> instruction: 0x17100612	
strcs	r0, [r2], #-0		
vmlacc.f64	d0, d11, d0		
andeq	r0, r8, fp, lsl #6		
eoreq	r0, r4, r0, lsl #6		
bleq	f83a20 <__undef_stack+0xe6cec0>		
andeq	r0, r0, r3, lsl #28		
movweq	r1, #1540	; 0x604	
blcc	2cf638 <__undef_stack+0x1b8ad8>		
andseq	r4, r3, fp, lsl #18		
andseq	r0, r6, r0, lsl #10		
bleq	e84618 <__undef_stack+0xd6dab8>		
movtne	r0, #38203	; 0x953b	
strne	r0, [r6, -r0]		
bcc	2c3a1c <__undef_stack+0x1acebc>		
tsteq	fp, fp, lsl #22		
smladeq	r0, r3, r0, r0		
cdpeq	0, 0, cr0, cr3, cr13, {0}		
bleq	ec3b10 <__undef_stack+0xdacfb0>		
andeq	r1, r0, r9, asr #6		
stmdbmi	r1, {r3, r8}		
andseq	r0, r3, r3, lsl r1		
eoreq	r0, r1, r0, lsl #18		
bleq	bc5b60 <__undef_stack+0xaaf000>		
movwne	r0, #40960	; 0xa000	
bcc	2c3a48 <__undef_stack+0x1acee8>		
tsteq	fp, fp, lsl #22		
bleq	e98 <_SUPERVISOR_STACK_SIZE+0x698>		
cdpeq	0, 0, cr0, cr3, cr13, {0}		
bleq	ec3b3c <__undef_stack+0xdacfdc>		
bleq	e05b7c <__undef_stack+0xcef01c>		
svceq	0x000c0000		
andeq	r0, fp, r0, lsl #22		
tsteq	r3, r0, lsl #26		
bleq	2c4674 <__undef_stack+0x1adb14>		
bleq	ec3b54 <__undef_stack+0xdacff4>		
andeq	r1, r0, r1, lsl #6		
movweq	r0, #3342	; 0xd0e	
blcc	2cf698 <__undef_stack+0x1b8b38>		
ldmdacc	r3, {r0, r1, r3, r8, fp, lr}		
svceq	0x0000000b		
bleq	2c0ec0 <__undef_stack+0x1aa360>		
andeq	r1, r0, r9, asr #6		
movweq	r1, #4880	; 0x1310	
bcc	143ac8 <__undef_stack+0x2cf68>		
tsteq	fp, fp, lsl #22		
tstne	r0, r3, lsl r0		
cdpeq	0, 0, cr0, cr3, cr13, {0}		
bleq	ec3b88 <__undef_stack+0xdad028>		
ldreq	r1, [r8, #-841]!	; 0xfffffcb7	
ldrne	r0, [r2, #-0]		
andseq	r2, r9, r0, lsl #14		
tsteq	r5, r0, lsl #6		
movtne	r1, #39207	; 0x9927	
andeq	r1, r0, r1, lsl #6		
stmdbmi	r0, {r2, r4, r8, sl}		
strne	r0, [r0, #-19]	; 0xffffffed	
mcreq	1, 0, r0, cr3, cr3, {0}		
bleq	e822f4 <__undef_stack+0xd6b794>		
movwne	r0, #5435	; 0x153b	
ldceq	0, cr0, [r6, #-0]		
bcc	381ad4 <__undef_stack+0x26af74>		
stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}		
andeq	r3, fp, r3, lsl r8		
andeq	r1, sp, r0, lsl #14		
bleq	e846f0 <__undef_stack+0xd6db90>		
movtne	r0, #38203	; 0x953b	
andeq	r0, r0, r8, lsr r5		
stmdbmi	r0, {r3, r4, r9, sl, sp}		
stmdbne	r0, {r0, r1, r4}		
mcreq	1, 0, r0, cr3, cr3, {0}		
bleq	e83b28 <__undef_stack+0xd6cfc8>		
movwne	r0, #5435	; 0x153b	
tstne	sl, #0		
bcc	2c3b0c <__undef_stack+0x1acfac>		
tsteq	r5, fp, lsl #22		
blne	f5c <_SUPERVISOR_STACK_SIZE+0x75c>		
bleq	2c1370 <__undef_stack+0x1aa810>		
ldreq	r0, [fp, #-2874]!	; 0xfffff4c6	
andeq	r1, r0, r1, lsl #6		
movweq	r0, #3356	; 0xd1c	
blcc	2cf75c <__undef_stack+0x1b8bfc>		
andseq	r4, r3, r5, lsl #18		
tsteq	r5, r0, lsl #26		
movwne	r1, #6439	; 0x1927	
cdpcs	0, 1, cr0, cr14, cr0, {0}		
tsteq	r9, #0, 30		
blcc	2cf774 <__undef_stack+0x1b8c14>		
ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}		
andne	r1, r1, #-1073741820	; 0xc0000004	
ldrls	r4, [r8, -r6]		
andeq	r1, r0, r2, asr #18		
movweq	r3, #1055	; 0x41f	
blcc	2cf78c <__undef_stack+0x1b8c2c>		
svccc	0x00134905		
andseq	r3, r9, r9, lsl ip		
mrsne	r0, (UNDEF: 1)		
movwne	r2, #58625	; 0xe501	
blne	381b94 <__undef_stack+0x26b034>		
andne	r1, r1, #-2147483645	; 0x80000003	
andseq	r1, r7, r6		
eoreq	r0, r4, r0, lsl #4		
bleq	f83ba4 <__undef_stack+0xe6d044>		
andeq	r0, r0, r3, lsl #28		
movweq	r1, #1539	; 0x603	
blcc	2cf7bc <__undef_stack+0x1b8c5c>		
andseq	r4, r3, fp, lsl #18		
eoreq	r0, r4, r0, lsl #8		
bleq	f83bbc <__undef_stack+0xe6d05c>		
andeq	r0, r0, r3, lsl #16		
movweq	r1, #1541	; 0x605	
blcc	2cf7bc <__undef_stack+0x1b8c5c>		
andseq	r4, r3, fp, lsl #18		
teqeq	lr, r0, lsl #12		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec3c94 <__undef_stack+0xdad134>		
movtne	r1, #39207	; 0x9927	
		; <UNDEFINED> instruction: 0x06120111	
addsmi	r1, r7, #64, 16	; 0x400000	
andseq	r0, r3, r9, lsl r1		
addhi	r0, r9, #0, 14		
tsteq	r1, r1		
		; <UNDEFINED> instruction: 0x31194295	
stmdaeq	r0, {r0, r1, r4}		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e847e0 <__undef_stack+0xd6dc80>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}		
ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}		
streq	r0, [r9, #-0]		
andseq	r4, r3, r0, lsl #18		
mrsne	r0, (UNDEF: 1)		
movwne	r2, #58625	; 0xe501	
blne	381c1c <__undef_stack+0x26b0bc>		
andne	r1, r1, #-2147483645	; 0x80000003	
andseq	r1, r7, r6		
eoreq	r0, r4, r0, lsl #4		
bleq	f83c2c <__undef_stack+0xe6d0cc>		
andeq	r0, r0, r3, lsl #28		
movweq	r1, #1539	; 0x603	
blcc	2cf844 <__undef_stack+0x1b8ce4>		
andseq	r4, r3, fp, lsl #18		
eoreq	r0, r4, r0, lsl #8		
bleq	f83c44 <__undef_stack+0xe6d0e4>		
andeq	r0, r0, r3, lsl #16		
movweq	r1, #1541	; 0x605	
blcc	2cf844 <__undef_stack+0x1b8ce4>		
andseq	r4, r3, fp, lsl #18		
teqeq	lr, r0, lsl #12		
mcreq	9, 0, r1, cr3, cr15, {1}		
bleq	ec3d1c <__undef_stack+0xdad1bc>		
tsteq	r1, r7, lsr #18		
stmdane	r0, {r1, r4, r9, sl}^		
		; <UNDEFINED> instruction: 0x01194297	
smladeq	r0, r3, r0, r0		
stmdaeq	r3, {r0, r2}		
bleq	ec3d34 <__undef_stack+0xdad1d4>		
strne	r1, [r2, -r9, asr #6]		
stmdbhi	r8, {}	; <UNPREDICTABLE>	
smlabbne	r0, r2, r1, r0		
stmdbne	r2, {r0, r8, sl, ip, pc}^		
andeq	r1, r0, r1, lsr r3		
svccc	0x00012e09		
bcc	381ccc <__undef_stack+0x26b16c>		
strcs	r3, [r5, -fp, lsl #22]		
andseq	r3, r9, r9, lsl ip		
andeq	r0, r5, r0, lsl #20		
andeq	r1, r0, r9, asr #6		
tsteq	r1, r0, lsl #2		
bleq	4c4914 <__undef_stack+0x3addb4>		
cdpeq	14, 1, cr0, cr11, cr3, {0}		
		; <UNDEFINED> instruction: 0x06120111	
andeq	r1, r0, r0, lsl r7		
bleq	a098 <SLCRlockKey+0x2a1d>		
movweq	r3, #48651	; 0xbe0b	
movweq	r0, #14		
mcreq	0, 0, r0, cr3, cr6, {0}		
bleq	ec3d88 <__undef_stack+0xdad228>		
andeq	r1, r0, r9, asr #6		
bleq	a0b8 <SLCRlockKey+0x2a3d>		
movweq	r3, #48651	; 0xbe0b	
streq	r0, [r0, #-8]		
stmdaeq	r3, {r1, r2, r4}		
bleq	ec3da0 <__undef_stack+0xdad240>		
andeq	r1, r0, r9, asr #6		
svccc	0x00012e06		
bcc	381d28 <__undef_stack+0x26b1c8>		
strcs	r3, [fp, -fp, lsl #22]		
andne	r1, r1, #1073741830	; 0x40000006	
ldrls	r4, [r8, -r6]		
movwne	r1, #6466	; 0x1942	
streq	r0, [r7, #-0]		
bcc	381cdc <__undef_stack+0x26b17c>		
stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}		
andseq	r0, r7, r3, lsl r2		
addhi	r0, r9, #0, 16		
tsteq	r1, r1, lsl #2		
movwne	r1, #4913	; 0x1331	
bhi	2410f4 <__undef_stack+0x12a594>		
andeq	r0, r0, #-2147483616	; 0x80000020	
stmdane	r2, {r3, r4, r8, ip, pc}^		
stmdbhi	sl, {}	; <UNPREDICTABLE>	
smlabbne	r1, r2, r1, r0		
stmdbne	r2, {r0, r8, sl, ip, pc}^		
andeq	r1, r0, r1, lsr r3		
svccc	0x00012e0b		
bcc	381d78 <__undef_stack+0x26b218>		
strcs	r3, [fp, -fp, lsl #22]		
tstne	r3, r9, lsl r9		
andmi	r1, r6, r1, lsl #4		
stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^		
andeq	r1, r0, r1, lsl #6		
orreq	r8, r2, ip, lsl #18		
tstcc	r1, r1, lsl #2		
stceq	0, cr0, [r0, #-76]	; 0xffffffb4	
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e84948 <__undef_stack+0xd6dde8>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}		
andeq	r1, r0, r1, lsl #6		
stmdbmi	r0, {r1, r2, r3, r8, sl}		
svceq	0x00000013		
ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>	
bleq	e84964 <__undef_stack+0xd6de04>		
stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}		
andeq	r1, r0, ip, lsr r9		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r0, r0, ip, asr #10		
andeq	r0, r0, ip, ror #5		
andeq	r0, r0, ip, lsl r0		
cmpeq	r0, #2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r0, r0, r8, lsr r8		
andeq	r0, r0, r0, rrx		
andeq	r0, r0, ip, lsl r0		
ldreq	r0, [r5], #-2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r0, r0, r0		
strdeq	r0, [r0], -ip		
andeq	r0, r0, ip, lsl r0		
ldrteq	r0, [r0], #2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
ldrsheq	r0, [r0], -ip		
andeq	r0, r0, r8, asr #6		
andeq	r0, r0, ip, lsl r0		
strbeq	r0, [r4, #-2]		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
mulseq	r0, r8, r8		
andeq	r0, r0, r4, rrx		
andeq	r0, r0, ip, lsl r0		
strbteq	r0, [ip], -r2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0x001008fc	
andeq	r0, r0, r8, ror r0		
andeq	r0, r0, ip, lsl r0		
streq	r0, [r4, -r2]		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r0, r0, r4, ror r9		
		; <UNDEFINED> instruction: 0x000009bc	
andeq	r0, r0, ip, lsl r0		
blne	9800f4 <__undef_stack+0x869594>		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r1, r0, r0, lsr r3		
andeq	r0, r0, r4, asr r0		
andeq	r0, r0, ip, lsl r0		
ldcne	0, cr0, [r4, #8]		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r1, r0, r4, lsl #7		
andeq	r0, r0, r0, asr #1		
andeq	r0, r0, ip, lsl r0		
subcs	r0, r4, #2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r1, r0, r4, asr #8		
andeq	r0, r0, r0, lsr #1		
andeq	r0, r0, ip, lsl r0		
mvncs	r0, #2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	r1, r0, r4, ror #9		
andeq	r0, r0, r0, asr #32		
andeq	r0, r0, ip, lsl r0		
strcs	r0, [r2], #2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	sl, r0, r8, ror #8		
andeq	r0, r0, r4		
andeq	r0, r0, ip, lsl r0		
ldrcs	r0, [fp, #-2]		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	sl, r0, ip, ror #8		
andeq	r0, r0, ip, lsr r0		
andeq	r0, r0, ip, lsl r0		
strcs	r0, [r9], -r2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	sl, r0, r8, lsr #9		
andeq	r0, r0, r8		
andeq	r0, r0, ip, lsl r0		
ldrbcs	r0, [lr], -r2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0x0010a4b0	
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip, lsl r0		
stmcs	r0, {r1}		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	sl, r0, r0, asr #9		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip, lsl r0		
stmdbcs	r6, {r1}^		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0x0010a4d0	
andeq	r0, r0, r0, lsr r0		
andeq	r0, r0, ip, lsl r0		
bcs	fe140234 <LRemap+0x140225>		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	sl, r0, r0, lsl #10		
muleq	r0, r8, r0		
andeq	r0, r0, ip, lsl r0		
blcs	ff200254 <LRemap+0x1200245>		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
mulseq	r0, r8, r5		
andeq	r0, r0, r0, lsr #1		
andeq	r0, r0, ip, lsl r0		
stclcs	0, cr0, [r5, #-8]		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	sl, r0, r8, lsr r6		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip, lsl r0		
strbcc	r0, [lr, #2]		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	sl, r0, r8, asr #12		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsl r0		
ldrtcc	r0, [lr], r2		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	sl, r0, r4, asr r6		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip, lsl r0		
ldrcc	r0, [r8, r2]!		
andeq	r0, r4, r0		
andeq	r0, r0, r0		
andseq	sl, r0, r4, ror #12		
andeq	r0, r0, ip, ror #1		
andeq	r0, r2, r4		
streq	r0, [r0, -r0]		
andeq	r0, r0, fp, asr r2		
movweq	r0, #4099	; 0x1003	
blne	141cd4 <__undef_stack+0x2b174>		
andeq	sp, r0, r6, lsl #17		
streq	r1, [r8, #-3331]	; 0xfffff2fd	
eoreq	r3, r0, sp		
stmdbeq	pc, {r8, r9}	; <UNPREDICTABLE>	
andeq	fp, sl, r7, lsl #26		
andne	r0, r3, r0, lsl #8		
strvc	r0, [r2], -sl, lsl #10		
movweq	r0, #129	; 0x81	
stccc	11, cr0, [r5], {4}		
andeq	r2, r0, pc, lsr #10		
stceq	3, cr0, [r5], {4}		
andeq	r1, fp, r7, lsl #10		
blcs	1c104c <__undef_stack+0xaa4ec>		
streq	r0, [r0], #-11		
andeq	r6, fp, r7		
andeq	r0, r7, #0, 8		
movweq	r0, #12		
stmdbcs	r5, {r0, r1, r5, r8, sl, fp}		
andeq	sl, r0, lr, ror r3		
streq	r2, [r2, -r3, lsl #22]		
andeq	r0, r0, r8, lsl ip		
cdpeq	3, 2, cr0, cr13, cr4, {0}		
andeq	r6, ip, r7, lsl #4		
		; <UNDEFINED> instruction: 0xf9070400	
streq	r0, [r0], #-12		
streq	r2, [lr, -r3, lsl #8]		
muleq	r0, ip, pc	; <UNPREDICTABLE>	
strlt	r0, [r6, -r4, lsl #10]!		
movweq	r0, #69	; 0x45	
blhi	1c3d2c <__undef_stack+0xad1cc>		
streq	r0, [r0], #-16		
ldreq	r2, [r0, #-3843]	; 0xfffff0fd	
sbceq	lr, r1, fp, lsl #18		
stmdaeq	sp, {r8, r9}		
cdpeq	3, 0, cr0, cr14, cr4, {0}		
tstne	pc, r4, lsl #6		
vstmdbvc	r5!, {s0-s4}		
stceq	0, cr0, [r3], {-0}		
smladvc	r6, r2, r5, r0		
streq	r0, [r0], #-219	; 0xffffff25	
ldreq	r0, [r3, -r3, lsl #26]		
muleq	r0, fp, r0		
rscne	r0, sp, r4, lsl #14		
stmdbmi	r3, {}	; <UNPREDICTABLE>	
tstne	r3, lr, lsl #14		
streq	r0, [r4], #-0		
andseq	r4, r1, r7, lsl #12		
andcc	r0, r3, r0, lsl #8		
sbcne	r0, r6, #20, 14	; 0x500000	
strmi	r0, [r3, #-0]		
strmi	r0, [r3], -lr, lsl #8		
sbcsne	r0, r6, #5505024	; 0x540000	
streq	r0, [r4, -r0]		
strdeq	r1, [r0], -r8		
ldrtne	r0, [pc], -r4, lsl #6		
andseq	fp, r3, r7, lsl #10		
blgt	1c10fc <__undef_stack+0xaa59c>		
streq	r0, [r0], #-19	; 0xffffffed	
ldreq	r3, [r7, #-3]		
eorseq	r6, r3, r2, lsr #18		
stmdane	r4!, {r8, r9}		
andseq	r3, r5, r7, lsl #24		
movweq	r0, #17408	; 0x4400	
andpl	r1, r7, #802816	; 0xc4000	
movweq	r0, #21		
stmdavs	r7, {r2, r4, r9, sl, fp}		
streq	r0, [r0], #-21	; 0xffffffeb	
ldreq	r1, [sl, -r3, lsl #14]		
muleq	r0, sp, r5		
strne	r0, [sp, #1796]!	; 0x704	
movweq	r0, #16384	; 0x4000	
stmdaeq	r5, {r1, r4, r5, r8, r9, fp, ip}		
andeq	r1, r0, r9, lsr r2		
streq	r0, [fp], #-2563	; 0xfffff5fd	
andseq	lr, r5, r7, lsl #28		
cdpeq	3, 1, cr0, cr5, cr0, {0}		
andseq	r6, r5, r7, lsl #16		
stmdane	r3, {sl}		
strls	r0, [r2, #-1308]	; 0xfffffae4	
streq	r0, [r0], #-31	; 0xffffffe1	
ldreq	r1, [sp, -r3, lsl #20]		
andeq	r1, r0, r4, lsl #12		
ldrne	r0, [sl], -r4, lsl #14		
movweq	r0, #16384	; 0x4000	
strcc	r0, [r5], #-819	; 0xfffffccd	
andeq	r8, r0, r2, ror sl		
ldreq	r3, [lr, -r3, lsl #22]		
andeq	r1, r0, r3, asr #12		
ldreq	r1, [pc, -r3]		
andeq	r1, r0, r9, asr r6		
blne	fed81d94 <LRemap+0xd81d85>		
streq	r0, [r4, -r0]		
andeq	r2, r0, ip, ror #3		
ldrteq	r0, [r4], -r4, lsl #6		
stmdavs	r1, {r0, r2, fp, ip, pc}		
movweq	r0, #211	; 0xd3	
streq	r0, [r5, #-416]	; 0xfffffe60	
addeq	r1, r0, r5, lsr sl		
eorscs	r0, r7, r0, lsl #6		
streq	r0, [r4, -r3, lsl #18]		
andeq	r2, r0, lr, lsl #4		
strls	r0, [sp, #-1284]	; 0xfffffafc	
streq	r0, [r0], #-92	; 0xffffffa4	
streq	r3, [lr], #-2051	; 0xfffff7fd	
eoreq	r1, r4, r7, lsl #26		
tstge	r3, r0, lsl #8		
blmi	1c85c8 <__undef_stack+0xb1a68>		
streq	r0, [r0], #-36	; 0xffffffdc	
andcs	sl, r1, #805306368	; 0x30000000	
eoreq	r8, r4, r7, lsl #2		
movwge	r0, #13312	; 0x3400	
andmi	r2, r5, r1, lsl #6		
andeq	sl, r0, r0, asr #11		
streq	r4, [r4, #-2307]!	; 0xfffff6fd	
subseq	r3, r5, r7, lsr r2		
strbcs	r0, [r0, #-768]	; 0xfffffd00	
streq	r3, [r6, -r3, lsl #2]!		
andeq	r2, r0, fp, ror r8		
ldrcs	r0, [r3, -r4, lsl #6]!		
eoreq	r1, pc, r7, lsl #2		
movweq	r0, #17408	; 0x4400	
andeq	r2, r5, #4259840	; 0x410000	
strdeq	r6, [r0], -r8		
streq	r0, [r9, -r3, lsl #16]!		
muleq	r0, r8, pc	; <UNPREDICTABLE>	
bcs	240e20 <__undef_stack+0x12a2c0>		
eorseq	r4, r0, r7, lsl #12		
cdpeq	3, 1, cr0, cr1, cr0, {0}		
andseq	r6, r5, r7, lsl #16		
cfstrspl	mvf0, [r7], {-0}		
movweq	r0, #48	; 0x30	
strteq	r0, [fp], #-396	; 0xfffffe74	
svceq	0x000a0304		
eorseq	r7, r0, r7, lsl #22		
bleq	c1234 <SLCRL2cRamConfig+0xa1032>		
sbccc	r0, sp, lr, lsl r7		
streq	r0, [r4], #-0		
eorseq	r1, r7, r7, lsl #10		
tstvs	r7, r0, lsl #8		
streq	r0, [r0], #-55	; 0xffffffc9	
eorseq	r3, r8, r7, lsl #2		
strcc	r0, [r3, #-1024]	; 0xfffffc00	
sbccc	r0, sp, lr, lsl r7		
streq	r0, [r4, #-0]		
adceq	r0, r2, r7, lsr r7		
streq	r0, [r0], #-1024	; 0xfffffc00	
andeq	r0, r5, r0		
strdeq	r0, [r0], -fp		
subsls	r0, r9, r5		
andeq	r0, r5, r0		
andeq	lr, r0, r6, asr #14		
strb	r0, [r1, #-5]!		
andeq	r0, r5, r0		
andeq	r2, r0, r5, ror #25		
blgt	c00298 <__undef_stack+0xae9738>		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x000064b1	
ldrbcs	r0, [r2, #-5]!		
andeq	r0, r5, r0		
andeq	r5, r0, sp, ror pc		
		; <UNDEFINED> instruction: 0xd3ba0005	
andeq	r0, r5, r0		
andeq	fp, r0, r9, lsr #18		
stmdbgt	pc!, {r0, r2}	; <UNPREDICTABLE>	
andeq	r0, r5, r0		
muleq	r0, r7, ip		
stmiane	r5!, {r0, r2}		
andeq	r0, r5, r0		
andeq	r0, r0, pc, lsl #23		
svccc	0x000a0005		
andeq	r0, r5, r0		
andeq	ip, r0, r2, lsl r5		
svcle	0x00ea0005		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x0000b4b5	
blle	ffb802ec <LRemap+0x1b802dd>		
andeq	r0, r5, r0		
andeq	r3, r0, r3, lsr sl		
mvnshi	r0, #5		
andeq	r0, r5, r0		
andeq	r1, r0, lr, lsl #27		
ldrcc	r0, [r0, r5]!		
andeq	r0, r5, r0		
andeq	sl, r0, sp, lsr #15		
svcpl	0x00410005		
andeq	r0, r5, r0		
andeq	r4, r0, fp, lsr r7		
cmneq	r4, r5		
andeq	r0, r5, r0		
andeq	r9, r0, r4, lsr #22		
eor	r0, r9, r5		
andeq	r0, r5, r0		
muleq	r0, r1, r3		
beq	fea40334 <LRemap+0xa40325>		
andeq	r0, r5, r0		
strdeq	r4, [r0], -fp		
strthi	r0, [sl], #-5		
andeq	r0, r5, r0		
andeq	r9, r0, pc, asr #23		
rsbs	r0, r2, #5		
andeq	r0, r5, r0		
strdeq	r9, [r0], -ip		
ldmdbne	r3, {r0, r2}^		
andeq	r0, r5, r0		
andeq	fp, r0, r6, ror r9		
andpl	r0, r7, r5		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x000049bc	
rsble	r0, pc, r5		
andeq	r0, r5, r0		
andeq	r1, r0, fp, asr #27		
eorscs	r0, lr, r5		
andeq	r0, r5, r0		
andeq	r5, r0, fp, asr pc		
ldmibeq	sl, {r0, r2}^		
andeq	r0, r5, r0		
ldrdeq	r6, [r0], -r7		
stmibgt	pc!, {r0, r2}	; <UNPREDICTABLE>	
andeq	r0, r5, r0		
andeq	lr, r0, pc, lsr #17		
svccc	0x007e0005		
andeq	r0, r5, r0		
ldrdeq	lr, [r0], -sl		
ldrb	r0, [sp], -r5		
andeq	r0, r5, r0		
strdeq	ip, [r0], -lr		
stmdacc	r5, {r0, r2}		
andeq	r0, r5, r0		
andeq	r8, r0, fp, lsr #30		
blcc	6403c4 <__undef_stack+0x529864>		
andeq	r0, r5, r0		
andeq	fp, r0, sp, lsr #30		
eorsvs	r0, r8, r5		
andeq	r0, r5, r0		
andeq	r2, r0, ip, lsr #13		
stmdbge	r2!, {r0, r2}^		
andeq	r0, r5, r0		
andeq	sl, r0, r7, asr r8		
ldrvc	r0, [r7], #-5		
andeq	r0, r5, r0		
andeq	r0, r0, r7, asr #27		
stclge	0, cr0, [r4], #-20	; 0xffffffec	
andeq	r0, r5, r0		
andeq	r6, r0, r8, lsl #22		
ldrbge	r0, [ip, -r5]!		
andeq	r0, r5, r0		
andeq	sp, r0, fp, lsl #4		
cdpeq	0, 13, cr0, cr5, cr5, {0}		
andeq	r0, r5, r0		
andeq	r5, r0, fp, lsl #30		
ldrcc	r0, [r3, -r5]!		
andeq	r0, r5, r0		
andeq	fp, r0, r6, asr r1		
strpl	r0, [fp], #5		
andeq	r0, r5, r0		
andeq	ip, r0, r2, ror r9		
adcvc	r0, r8, r5		
andeq	r0, r5, r0		
andeq	r0, r0, lr, lsr #25		
ldrne	r0, [pc, #-5]!	; 423 <_ABORT_STACK_SIZE+0x23>	
andeq	r0, r5, r0		
andeq	ip, r0, ip, ror #19		
orrsvc	r0, r8, #5		
andeq	r0, r5, r0		
andeq	r5, r0, r5, ror r9		
rsbls	r0, fp, r5		
andeq	r0, r5, r0		
muleq	r0, r3, r0		
ldmge	sl!, {r0, r2}		
andeq	r0, r5, r0		
andeq	r9, r0, r5, asr r6		
strthi	r0, [lr], #5		
andeq	r0, r5, r0		
ldrdeq	sl, [r0], -r2		
blmi	180478 <__undef_stack+0x69918>		
andeq	r0, r5, r0		
andeq	sp, r0, pc, ror #13		
cdpge	0, 2, cr0, cr9, cr5, {0}		
andeq	r0, r5, r0		
andeq	r2, r0, r7, ror pc		
strgt	r0, [sp, r5]		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x0000b2b4	
tstcs	r5, #5		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x00000ebb	
ldrbgt	r0, [lr], #-5		
andeq	r0, r5, r0		
andeq	r5, r0, r2, lsl r5		
cdppl	0, 15, cr0, cr7, cr5, {0}		
andeq	r0, r5, r0		
andeq	r3, r0, r2, asr #17		
cdpge	0, 12, cr0, cr11, cr5, {0}		
andeq	r0, r5, r0		
andeq	r1, r0, r0, lsr pc		
ldrbcc	r0, [ip], #-5		
andeq	r0, r5, r0		
andeq	ip, r0, r6, lsr #26		
bne	fe3404d8 <LRemap+0x3404c9>		
andeq	r0, r5, r0		
andeq	r0, r0, r1, lsr #3		
orrvs	r0, sl, r5		
andeq	r0, r5, r0		
andeq	r1, r0, r8, asr sl		
ldrmi	r0, [r1, r5]		
andeq	r0, r5, r0		
andeq	r3, r0, r9, ror #3		
andsls	r0, r5, r5		
andeq	r0, r5, r0		
andeq	fp, r0, r9, asr r6		
stclpl	0, cr0, [r0, #-20]!	; 0xffffffec	
andeq	r0, r5, r0		
andeq	r8, r0, r8, lsl sl		
stclne	0, cr0, [lr, #20]!		
andeq	r0, r5, r0		
andeq	sp, r0, lr, asr #23		
strmi	r0, [pc, -r5]		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x000021b9	
ldmdble	r2!, {r0, r2}^		
andeq	r0, r5, r0		
andeq	r6, r0, ip, lsl #14		
ldmdbcs	r9, {r0, r2}		
andeq	r0, r5, r0		
andeq	sp, r0, lr, lsr r4		
ble	40544 <SLCRL2cRamConfig+0x20342>		
andeq	r0, r5, r0		
andeq	r4, r0, r0, lsr #16		
eormi	r0, pc, #5		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x000038b4	
strbmi	r0, [r8], r5		
andeq	r0, r5, r0		
andeq	r2, r0, lr, asr pc		
strbcs	r0, [r5, #-5]		
andeq	r0, r5, r0		
andeq	fp, r0, r0, asr #2		
bge	e40574 <__undef_stack+0xd29a14>		
andeq	r0, r5, r0		
andeq	r6, r0, sl, lsl #29		
stmibgt	fp, {r0, r2}		
andeq	r0, r5, r0		
andeq	r3, r0, r7, lsl #8		
ldr	r0, [r6, r5]		
andeq	r0, r5, r0		
andeq	sp, r0, r3, asr #25		
cdpeq	0, 7, cr0, cr11, cr5, {0}		
andeq	r0, r5, r0		
andeq	r5, r0, sl, lsr ip		
subcc	r0, r1, r5		
andeq	r0, r5, r0		
andeq	r2, r0, r0, ror #14		
stclgt	0, cr0, [r4, #-20]!	; 0xffffffec	
andeq	r0, r5, r0		
ldrdeq	r2, [r0], -r7		
ldmdbcc	ip, {r0, r2}		
andeq	r0, r5, r0		
andeq	r0, r0, r1, lsl #20		
cdpcc	0, 15, cr0, cr3, cr5, {0}		
andeq	r0, r5, r0		
andeq	r8, r0, fp, lsr r5		
ldclcs	0, cr0, [r5], #-20	; 0xffffffec	
andeq	r0, r5, r0		
andeq	r1, r0, r1, lsl #16		
stcle	0, cr0, [sp], {5}		
andeq	r0, r5, r0		
andeq	r9, r0, sp, lsr r2		
orrsne	r0, fp, #5		
andeq	r0, r5, r0		
andeq	fp, r0, r4, lsr #29		
ldrtge	r0, [fp], #-5		
andeq	r0, r5, r0		
andeq	r9, r0, ip, ror #19		
cdpcs	0, 8, cr0, cr12, cr5, {0}		
andeq	r0, r5, r0		
andeq	sp, r0, lr, lsl #18		
strblt	r0, [r9], #5		
andeq	r0, r5, r0		
muleq	r0, pc, pc	; <UNPREDICTABLE>	
ldrcs	r0, [r8, r5]!		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x00002dbe	
strbtvs	r0, [r4], #5		
andeq	r0, r5, r0		
andeq	r4, r0, r1, ror #17		
ldmiblt	r0, {r0, r2}		
andeq	r0, r5, r0		
andeq	r8, r0, r0, asr r9		
ble	fc0640 <__undef_stack+0xea9ae0>		
andeq	r0, r5, r0		
andeq	sl, r0, fp, lsl #5		
stmdble	r2, {r0, r2}^		
andeq	r0, r5, r0		
andeq	r7, r0, r3, lsr fp		
svcvc	0x00220005		
andeq	r0, r5, r0		
andeq	r4, r0, r3, lsr #13		
sbcsle	r0, pc, r5		
andeq	r0, r5, r0		
andeq	r3, r0, sl, asr r1		
bmi	ff7c0670 <LRemap+0x17c0661>		
andeq	r0, r5, r0		
andeq	r5, r0, r8, lsl #24		
svceq	0x00820005		
andeq	r0, r5, r0		
muleq	r0, r4, r8		
ldrgt	r0, [r5], #-5		
andeq	r0, r5, r0		
andeq	fp, r0, r8, lsl #2		
cdpvc	0, 4, cr0, cr13, cr5, {0}		
andeq	r0, r5, r0		
andeq	r9, r0, r3, lsl #1		
ldrtne	r0, [r1], #-5		
andeq	r0, r5, r0		
ldrdeq	r0, [r0], -r2		
ldmibmi	r4, {r0, r2}^		
andeq	r0, r5, r0		
andeq	r5, r0, r6, lsr #23		
bcc	1f406b8 <__undef_stack+0x1e29b58>		
andeq	r0, r5, r0		
andeq	lr, r0, r2		
strtle	r0, [r8], -r5		
andeq	r0, r5, r0		
andeq	r3, r0, ip, ror #26		
bicscs	r0, r3, r5		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x00007bba	
orrge	r0, sp, #5		
andeq	r0, r5, r0		
andeq	ip, r0, r3, lsl r9		
bgt	11406e8 <__undef_stack+0x1029b88>		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x0000d9b0	
sbcsne	r0, ip, #5		
andeq	r0, r5, r0		
strdeq	r8, [r0], -pc	; <UNPREDICTABLE>	
ldrbge	r0, [lr, -r5]		
andeq	r0, r5, r0		
andeq	r5, r0, pc, lsr r7		
strbmi	r0, [r1, r5]!		
andeq	r0, r5, r0		
andeq	r5, r0, ip, asr #1		
strvs	r0, [r9], -r5		
andeq	r0, r5, r0		
andeq	r6, r0, sp, asr #7		
adcs	r0, ip, #5		
andeq	r0, r5, r0		
andeq	r6, r0, ip, ror #14		
svccs	0x00120005		
andeq	r0, r5, r0		
andeq	sl, r0, r3, ror #15		
strvc	r0, [r1, #-5]		
andeq	r0, r5, r0		
andeq	r6, r0, r2, ror pc		
bcs	1980748 <__undef_stack+0x1869be8>		
andeq	r0, r5, r0		
andeq	r9, r0, r3, lsr #29		
strbvs	r0, [r4], #5		
andeq	r0, r5, r0		
andeq	r0, r0, r7, asr r1		
rscpl	r0, r7, r5		
andeq	r0, r5, r0		
andeq	fp, r0, r9, lsr #6		
strbtgt	r0, [r1], r5		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x00009abf	
andge	r0, r1, r5		
andeq	r0, r5, r0		
andeq	ip, r0, ip, lsl fp		
stmdbcc	sl!, {r0, r2}^		
andeq	r0, r5, r0		
andeq	r2, r0, sp, lsr lr		
strb	r0, [r2], #5		
andeq	r0, r5, r0		
andeq	r5, r0, r0, lsr #14		
strge	r0, [r4], #5		
andeq	r0, r5, r0		
andeq	r0, r0, r1, asr ip		
svclt	0x00140005		
andeq	r0, r5, r0		
andeq	r5, r0, ip, lsl sl		
ldrle	r0, [sl, #5]!		
andeq	r0, r5, r0		
andeq	r9, r0, r8, asr #17		
andscs	r0, lr, r5		
andeq	r0, r5, r0		
andeq	r3, r0, r5, asr r0		
eorsvs	r0, sp, #5		
andeq	r0, r5, r0		
andeq	r7, r0, ip, lsl #31		
ldrls	r0, [r2], #-5		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x0000aab9	
bgt	ffc807e4 <LRemap+0x1c807d5>		
andeq	r0, r5, r0		
andeq	r7, r0, pc		
rsbsvc	r0, fp, #5		
andeq	r0, r5, r0		
andeq	r6, r0, sp, asr #1		
rscsvs	r0, r5, #5		
andeq	r0, r5, r0		
ldrdeq	ip, [r0], -sp		
andle	r0, r6, r5		
andeq	r0, r5, r0		
muleq	r0, r6, r9		
teqeq	r5, r5		
andeq	r0, r5, r0		
andeq	r0, r0, fp, lsr #7		
blpl	bc0820 <__undef_stack+0xaa9cc0>		
andeq	r0, r5, r0		
andeq	r9, r0, ip, ror #2		
cdpeq	0, 0, cr0, cr14, cr5, {0}		
andeq	r0, r5, r0		
andeq	r7, r0, r1, lsr #24		
ldcvc	0, cr0, [r6, #20]!		
andeq	r0, r5, r0		
andeq	r7, r0, lr, lsr #7		
ldmibmi	r9!, {r0, r2}^		
andeq	r0, r5, r0		
strheq	r0, [r0], -sp		
rsbsmi	r0, lr, #5		
andeq	r0, r5, r0		
andeq	r6, r0, r9, lsr #10		
stcvc	0, cr0, [ip], {5}		
andeq	r0, r5, r0		
andeq	ip, r0, r3, lsl r0		
strle	r0, [r5, r5]!		
andeq	r0, r5, r0		
andeq	fp, r0, r7, ror r6		
ldmdbls	sp, {r0, r2}		
andeq	r0, r5, r0		
andeq	r1, r0, r4, lsr r7		
cdpcs	0, 1, cr0, cr3, cr5, {0}		
andeq	r0, r5, r0		
andeq	r3, r0, r2, lsr #27		
tstne	sl, r5		
andeq	r0, r5, r0		
andeq	sl, r0, r8, ror #7		
rsccc	r0, r7, r5		
andeq	r0, r5, r0		
andeq	r0, r0, sp, ror #17		
bicshi	r0, r3, #5		
andeq	r0, r5, r0		
andeq	r1, r0, r6, ror #24		
blcs	ff5808b0 <LRemap+0x15808a1>		
andeq	r0, r5, r0		
ldrdeq	r9, [r0], -sl		
bicle	r0, sp, #5		
andeq	r0, r5, r0		
andeq	r4, r0, sl, asr r9		
ldmdbvc	r2, {r0, r2}		
andeq	r0, r5, r0		
strdeq	r0, [r0], -pc	; <UNPREDICTABLE>	
bpl	ff3808d4 <LRemap+0x13808c5>		
andeq	r0, r5, r0		
andeq	fp, r0, r5, lsl #4		
cdple	0, 5, cr0, cr3, cr5, {0}		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x000046b9	
ldrbtge	r0, [sp], #5		
andeq	r0, r5, r0		
andeq	r5, r0, r9, lsl #5		
		; <UNDEFINED> instruction: 0x91b50005	
andeq	r0, r5, r0		
ldrdeq	r8, [r0], -lr		
ldclvc	0, cr0, [r5, #20]!		
andeq	r0, r5, r0		
andeq	r4, r0, r0, asr #26		
eorscc	r0, r2, r5		
andeq	r0, r5, r0		
andeq	r9, r0, r0, ror r5		
stclvs	0, cr0, [fp], #-20	; 0xffffffec	
andeq	r0, r5, r0		
strdeq	r5, [r0], -r6		
sbcle	r0, r8, #5		
andeq	r0, r5, r0		
andeq	r0, r0, r3, asr #17		
beq	ff6c0934 <LRemap+0x16c0925>		
andeq	r0, r5, r0		
andeq	sl, r0, r6, lsl #31		
mvnslt	r0, r5		
andeq	r0, r5, r0		
ldrdeq	sp, [r0], -r0		
rscsle	r0, r6, #5		
andeq	r0, r5, r0		
andeq	sp, r0, r0, ror #10		
ldr	r0, [lr], #5		
andeq	r0, r5, r0		
andeq	r4, r0, r0, lsr r8		
stmibmi	r6, {r0, r2}		
andeq	r0, r5, r0		
andeq	r0, r0, r9, lsl r9		
bleq	80970 <SLCRL2cRamConfig+0x6076e>		
andeq	r0, r5, r0		
andeq	r2, r0, pc, lsl r7		
ldmcs	r3!, {r0, r2}^		
andeq	r0, r5, r0		
andeq	r8, r0, pc, lsr fp		
bcs	fe500988 <LRemap+0x500979>		
andeq	r0, r5, r0		
andeq	r3, r0, r2, lsl #10		
ldmdble	r7, {r0, r2}^		
andeq	r0, r5, r0		
andeq	r5, r0, lr, ror #16		
blvc	ff6009a0 <LRemap+0x1600991>		
andeq	r0, r5, r0		
andeq	r9, r0, lr, lsr #5		
blt	2809ac <__undef_stack+0x169e4c>		
andeq	r0, r5, r0		
strdeq	r2, [r0], -fp		
rsclt	r0, sl, r5		
andeq	r0, r5, r0		
andeq	r1, r0, fp, asr r7		
bicsls	r0, r4, #5		
andeq	r0, r5, r0		
andeq	r4, r0, r5, ror #31		
rsbscc	r0, r7, r5		
andeq	r0, r5, r0		
andeq	r9, r0, ip, asr sl		
bhi	ff8009dc <LRemap+0x18009cd>		
andeq	r0, r5, r0		
andeq	r5, r0, r8, asr #3		
svcls	0x00a70005		
andeq	r0, r5, r0		
andeq	r3, r0, r2, lsr #7		
strbhi	r0, [sl], r5		
andeq	r0, r5, r0		
andeq	r5, r0, r0, ror #17		
bne	fe740a00 <LRemap+0x7409f1>		
andeq	r0, r5, r0		
strdeq	r6, [r0], -sl		
ldrcc	r0, [r8, #-5]		
andeq	r0, r5, r0		
andeq	ip, r0, r4, asr #22		
sbcge	r0, r9, #5		
andeq	r0, r5, r0		
andeq	r6, r0, r1, asr r1		
eorgt	r0, pc, #5		
andeq	r0, r5, r0		
strdeq	r6, [r0], -r7		
strlt	r0, [r2, #5]!		
andeq	r0, r5, r0		
andeq	sp, r0, r1, lsl #14		
strtle	r0, [r5], r5		
andeq	r0, r5, r0		
andeq	r7, r0, r4, asr #18		
cdpge	0, 8, cr0, cr15, cr5, {0}		
andeq	r0, r5, r0		
andeq	r9, r0, sp, ror #22		
submi	r0, r2, r5		
andeq	r0, r5, r0		
ldrdeq	fp, [r0], -r0		
bleq	fff40a60 <LRemap+0x1f40a51>		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x000069b0	
teqeq	r8, r5		
andeq	r0, r5, r0		
andeq	lr, r0, r9, lsl #18		
ldmne	r6!, {r0, r2}		
andeq	r0, r5, r0		
andeq	fp, r0, r5, lsl r2		
		; <UNDEFINED> instruction: 0x43a60005	
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x00003bb6	
strmi	r0, [sl, #5]!		
andeq	r0, r5, r0		
		; <UNDEFINED> instruction: 0x000014be	
ldrbvs	r0, [fp, #-5]		
andeq	r0, r5, r0		
andeq	fp, r0, lr, lsr #2		
adds	r0, r5, #5		
andeq	r0, r5, r0		
andeq	r2, r0, r4, ror #6		
eorspl	r0, r0, #5		
andeq	r0, r5, r0		
andeq	r0, r0, lr, asr #22		
ldrls	r0, [r5, #-5]		
andeq	r0, r5, r0		
andeq	r9, r0, r7, lsr #13		
sbcsmi	r0, r6, r5		
andeq	r0, r5, r0		
andeq	sl, r0, r8, lsl #3		
andeq	r0, r0, r0, lsl #8		
tstge	r4, r5, lsl #16		
cdpeq	0, 0, cr0, cr5, cr0, {0}		
andeq	r1, r0, r7, ror #2		
rsclt	r1, r3, #20971520	; 0x1400000	
stmdane	r5, {}	; <UNPREDICTABLE>	
strdeq	r1, [r0], -lr		
		; <UNDEFINED> instruction: 0x13b22805	
andcc	r0, r5, #0		
andeq	r3, r0, r0, lsr #23		
sbcsvs	r3, sp, #5242880	; 0x500000	
stmdbcc	r5, {}	; <UNPREDICTABLE>	
andeq	r6, r0, r0, lsr #2		
cdpls	12, 12, cr3, cr1, cr5, {0}		
svccc	0x00050000		
andeq	lr, r0, r3, lsr #13		
ldmdblt	r6, {r0, r2, r9, lr}^		
strmi	r0, [r5, #-0]		
andeq	sp, r0, r4, ror #20		
strble	r4, [r2, #-2053]	; 0xfffff7fb	
blmi	140b14 <__undef_stack+0x29fb4>		
		; <UNDEFINED> instruction: 0x00006ab7	
andeq	r0, r0, r0, lsl #8		
svccs	0x004d1605		
svcne	0x00050000		
ldrdeq	r9, [r0], -r6		
cdplt	6, 6, cr2, cr14, cr5, {0}		
streq	r0, [r0], #-0		
blle	140b34 <__undef_stack+0x29fd4>		
addeq	r6, r4, r1		
mvneq	r0, r0, lsl #12		
ldrdeq	sl, [r0], -sp		
movweq	lr, #5381	; 0x1505	
streq	r0, [r0, #-41]	; 0xffffffd7	
ldrbls	r0, [r0], #507	; 0x1fb	
		; <UNDEFINED> instruction: 0xff050000	
sbcseq	r2, r0, r1, lsl #8		
addeq	r0, r6, #0, 10		
andeq	sl, r0, pc, asr #22		
stmdbls	r2, {r0, r2, sl, fp, pc}		
andeq	r0, r0, r8		
streq	r0, [r0, #-4]		
andseq	r1, sl, r7, lsl lr		
stmdagt	ip!, {r8, sl}		
streq	r0, [r0, #-43]	; 0xffffffd5	
rsbeq	sl, r8, sp, lsr #32		
stmdals	lr!, {r8, sl}		
streq	r0, [r0, #-192]	; 0xffffff40	
addeq	r8, r3, r2, lsr fp		
ldmdbgt	r3!, {r8, sl}		
streq	r0, [r0, #-125]	; 0xffffff83	
eorseq	r7, r1, r4, lsr r3		
cfldr32cs	mvfx0, [r5], #-0		
streq	r0, [r0, #-42]	; 0xffffffd6	
eorseq	r7, r7, r6, lsr r2		
		; <UNDEFINED> instruction: 0xf8370500	
streq	r0, [r0, #-145]	; 0xffffff6f	
addseq	r3, fp, r8, lsr sl		
eorsvs	r0, r9, r0, lsl #10		
streq	r0, [r0, #-56]	; 0xffffffc8	
subeq	r6, r7, r0, asr #4		
movtle	r0, #5376	; 0x1500	
streq	r0, [r0, #-6]		
adceq	r0, lr, r2, asr #12		
stmdbls	r3, {r8, sl}^		
streq	r0, [r0, #-164]	; 0xffffff5c	
rsbeq	r2, r6, r5, asr #6		
stmdb	r6, {r8, sl}^		
streq	r0, [r0, #-26]	; 0xffffffe6	
addseq	r7, r9, r7, asr #10		
stmdapl	r9, {r8, sl}^		
streq	r0, [r0, #-210]	; 0xffffff2e	
andeq	ip, r3, ip, asr #26		
blle	13c1fe8 <__undef_stack+0x12ab488>		
streq	r0, [r0, #-145]	; 0xffffff6f	
sbceq	sp, fp, r9, ror #16		
cmnlt	pc, #0, 10		
streq	r0, [r0, #-22]	; 0xffffffea	
ldrbtne	r0, [r7], r7, lsl #3		
stmdahi	r5, {}	; <UNPREDICTABLE>	
sbcseq	r1, r2, r1, lsl #28		
andeq	r0, r4, r0		
ldrmi	r0, [pc, #-1280]	; 70c <_ABORT_STACK_SIZE+0x30c>	
streq	r0, [r0, #-18]	; 0xffffffee	
subseq	r0, r8, r1, lsr #6		
teqeq	r2, #0, 10		
andeq	r0, r0, pc, asr #32		
streq	r0, [r0, #-4]		
adceq	r1, r8, r6, lsl #30		
movwge	r0, #62720	; 0xf500	
streq	r0, [r0, #-39]	; 0xffffffd9	
adceq	r4, r5, r1, lsr #4		
eorle	r0, pc, r0, lsl #10		
streq	r0, [r0, #-68]	; 0xffffffbc	
subseq	r4, r8, r5, asr #10		
bgt	17c2040 <__undef_stack+0x16ab4e0>		
streq	r0, [r0, #-78]	; 0xffffffb2	
subeq	r6, r1, lr, ror r7		
orrseq	r0, r8, r0, lsl #10		
muleq	r0, r9, r2		
tstpl	r1, r5, lsl #28		
streq	r0, [r0, #-82]	; 0xffffffae	
adfvc<illegal precision>m	f0, f5, f0		
strle	r0, [r6], -r0		
eoreq	sp, r0, r1		
andeq	r0, r4, r0		
		; <UNDEFINED> instruction: 0x01b80500	
andeq	r8, r0, sl, ror #2		
stcne	9, cr11, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-224]	; 0xffffff20	
ldrcs	r0, [ip, #442]	; 0x1ba	
bllt	140c80 <__undef_stack+0x2a120>		
rsbseq	r8, r3, r1, lsl #18		
		; <UNDEFINED> instruction: 0x01bc0500	
andeq	r2, r0, pc, lsr r1		
svcpl	0x0001bd05		
streq	r0, [r0, #-200]	; 0xffffff38	
stmibls	r7, {r1, r2, r3, r4, r5, r7, r8}		
svclt	0x00050000		
addeq	r6, r5, r1, lsl #28		
biceq	r0, r0, r0, lsl #10		
andeq	r8, r0, sl, ror #10		
strls	ip, [r1], #-261	; 0xfffffefb	
streq	r0, [r0, #-134]	; 0xffffff7a	
strbtge	r0, [ip], #450	; 0x1c2	
movwgt	r0, #20480	; 0x5000	
addeq	r9, r6, r1		
biceq	r0, r4, r0, lsl #10		
andeq	r2, r0, r1, ror #21		
strne	ip, [r1, -r5, lsl #10]		
streq	r0, [r0, #-81]	; 0xffffffaf	
ldrcs	r0, [r8, #454]	; 0x1c6	
strgt	r0, [r5, -r0]		
adcseq	r6, r9, r1, lsl #26		
biceq	r0, lr, r0, lsl #10		
andeq	r3, r0, r6, lsl #4		
stmdagt	r1, {r1, r2, r9, fp, sp, lr, pc}		
		; <UNDEFINED> instruction: 0x06000059	
ldclge	3, cr0, [sp], #564	; 0x234	
andls	r0, r5, #0		
adceq	r4, r7, r3, lsl #26		
orrseq	r0, r8, #0, 12		
andeq	r7, r0, fp, asr r9		
andeq	r0, r0, r0, lsl #8		
ldrbls	r2, [sl], #3845	; 0xf05	
andcc	r0, r5, r0		
andeq	r9, r0, r9, lsr fp		
orrs	r3, r8, #1073741825	; 0x40000001	
strcc	r0, [r5], #-0		
andeq	r7, r0, sp, ror #3		
svchi	0x00b83705		
stmdacc	r5, {}	; <UNPREDICTABLE>	
andeq	r2, r0, fp, ror #15		
bcs	feacf53c <LRemap+0xacf52d>		
blcc	140d2c <__undef_stack+0x2a1cc>		
andeq	r6, r0, ip, lsl #2		
ldrtgt	r3, [r1], #3077	; 0xc05	
stccc	0, cr0, [r5, #-0]		
andeq	r3, r0, r3, ror #11		
rscsmi	r4, r0, r5		
mrsmi	r0, (UNDEF: 5)		
andeq	r1, r0, r1, lsr #5		
blpl	111560 <HeapBase+0x200>		
bmi	140d50 <__undef_stack+0x2a1f0>		
andeq	r8, r0, r1, lsr #22		
stmiacs	ip!, {r0, r2, r8, sl, fp, lr}		
andpl	r0, r5, r0		
andeq	r7, r0, ip, ror #5		
ldrvs	r5, [r2, #773]	; 0x305	
bpl	140d68 <__undef_stack+0x2a208>		
andeq	ip, r0, r6, lsr r7		
stclvc	11, cr5, [r8, #20]!		
strvs	r0, [r5, -r0]		
		; <UNDEFINED> instruction: 0x00005bbf	
ldclle	8, cr6, [r8], {5}		
stcvs	0, cr0, [r5], {-0}		
andeq	r0, r0, r5, asr #21		
strtcc	r6, [lr], #-3333	; 0xfffff2fb	
cdpvs	0, 0, cr0, cr5, cr0, {0}		
andeq	r3, r0, r1, lsl #20		
stmibne	r9!, {r0, r2, r8, ip, sp, lr}		
strvc	r0, [r5], #-0		
andeq	r0, r0, r8, lsl #13		
		; <UNDEFINED> instruction: 0x71b37b05	
stcvc	0, cr0, [r5], {-0}		
		; <UNDEFINED> instruction: 0x00007ebe	
teqne	r0, #320	; 0x140	
mrshi	r0, (UNDEF: 5)		
sbcseq	r2, fp, r1, lsl #14		
orreq	r0, r8, r0, lsl #10		
andeq	r5, r0, r3, lsl #7		
andne	r8, r1, r5, lsl #24		
streq	r0, [r0, #-79]	; 0xffffffb1	
ldrmi	r0, [r8, #-397]	; 0xfffffe73	
andls	r0, r5, r0		
subseq	pc, r0, r1, lsl #22		
orrseq	r0, r3, r0, lsl #10		
andeq	r3, r0, r6, lsl #9		
stmdbpl	r1, {r0, r2, sl, ip, pc}		
streq	r0, [r0, #-37]	; 0xffffffdb	
mcrgt	1, 7, r0, cr11, cr5, {4}		
strls	r0, [r5, -r0]		
sbceq	sl, r2, r1, lsl #30		
orrseq	r0, r8, r0, lsl #10		
andeq	r2, r0, r9, lsr #12		
bcc	6760c <SLCRL2cRamConfig+0x4740a>		
streq	r0, [r0, #-134]	; 0xffffff7a	
svcgt	0x0029019c		
stcge	0, cr0, [r5, #-0]		
andeq	sl, sp, r1, lsl #4		
		; <UNDEFINED> instruction: 0x01ae0500	
andeq	r9, r0, r4, ror #29		
svcle	0x0001af05		
streq	r0, [r0, #-216]	; 0xffffff28	
		; <UNDEFINED> instruction: 0xe1bd01b0	
mrslt	r0, (UNDEF: 5)		
adceq	lr, pc, r1, lsl #30		
		; <UNDEFINED> instruction: 0x01b30500	
andeq	r1, r0, r8, asr #30		
stmdane	r1, {r0, r2, sl, ip, sp, pc}		
streq	r0, [r0, #-183]	; 0xffffff49	
ldmdapl	sl, {r0, r2, r4, r5, r7, r8}^		
		; <UNDEFINED> instruction: 0xf6050000	
subseq	sl, r7, r1, lsl #2		
mvnseq	r0, r0, lsl #10		
andeq	r9, r0, r9, lsr sl		
strge	pc, [r1], #-2053	; 0xfffff7fb	
streq	r0, [r0, #-162]	; 0xffffff5e	
rsbsle	r0, r1, #1073741886	; 0x4000003e	
blx	140e58 <__undef_stack+0x2a2f8>		
rsbseq	r0, fp, r1, lsl #28		
mvnseq	r0, r0, lsl #10		
muleq	r0, r4, r1		
stmdapl	r1, {r0, r2, sl, fp, ip, sp, lr, pc}		
streq	r0, [r0, #-98]	; 0xffffff9e	
lfmeq	f0, 2, [r7, #-612]!	; 0xfffffd9c	
andge	r0, r5, r0		
rsceq	r6, r0, r2, lsl #30		
adceq	r0, r8, #0, 10		
		; <UNDEFINED> instruction: 0x0000ddbf	
blhi	ac698 <SLCRL2cRamConfig+0x8c496>		
streq	r0, [r0, #-165]	; 0xffffff5b	
eorvc	r0, r6, #1610612748	; 0x6000000c	
stmdble	r5, {}	; <UNPREDICTABLE>	
addeq	r1, lr, r2, lsl #14		
sbcseq	r0, pc, #0, 10		
andeq	sp, r0, r5, asr r1		
str	lr, [r2], -r5		
streq	r0, [r0, #-24]	; 0xffffffe8	
ldmibvc	lr!, {r0, r1, r2, r5, r6, r7, r9}^		
stc	0, cr0, [r5, #-0]		
rsbeq	sl, r0, r2, lsl #6		
rscseq	r0, r3, #0, 10		
muleq	r0, r1, sp		
andcs	pc, r2, #81920	; 0x14000	
streq	r0, [r0, #-22]	; 0xffffffea	
		; <UNDEFINED> instruction: 0x664802ff	
mrsls	r0, (UNDEF: 5)		
sbceq	r5, fp, r3, lsl #22		
		; <UNDEFINED> instruction: 0x03b40500	
andeq	r1, r0, fp, ror #1		
andmi	fp, r3, r5, lsl #10		
streq	r0, [r0, #-131]	; 0xffffff7d	
stmdahi	r9, {r2, r3, r4, r5, r7, r8, r9}		
stclt	0, cr0, [r5, #-0]		
sbceq	r7, sp, r3, lsl #24		
biceq	r0, r3, #0, 10		
andeq	lr, r0, r8, lsl #1		
cfstrsle	mvf12, [r3, #-20]	; 0xffffffec	
streq	r0, [r0, #-162]	; 0xffffff5e	
bvs	301e34 <__undef_stack+0x1eb2d4>		
str	r0, [r5], #-0		
andeq	r7, r7, r3, lsl #30		
mvneq	r0, #0, 10		
andeq	r3, r0, r1, lsr #30		
streq	lr, [r3], #-2053	; 0xfffff7fb	
streq	r0, [r0, #-60]	; 0xffffffc4	
strls	r0, [r9, -r9, ror #7]		
bl	140f1c <__undef_stack+0x2a3bc>		
addseq	r8, r5, r3, lsl #2		
mvnseq	r0, #0, 10		
andeq	r2, r0, r3, ror r3		
bcc	ff740 <SLCRL2cRamConfig+0xdf53e>		
streq	r0, [r0, #-112]	; 0xffffff90	
mrcmi	3, 1, r0, cr10, cr15, {7}		
andhi	r0, r5, #0		
addeq	r6, sp, r4, lsl #12		
streq	r0, [r6], #1280	; 0x500	
andeq	r1, r0, r8, lsr fp		
stmdacs	r4, {r0, r2, fp, pc}		
streq	r0, [r0, #-81]	; 0xffffffaf	
adccc	r0, r5, fp, lsr #9		
svcge	0x00050000		
rsbseq	r9, sp, r4, lsl #26		
ldrteq	r0, [r3], #1280	; 0x500	
andeq	r9, r0, r7, lsl pc		
stmdaeq	r4, {r0, r2, r8, r9, sl, ip, sp, pc}		
streq	r0, [r0, #-176]	; 0xffffff50	
strle	r0, [r5, #-1211]!	; 0xfffffb45	
svclt	0x00050000		
eoreq	pc, fp, r4, lsl #30		
strbeq	r0, [r3], #1280	; 0x500	
andeq	r9, r0, r1, ror #21		
strmi	ip, [r4, -r5, lsl #14]		
streq	r0, [r0, #-40]	; 0xffffffd8	
strvs	r0, [r5, #1471]!	; 0x5bf	
andgt	r0, r5, r0		
subeq	fp, r0, r5, lsl #2		
strbeq	r0, [r1, #1280]	; 0x500	
andeq	sl, r0, sp, asr #11		
blvs	1717b0 <__undef_stack+0x5ac50>		
andeq	r0, r0, r1, lsr #32		
streq	r0, [r0, #-4]		
addeq	r6, r9, r7, lsr #22		
cfstr32vc	mvfx0, [r8], #-0		
streq	r0, [r0, #-187]	; 0xffffff45	
addeq	r6, r9, sl, lsr #12		
orreq	r0, r8, r0, lsl #10		
andeq	r2, r0, fp, lsr #30		
		; <UNDEFINED> instruction: 0xff018905	
streq	r0, [r0, #-17]	; 0xffffffef	
bge	1cc15f0 <__undef_stack+0x1baaa90>		
blhi	140fcc <__undef_stack+0x2a46c>		
addseq	lr, r5, r1, lsl #8		
orreq	r0, ip, r0, lsl #10		
andeq	ip, r0, r7, asr #4		
movwmi	r8, #7429	; 0x1d05	
streq	r0, [r0, #-194]	; 0xffffff3e	
cmnle	pc, lr, lsl #3		
svchi	0x00050000		
eoreq	r2, pc, r1, lsl #14		
orrseq	r0, lr, r0, lsl #12		
strheq	r9, [r0], -r4		
stmdagt	r1, {r1, r2, r9, fp, sp, lr, pc}		
streq	r0, [r0, #-89]	; 0xffffffa7	
ldmvs	fp, {r0, r1, r2, r7, r9}^		
stmdahi	r5, {}	; <UNPREDICTABLE>	
andeq	sl, ip, r2, lsl #2		
addeq	r0, r9, #0, 10		
andeq	r5, r0, r0, asr #10		
stmdaeq	r2, {r0, r2, r9, fp, pc}		
streq	r0, [r0, #-158]	; 0xffffff62	
stmdblt	ip, {r0, r1, r3, r7, r9}^		
stchi	0, cr0, [r5], {-0}		
sbceq	r5, r2, r2, lsl #8		
addeq	r0, sp, #0, 10		
andeq	r0, r0, lr, lsl #17		
bhi	a4844 <SLCRL2cRamConfig+0x84642>		
streq	r0, [r0, #-8]		
strbpl	r0, [sl, #-655]	; 0xfffffd71	
andls	r0, r5, r0		
eorseq	sp, r1, r2, lsl #14		
addseq	r0, r1, #0, 10		
andeq	r3, r0, r5, lsl #2		
bl	a5860 <SLCRL2cRamConfig+0x8565e>		
streq	r0, [r0, #-27]	; 0xffffffe5	
		; <UNDEFINED> instruction: 0x31000293	
strls	r0, [r5], #-0		
subseq	r3, r5, r2, lsl #24		
addseq	r0, r5, #0, 10		
andeq	r6, r0, r5, asr #19		
stmdalt	r2, {r1, r2, r9, sp, pc}		
		; <UNDEFINED> instruction: 0x06000058	
bge	a81bcc <__undef_stack+0x96b06c>		
stchi	0, cr0, [r6, #-0]		
adceq	pc, ip, r3, lsl #26		
orrseq	r0, r2, #0, 10		
andeq	sl, r0, sp, asr #14		
blpl	e709c <SLCRL2cRamConfig+0xc6e9a>		
streq	r0, [r0, #-121]	; 0xffffff87	
stmdbvc	r7!, {r0, r2, r3, r4, r7, r8, r9}^		
streq	r0, [r0], #-0		
andcs	r0, r6, #0		
strdeq	r0, [r0], -r6		
mvnvs	r2, #1310720	; 0x140000	
streq	r0, [r0], #-0		
andeq	r0, r5, #0		
strdeq	r1, [r0], -sp		
ldrbpl	r0, [sp, #-2821]	; 0xfffff4fb	
stceq	0, cr0, [r5], {-0}		
muleq	r0, ip, r9		
sbcpl	r0, sl, #320	; 0x140	
cdpeq	0, 0, cr0, cr5, cr0, {0}		
andeq	fp, r0, r5, asr #30		
blpl	ff984cd8 <LRemap+0x1984cc9>		
andne	r0, r5, r0		
andeq	r9, r0, r0, asr #19		
bicne	r1, r1, r5, lsl #2		
andne	r0, r5, #0		
strheq	r8, [r0], -sl		
rscsvc	r1, r2, r5, lsl #6		
strne	r0, [r5], #-0		
muleq	r0, r3, r1		
blmi	fe4864fc <LRemap+0x4864ed>		
strne	r0, [r5], -r0		
andeq	r8, r0, r9, lsl #2		
andeq	r0, r0, r0, lsl #8		
ldmdbcc	sl, {r0, r2, r9, sl, ip, sp}^		
stmdacc	r6, {}	; <UNPREDICTABLE>	
andeq	r9, r0, r3, lsr r0		
ldrbgt	r4, [r2, r5, lsl #16]		
streq	r0, [r0], #-0		
cdpls	0, 0, cr0, cr6, cr0, {0}		
addseq	fp, r0, r1, lsl #8		
mvneq	r0, r0, lsl #12		
andeq	r5, r0, r8, asr #19		
bcs	b6d34 <SLCRL2cRamConfig+0x96b32>		
streq	r0, [r0, #-170]	; 0xffffff56	
svclt	0x000b02dc		
movw	r0, #24576	; 0x6000	
rsbeq	r7, r4, r2, lsl #18		
orreq	r0, sp, #0, 12		
strdeq	sl, [r0], -sp		
sfmmi	f1, 1, [r3, #-20]	; 0xffffffec	
streq	r0, [r0], -r7, lsr #1		
ldmdbvc	fp, {r3, r4, r7, r8, r9}^		
stcls	0, cr0, [r5, #-0]		
rsbseq	r6, r9, r3, lsl #14		
andeq	r0, r4, r0		
svclt	0x00110500		
streq	r0, [r0, #-104]	; 0xffffff98	
addseq	r2, sl, r5, lsl sp		
subeq	r0, r6, #0, 10		
streq	r0, [r0, #-34]	; 0xffffffde	
sbcseq	r0, r3, r2, ror #10		
		; <UNDEFINED> instruction: 0xff680500	
streq	r0, [r0, #-133]	; 0xffffff7b	
		; <UNDEFINED> instruction: 0xc7b401b0	
movwgt	r0, #20480	; 0x5000	
adcseq	lr, r5, r2, lsl #28		
sbceq	r0, r4, #0, 10		
strdeq	lr, [r0], -sp		
strcc	ip, [r2], #-1285	; 0xfffffafb	
streq	r0, [r0, #-125]	; 0xffffff83	
ldrvc	r0, [r9, #710]	; 0x2c6	
strgt	r0, [r5, -r0]		
addeq	r9, r7, r2, lsl #18		
sbceq	r0, r8, #0, 10		
andeq	r8, r0, r7, lsr sl		
stceq	9, cr12, [r2, #-20]	; 0xffffffec	
streq	r0, [r0, #-28]	; 0xffffffe4	
ldmcs	sl, {r0, r2, r4, r6, r7, r9}^		
strle	r0, [r5], -r0		
sbcseq	lr, r9, r2, lsl #20		
sbcseq	r0, r7, #0, 10		
ldrdeq	ip, [r0], -r3		
blvs	1631d0 <__undef_stack+0x4c670>		
streq	r0, [r0, #-147]	; 0xffffff6d	
		; <UNDEFINED> instruction: 0x8188059e	
cdpgt	0, 0, cr0, cr5, cr0, {0}		
adcseq	r2, ip, r5, lsl #30		
ldrbeq	r0, [lr, #1280]	; 0x500	
andeq	r0, r0, r8, asr #8		
stcgt	15, cr13, [r5, #-20]	; 0xffffffec	
streq	r0, [r0, #-84]	; 0xffffffac	
stmdale	r0, {r5, r6, r7, r8, sl}		
mrs	r0, (UNDEF: 5)		
andseq	r4, ip, r5, lsl #14		
strbeq	r0, [r2, #1280]!	; 0x500	
muleq	r0, sl, sl		
blgt	179e08 <__undef_stack+0x632a8>		
streq	r0, [r0, #-178]	; 0xffffff4e	
strcs	r0, [sp, #1508]!	; 0x5e4	
str	r0, [r5], -r0		
eorseq	ip, r7, r5, lsl #26		
strbeq	r0, [r7, #1280]!	; 0x500	
andeq	r7, r0, r4, lsl #9		
andvs	lr, r5, r5, lsl #16		
streq	r0, [r0, #-80]	; 0xffffffb0	
ldmdahi	r0, {r0, r3, r5, r6, r7, r8, sl}^		
b	14121c <__undef_stack+0x2a6bc>		
eorseq	pc, r5, r5, lsl #2		
strbeq	r0, [fp, #1280]!	; 0x500	
andeq	r6, r0, sl, asr #13		
tstlt	r5, r5, lsl #24		
streq	r0, [r0, #-94]	; 0xffffffa2	
andls	r0, r7, #994050048	; 0x3b400000	
cdp	0, 0, cr0, cr5, cr0, {0}		
adcseq	lr, r6, r5, lsl #26		
strbeq	r0, [pc, #1280]!	; 1740 <CRValMmuCac+0x73b>	
ldrdeq	r8, [r0], -sp		
strvs	pc, [r5], #-5		
streq	r0, [r0, #-43]	; 0xffffffd5	
smmlsrvc	ip, r1, r5, r0		
vhadd.s8	d0, d5, d0		
addseq	r3, ip, r5, lsl #18		
ldrbeq	r0, [r3, #1280]!	; 0x500	
andeq	r1, r0, ip, ror #28		
bpl	17e278 <__undef_stack+0x67718>		
streq	r0, [r0, #-96]	; 0xffffffa0	
stmdavc	pc!, {r0, r2, r4, r5, r6, r7, r8, sl}^	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0xf6050000	
andeq	r1, fp, r5, lsl #4		
ldrbeq	r0, [r7, #1280]!	; 0x500	
andeq	r8, r0, r0, lsl #18		
cdp	8, 0, cr15, cr5, cr5, {0}		
streq	r0, [r0, #-63]	; 0xffffffc1	
		; <UNDEFINED> instruction: 0xc6f805f9	
blx	14128c <__undef_stack+0x2a72c>		
andseq	r5, r5, r5, lsl #16		
ldrbeq	r0, [fp, #1280]!	; 0x500	
andeq	r0, r0, r2, lsl r3		
strcs	pc, [r5], #-3077	; 0xfffff3fb	
streq	r0, [r0, #-162]	; 0xffffff5e	
stmdavs	r5, {r0, r2, r3, r4, r5, r6, r7, r8, sl}		
strhi	r0, [r5, #-0]		
rsbseq	sp, r1, r6		
streq	r0, [sp], r0, lsl #10		
ldrdeq	fp, [r0], -ip		
stcpl	13, cr9, [r6], {5}		
streq	r0, [r0, #-120]	; 0xffffff88	
sbcsls	r0, r3, #160, 12	; 0xa000000	
strge	r0, [r5], -r0		
addeq	ip, r4, r6, lsl #4		
andeq	r0, r4, r0		
tstgt	r7, r0, lsl #10		
streq	r0, [r0, #-46]	; 0xffffffd2	
subseq	lr, r4, ip, lsr r3		
andeq	r0, r4, r0		
stmdbcc	r2, {r8, sl}		
streq	r0, [r0, #-75]	; 0xffffffb5	
andeq	fp, r5, sp, lsl #18		
strmi	r0, [lr], -r0, lsl #10		
streq	r0, [r0, #-161]	; 0xffffff5f	
rsbeq	r2, r2, pc, lsl #6		
ldrlt	r0, [r0], -r0, lsl #10		
ldrdeq	r0, [r0], -fp		
streq	r0, [r0, #-4]		
sbcseq	r3, r8, r0, asr sp		
ldmdblt	r7, {r8, sl}^		
streq	r0, [r0, #-202]	; 0xffffff36	
andeq	r3, sp, r8, asr r4		
subsmi	r0, lr, #0, 10		
streq	r0, [r0, #-195]	; 0xffffff3d	
adcseq	r4, r8, r2, ror #22		
strble	r0, [r6, -r0, lsl #10]!		
streq	r0, [r0, #-163]	; 0xffffff5d	
eoreq	r0, r7, sl, ror #26		
ble	1b0272c <__undef_stack+0x19ebbcc>		
streq	r0, [r0, #-183]	; 0xffffff49	
addeq	r2, r6, r6, ror r7		
rsbscc	r0, fp, r0, lsl #10		
streq	r0, [r0, #-64]	; 0xffffffc0	
eoreq	r3, sp, pc, ror sp		
orreq	r0, pc, r0, lsl #10		
andeq	sl, r0, lr, lsr lr		
strpl	r9, [r1], -r5, lsl #6		
streq	r0, [r0, #-134]	; 0xffffff7a	
ldrbvc	r0, [r3, #-488]!	; 0xfffffe18	
stmdb	r5, {}	; <UNPREDICTABLE>	
eoreq	r9, pc, r1, lsl #6		
mvnseq	r0, r0, lsl #10		
andeq	ip, r0, r1, lsr #4		
cfstr32	mvfx15, [r1], {5}		
streq	r0, [r0, #-171]	; 0xffffff55	
stmia	sp, {r0, r1, r2, r4, r5, r6, r7, r8}^		
andhi	r0, r5, r0		
andseq	ip, lr, r2, lsl #10		
addeq	r0, r2, #0, 10		
		; <UNDEFINED> instruction: 0x000039bd	
strhi	r8, [r2], -r5, lsl #6		
streq	r0, [r0, #-76]	; 0xffffffb4	
rscsgt	r0, sp, #132, 4	; 0x40000008	
strhi	r0, [r5, #-0]		
subeq	r1, r4, r2, lsl #8		
addeq	r0, lr, #0, 12		
andeq	sp, r0, r8, asr #2		
strvs	r8, [r2, -r6, lsl #30]		
streq	r0, [r0, #-203]	; 0xffffff35	
strt	r0, [sp], #660	; 0x294	
stmdbls	r5, {}	; <UNPREDICTABLE>	
sbceq	r0, fp, r2, lsl #18		
streq	r0, [r7], #1536	; 0x600	
andeq	r3, r0, r3, ror #29		
andeq	r0, r0, r0, lsl #8		
stmib	r0!, {r0, r2, r9}^		
stceq	0, cr0, [r5, #-0]		
andeq	lr, r0, r1, asr #11		
stmdami	fp!, {r0, r2, r8, sl, ip}^		
streq	r0, [r0], #-0		
mrsmi	r0, (UNDEF: 5)		
andeq	r7, r0, r7, lsr pc		
mvnsle	r4, r5, lsl #4		
movwmi	r0, #20480	; 0x5000	
muleq	r0, r8, r0		
ldrbne	r4, [r9, -r5, lsl #8]!		
strmi	r0, [r5], -r0		
andeq	lr, r0, r2, asr #6		
strtlt	r4, [r7], #1797	; 0x705	
stmdami	r5, {}	; <UNPREDICTABLE>	
andeq	r7, r0, ip, asr #26		
strbtgt	r4, [r9], -r5, lsl #18		
bmi	141404 <__undef_stack+0x2a8a4>		
andeq	fp, r0, r3, lsl r6		
fstmiaxge	r9!, {d20-d21}	;@ Deprecated	
stcmi	0, cr0, [r5], {-0}		
andeq	sl, r0, r6, lsl r2		
ldmibpl	sp, {r0, r2, r8, sl, fp, lr}		
cdpmi	0, 0, cr0, cr5, cr0, {0}		
andeq	r8, r0, r0, ror r7		
ldmdbeq	pc!, {r0, r2, r8, r9, sl, fp, lr}	; <UNPREDICTABLE>	
movwpl	r0, #20480	; 0x5000	
andeq	r1, r0, lr, asr #4		
ldrteq	r5, [sl], #-1541	; 0xfffff9fb	
stmdbvs	r5, {}	; <UNPREDICTABLE>	
andeq	sp, r0, sp, lsr #21		
vfnmslt.f32	s12, s22, s10		
blvs	141440 <__undef_stack+0x2a8e0>		
andeq	lr, r0, r6, lsr #17		
ldrbhi	r6, [r7], #-3589	; 0xfffff1fb	
strhi	r0, [r5], #-0		
eorseq	fp, pc, r1, lsl #18		
orreq	r0, sl, r0, lsl #10		
andeq	r7, r0, r8, lsr #31		
andcc	r9, r1, r5		
streq	r0, [r0, #-227]	; 0xffffff1d	
mvnscs	r0, #-2147483611	; 0x80000025	
stmdbls	r5, {}	; <UNPREDICTABLE>	
andseq	r1, r6, r1, lsl #14		
orrseq	r0, ip, r0, lsl #10		
andeq	r2, r0, r4, ror #23		
vhsub.u8	d10, d1, d5		
streq	r0, [r0, #-18]	; 0xffffffee	
ldfhis	f0, [r0, #-660]	; 0xfffffd6c	
stmdage	r5, {}	; <UNPREDICTABLE>	
subeq	r0, r7, r1, lsl #8		
		; <UNDEFINED> instruction: 0x01b30500	
andeq	lr, r0, fp, lsl r5		
strlt	fp, [r1, -r5, lsl #8]		
streq	r0, [r0, #-32]	; 0xffffffe0	
		; <UNDEFINED> instruction: 0x010c01b5	
stmdalt	r5, {}	; <UNPREDICTABLE>	
rsceq	r6, r9, r1, lsl #12		
		; <UNDEFINED> instruction: 0x01b90500	
andeq	ip, r0, r1, asr #1		
andhi	fp, r1, r5, lsl #20		
streq	r0, [r0, #-233]	; 0xffffff17	
stfeqs	f0, [r7, #-776]	; 0xfffffcf8	
andle	r0, r5, r0		
adcseq	pc, sl, r4, lsl #26		
ldrbeq	r0, [r2], #1280	; 0x500	
andeq	ip, r0, sp, lsr r0		
andcc	pc, r4, r5, lsl #6		
streq	r0, [r0, #-115]	; 0xffffff8d	
ldmib	r1!, {r4, r7, r8, sl}^		
andge	r0, r5, r0		
rsbseq	pc, r5, r5, lsl #14		
streq	r0, [lr, #1280]!	; 0x500	
andeq	sp, r0, r5, asr #3		
stmdbgt	r5, {r0, r2, r9, ip, sp, pc}		
streq	r0, [r0, #-65]	; 0xffffffbf	
ldrbeq	r0, [sp], #1459	; 0x5b3	
strlt	r0, [r5], #-0		
subeq	sl, r7, r5, lsl #16		
ldreq	r0, [r5, #1280]!	; 0x500	
andeq	fp, r0, r1, ror #23		
tsteq	r5, r5, lsl #16		
streq	r0, [r0, #-68]	; 0xffffffbc	
cfldr32ne	mvfx0, [ip, #-740]!	; 0xfffffd1c	
blt	141510 <__undef_stack+0x2a9b0>		
sbcseq	r5, sp, r5, lsl #24		
strbeq	r0, [r3, #1280]	; 0x500	
andeq	r7, r0, ip, asr #21		
svcmi	0x0005c405		
streq	r0, [r0, #-170]	; 0xffffff56	
eorshi	r0, r2, sl, asr #11		
stcgt	0, cr0, [r5, #-0]		
subeq	sp, r8, r5, lsl #10		
ldrbeq	r0, [r5, #1280]	; 0x500	
		; <UNDEFINED> instruction: 0x00001fbb	
cfmadd32vc	mvax0, mvfx13, mvfx5, mvfx5		
andeq	r0, r0, r7, lsl #1		
streq	r0, [r0, #-4]		
sbcseq	r6, pc, r2		
svclt	0x00040500		
streq	r0, [r0, #-48]	; 0xffffffd0	
sbceq	r7, r7, r5, lsl #24		
andeq	r0, r4, r0		
stc2	5, cr0, [r8, #-0]		
streq	r0, [r0, #-161]	; 0xffffff5f	
subseq	r0, r8, r2, lsl r3		
tsteq	r3, #0, 10		
andeq	r0, r0, pc, asr #32		
streq	r0, [r0], -r4		
umlalsls	r0, r4, lr, r1		
b	181578 <__undef_stack+0x6aa18>		
subseq	ip, r9, r1, lsl #16		
sbcseq	r0, r7, #0, 12		
andeq	sl, r0, sl, lsr #20		
stc2	13, cr8, [r3, #-24]	; 0xffffffe8	
streq	r0, [r0, #-172]	; 0xffffff54	
		; <UNDEFINED> instruction: 0xa74d0392	
stmdals	r6, {}	; <UNPREDICTABLE>	
rsbseq	r5, r9, r3, lsl #22		
orrseq	r0, sp, #0, 10		
andeq	r7, r0, r7, ror #18		
andeq	r0, r0, r0, lsl #8		
movtge	r0, #12805	; 0x3205	
stmdaeq	r5, {}	; <UNPREDICTABLE>	
andeq	sl, r0, r2, lsl #25		
andeq	r0, r0, r0, lsl #8		
stflse	f2, [r8, #20]!		
strcs	r0, [r5], #-0		
andeq	fp, r0, sp, lsl r5		
stcne	6, cr9, [r1], {5}		
streq	r0, [r0, #-156]	; 0xffffff64	
svchi	0x00db01e7		
stmda	r5, {}	; <UNPREDICTABLE>	
addseq	r5, fp, r1, lsl #24		
mvneq	r0, r0, lsl #10		
andeq	r4, r0, r6, ror ip		
movwgt	lr, #7941	; 0x1f05	
streq	r0, [r0, #-64]	; 0xffffffc0	
mvnsgt	r0, #1073741885	; 0x4000003d	
blx	1415ec <__undef_stack+0x2aa8c>		
subseq	lr, ip, r1, lsl #20		
andeq	r0, r4, r0		
tsteq	r2, #0, 10		
streq	r0, [r0, #-88]	; 0xffffffa8	
adcseq	sl, r8, r3, lsl ip		
tsteq	r4, #0, 10		
andeq	r0, r0, pc, asr #32		
streq	r0, [r0, #-4]		
addeq	r3, r9, r8, lsl #28		
blx	342e14 <__undef_stack+0x22c2b4>		
streq	r0, [r0, #-1]		
rsbeq	r6, r1, r0, lsl r6		
andeq	r0, r4, r0		
		; <UNDEFINED> instruction: 0xf43a0500	
streq	r0, [r0, #-146]	; 0xffffff6e	
sbcseq	r5, r5, lr, lsr r1		
teqpl	pc, r0, lsl #10		
streq	r0, [r0, #-163]	; 0xffffff5d	
adceq	sp, r1, r1, asr #8		
cfstr64mi	mvdx0, [r9, #-0]		
streq	r0, [r0, #-19]	; 0xffffffed	
strgt	r0, [fp, #405]!	; 0x195	
streq	r0, [r0], #-0		
andeq	r0, r5, #0		
andeq	r0, r0, sp, ror #28		
cfldr32ne	mvfx0, [fp], {5}		
bleq	141658 <__undef_stack+0x2aaf8>		
strdeq	r4, [r0], -r2		
andeq	r0, r0, r0, lsl #8		
strne	r3, [r0, -r5, lsl #16]!		
strmi	r0, [r5], -r0		
andeq	r3, r0, r6, lsr r2		
strbteq	r4, [r7], -r5, lsl #14		
bmi	141674 <__undef_stack+0x2ab14>		
andeq	sp, r0, r9, ror #21		
strbge	r4, [r8], r5, lsl #22		
stcmi	0, cr0, [r5], {-0}		
		; <UNDEFINED> instruction: 0x0000e6b2	
stmibge	r4, {r0, r2, r8, sl, fp, lr}		
cdpmi	0, 0, cr0, cr5, cr0, {0}		
andeq	r7, r0, ip, lsr #2		
svceq	0x00dc4f05		
andpl	r0, r5, r0		
andeq	r1, r0, r3, lsr r8		
strbgt	r5, [r6], -r5, lsl #2		
andpl	r0, r5, #0		
andeq	r1, r0, r0, asr #7		
ldmibpl	r9!, {r0, r2, r8, r9, ip, lr}^		
strpl	r0, [r5], #-0		
		; <UNDEFINED> instruction: 0x00005fb9	
cdpvc	5, 6, cr5, cr7, cr5, {0}		
strpl	r0, [r5], -r0		
andeq	r6, r0, lr, lsr #6		
rsbls	r5, r8, #1310720	; 0x140000	
stmdapl	r5, {}	; <UNPREDICTABLE>	
andeq	r8, r0, r4, asr fp		
cdpvc	9, 2, cr5, cr8, cr5, {0}		
bpl	1416d4 <__undef_stack+0x2ab74>		
ldrdeq	r0, [r0], -fp		
strmi	r5, [r9], -r5, lsl #22		
stcpl	0, cr0, [r5], {-0}		
andeq	r1, r0, r2, lsr r0		
ldrbtpl	r5, [r1], #3333	; 0xd05	
cdppl	0, 0, cr0, cr5, cr0, {0}		
andeq	r5, r0, r5, ror #8		
ldrbvs	r5, [r4, r5, lsl #30]		
andvs	r0, r5, r0		
strdeq	r4, [r0], -r7		
stfeqs	f6, [ip], #-20	; 0xffffffec	
andvs	r0, r5, #0		
andeq	fp, r0, fp, lsr #15		
blls	ffdda320 <LRemap+0x1dda311>		
strvs	r0, [r5], #-0		
andeq	r5, r0, r2, asr ip		
bhi	feedab2c <LRemap+0xedab1d>		
strvs	r0, [r5], -r0		
andeq	r4, r0, fp, lsr #18		
ldrbtne	r6, [r1], #-1797	; 0xfffff8fb	
stmdavs	r5, {}	; <UNPREDICTABLE>	
ldrdeq	r6, [r0], -lr		
strbhi	r6, [r6, -r5, lsl #18]		
bvs	141734 <__undef_stack+0x2abd4>		
strdeq	r7, [r0], -fp		
svcvs	0x00486b05		
stcvs	0, cr0, [r5], {-0}		
ldrdeq	ip, [r0], -ip	; <UNPREDICTABLE>	
orrs	r6, r3, r5, lsl #26		
cdpvs	0, 0, cr0, cr5, cr0, {0}		
andeq	sp, r0, sl, asr #14		
ldrmi	r7, [r8], #261	; 0x105	
andvc	r0, r5, #0		
andeq	r3, r0, sl, ror ip		
adc	r7, r1, #1280	; 0x500	
stcvc	0, cr0, [r5, #-0]		
andeq	r0, r0, r6, asr #10		
stclgt	14, cr7, [ip], #-20	; 0xffffffec	
mrshi	r0, (UNDEF: 5)		
addseq	pc, r3, r1, lsl #12		
orreq	r0, r2, r0, lsl #10		
andeq	r6, r0, sl, lsl #10		
blx	62394 <SLCRL2cRamConfig+0x42192>		
streq	r0, [r0, #-92]	; 0xffffffa4	
ldmgt	sl, {r2, r7, r8}^		
strhi	r0, [r5, #-0]		
rsbeq	r7, lr, r1, lsl #2		
orreq	r0, r8, r0, lsl #10		
andeq	r8, r0, r2, lsl #23		
andcc	r8, r1, r5, lsl #18		
streq	r0, [r0, #-76]	; 0xffffffb4	
rsflsd	f0, f3, #2.0		
blhi	1417a8 <__undef_stack+0x2ac48>		
subseq	r1, lr, r1, lsl #28		
orreq	r0, pc, r0, lsl #10		
andeq	r9, r0, fp, lsr #24		
svcls	0x00019205		
streq	r0, [r0, #-121]	; 0xffffff87	
ldmibpl	r6, {r1, r3, r4, r7, r8}^		
blls	1417c4 <__undef_stack+0x2ac64>		
sbceq	sp, r0, r1, lsl #26		
orrseq	r0, ip, r0, lsl #10		
andeq	r7, r0, lr, lsr r8		
strls	r9, [r1, #-3333]	; 0xfffff2fb	
streq	r0, [r0, #-79]	; 0xffffffb1	
bfieq	r0, lr, #3, #28		
svcls	0x00050000		
subseq	r2, pc, r1, lsl #8		
lsleq	r0, r0, #10		
andeq	r9, r0, r2, asr pc		
str	sl, [r1, #-261]	; 0xfffffefb	
streq	r0, [r0, #-33]	; 0xffffffdf	
bicsgt	r0, ip, #-2147483608	; 0x80000028	
movwge	r0, #20480	; 0x5000	
rsbseq	r5, r2, r1, lsl #28		
		; <UNDEFINED> instruction: 0x01a40500	
andeq	r2, r0, pc, lsl #17		
bvc	6ac20 <SLCRL2cRamConfig+0x4aa1e>		
streq	r0, [r0, #-108]	; 0xffffff94	
ldfles	f0, [ip, #-664]	; 0xfffffd68	
strge	r0, [r5, -r0]		
eoreq	r2, sp, r1		
		; <UNDEFINED> instruction: 0x01a80500	
muleq	r0, r0, ip		
strpl	sl, [r1, #-2309]	; 0xfffff6fb	
streq	r0, [r0, #-60]	; 0xffffffc4	
stfgee	f0, [r8, #680]!	; 0x2a8	
blge	141834 <__undef_stack+0x2acd4>		
rsbeq	r3, r5, r1, lsl #26		
		; <UNDEFINED> instruction: 0x01ac0500	
andeq	sp, r0, r6, lsr #14		
blvc	6cc58 <SLCRL2cRamConfig+0x4ca56>		
streq	r0, [r0, #-102]	; 0xffffff9a	
stmdbmi	sl, {r1, r2, r3, r5, r7, r8}		
svcge	0x00050000		
sbcseq	pc, ip, r1, lsl #22		
lslseq	r0, r0, #10		
andeq	r7, r0, r3, ror sl		
stmdage	r1, {r0, r2, r8, ip, sp, pc}		
streq	r0, [r0, #-6]		
stfmie	f0, [r8, #-712]!	; 0xfffffd38	
movwlt	r0, #20480	; 0x5000	
addeq	lr, r6, r1, lsl #22		
		; <UNDEFINED> instruction: 0x01b40500	
andeq	sp, r0, lr, lsl #19		
strlt	fp, [r1], -r5, lsl #10		
streq	r0, [r0, #-75]	; 0xffffffb5	
ldmibcs	sl!, {r1, r2, r4, r5, r7, r8}^		
strlt	r0, [r5, -r0]		
adceq	r0, sp, r1, lsl #4		
		; <UNDEFINED> instruction: 0x01b80500	
		; <UNDEFINED> instruction: 0x0000b6b6	
stmdbvc	r1, {r0, r2, r8, fp, ip, sp, pc}		
streq	r0, [r0, #-90]	; 0xffffffa6	
andne	r0, ip, #-2147483602	; 0x8000002e	
bllt	1418a4 <__undef_stack+0x2ad44>		
rsbeq	r3, r1, r1, lsl #8		
		; <UNDEFINED> instruction: 0x01bc0500	
andeq	r5, r0, fp, lsr #19		
stmdavc	r1, {r0, r2, r8, sl, fp, ip, sp, pc}		
streq	r0, [r0, #-42]	; 0xffffffd6	
svcls	0x00c601be		
svclt	0x00050000		
addseq	r8, r2, r1, lsl #24		
biceq	r0, r0, r0, lsl #10		
andeq	r4, r0, lr, lsr #12		
stmdbgt	r1, {r0, r2, r8, lr, pc}		
streq	r0, [r0, #-28]	; 0xffffffe4	
ldflse	f0, [r3], #-776	; 0xfffffcf8	
movwgt	r0, #20480	; 0x5000	
adcseq	r8, r5, r1, lsl #4		
biceq	r0, r4, r0, lsl #10		
andeq	r3, r0, r8, asr #12		
strmi	ip, [r1, #-1285]	; 0xfffffafb	
streq	r0, [r0, #-127]	; 0xffffff81	
svcgt	0x00b701c6		
strgt	r0, [r5, -r0]		
addeq	fp, r9, r1, lsl #30		
biceq	r0, sl, r0, lsl #10		
andeq	r4, r0, r2, asr r6		
strmi	ip, [r1, #-2821]	; 0xfffff4fb	
streq	r0, [r0, #-199]	; 0xffffff39	
sbcvs	r0, sl, #204, 2	; 0x33	
stcgt	0, cr0, [r5, #-0]		
sbcseq	r8, r0, r1, lsl #24		
biceq	r0, lr, r0, lsl #10		
andeq	sp, r0, fp, ror ip		
		; <UNDEFINED> instruction: 0xff01cf05	
streq	r0, [r0, #-2]		
stmiavs	ip!, {r4, r6, r7, r8}		
mrsle	r0, (UNDEF: 5)		
adceq	r5, r4, r1		
bicseq	r0, r2, r0, lsl #10		
andeq	sp, r0, r6, lsl r8		
tstne	r1, r5, lsl #6		
streq	r0, [r0, #-98]	; 0xffffff9e	
stfcse	f0, [r0], #-848	; 0xfffffcb0	
strle	r0, [r5, #-0]		
andseq	r7, r1, r1, lsl #30		
bicseq	r0, r6, r0, lsl #10		
andeq	r9, r0, r8, lsr #4		
str	sp, [r1], -r5, lsl #14		
streq	r0, [r0, #-133]	; 0xffffff7b	
strbteq	r0, [r2], #-472	; 0xfffffe28	
stmdble	r5, {}	; <UNPREDICTABLE>	
rsbeq	ip, sl, r1, lsl #22		
bicseq	r0, sl, r0, lsl #10		
andeq	sp, r0, r3, ror r3		
vqdmulh.s<illegal width 8>	d13, d1, d5		
streq	r0, [r0, #-180]	; 0xffffff4c	
		; <UNDEFINED> instruction: 0x962601dc	
stcle	0, cr0, [r5, #-0]		
andeq	sl, fp, r1, lsl #2		
bicseq	r0, lr, r0, lsl #10		
andeq	sl, r0, r3, ror r0		
stccc	15, cr13, [r1], {5}		
streq	r0, [r0, #-169]	; 0xffffff57	
		; <UNDEFINED> instruction: 0xc3b201e0	
mrs	r0, (UNDEF: 5)		
sbceq	pc, r0, r1, lsl #22		
mvneq	r0, r0, lsl #10		
andeq	sl, r0, r6, lsl sl		
ble	7a5c4 <SLCRL2cRamConfig+0x5a3c2>		
streq	r0, [r0, #-182]	; 0xffffff4a	
stmiami	r2, {r2, r5, r6, r7, r8}^		
str	r0, [r5, #-0]		
sbcseq	r4, fp, r1, lsl #12		
mvneq	r0, r0, lsl #10		
andeq	r4, r0, r8, lsr r5		
stccc	7, cr14, [r1], {5}		
streq	r0, [r0, #-136]	; 0xffffff78	
orrseq	r0, r7, #232, 2	; 0x3a	
stmdb	r5, {}	; <UNPREDICTABLE>	
rsbeq	ip, r8, r1, lsl #14		
mvneq	r0, r0, lsl #10		
andeq	r4, r0, ip, lsl ip		
strne	lr, [r1], #-2821	; 0xfffff4fb	
streq	r0, [r0, #-180]	; 0xffffff4c	
sbcscc	r0, r3, ip, ror #3		
stc	0, cr0, [r5, #-0]		
andseq	r4, r6, r1, lsl #22		
mvneq	r0, r0, lsl #10		
ldrdeq	r7, [r0], -r2		
stmda	r1, {r0, r2, r8, r9, sl, fp, sp, lr, pc}		
streq	r0, [r0, #-161]	; 0xffffff5f	
		; <UNDEFINED> instruction: 0xd61301f0	
		; <UNDEFINED> instruction: 0xf1050000	
subseq	r9, r1, r1, lsl #4		
mvnseq	r0, r0, lsl #10		
andeq	r3, r0, r2, asr #24		
		; <UNDEFINED> instruction: 0xf901f305	
streq	r0, [r0, #-165]	; 0xffffff5b	
mrcmi	1, 4, r0, cr2, cr4, {7}		
		; <UNDEFINED> instruction: 0xf5050000	
andeq	r3, r8, r1, lsl #24		
mvnseq	r0, r0, lsl #10		
andeq	r2, r0, r4, ror #27		
strne	pc, [r1], -r5, lsl #14		
streq	r0, [r0, #-179]	; 0xffffff4d	
bleq	fed02224 <LRemap+0xd02215>		
		; <UNDEFINED> instruction: 0xf9050000	
subseq	r9, r2, r1, lsl #18		
mvnseq	r0, r0, lsl #10		
andeq	r6, r0, r3, asr #27		
strne	pc, [r1], -r5, lsl #22		
streq	r0, [r0, #-185]	; 0xffffff47	
strvs	r0, [r6], #-508	; 0xfffffe04	
stc2	0, cr0, [r5, #-0]		
adcseq	sp, r4, r1, lsl #30		
mvnseq	r0, r0, lsl #10		
andeq	r0, r0, r3, lsl #7		
stclt	15, cr15, [r1], {5}		
streq	r0, [r0, #-208]	; 0xffffff30	
cdppl	2, 0, cr0, cr9, cr0, {4}		
mrshi	r0, (UNDEF: 5)		
sbceq	r7, r6, r2, lsl #14		
addeq	r0, r2, #0, 10		
andeq	sl, r0, r7, lsr #18		
strne	r8, [r2], #-773	; 0xfffffcfb	
streq	r0, [r0, #-38]	; 0xffffffda	
strbtls	r0, [r0], #-644	; 0xfffffd7c	
strhi	r0, [r5, #-0]		
adceq	fp, r4, r2, lsl #26		
addeq	r0, r8, #0, 10		
andeq	r9, r0, r9, lsr #10		
andls	r8, r2, r5, lsl #18		
streq	r0, [r0, #-13]		
svccs	0x0037028a		
blhi	141ab8 <__undef_stack+0x2af58>		
addeq	r3, r7, r2		
addeq	r0, ip, #0, 10		
andeq	fp, r0, r8, lsr #8		
andne	r9, r2, r5, lsl #2		
streq	r0, [r0, #-50]	; 0xffffffce	
umullseq	r0, r7, r2, r2		
movwls	r0, #20480	; 0x5000	
eoreq	r2, r8, r2, lsl #6		
addseq	r0, r4, #0, 10		
andeq	sp, r0, r1, lsl #15		
movwmi	r9, #9477	; 0x2505	
streq	r0, [r0, #-17]	; 0xffffffef	
sfmeq	f0, 2, [r5], #-600	; 0xfffffda8	
strls	r0, [r5, -r0]		
adcseq	pc, r3, r2		
addseq	r0, r8, #0, 10		
andeq	r7, r0, pc, asr #20		
strhi	r9, [r2, #-2309]	; 0xfffff6fb	
streq	r0, [r0, #-155]	; 0xffffff65	
stmiane	r2, {r1, r3, r4, r7, r9}^		
blls	141b0c <__undef_stack+0x2afac>		
andseq	lr, pc, r2, lsl #30		
addseq	r0, ip, #0, 10		
andeq	sl, r0, fp, ror #22		
cdpmi	13, 0, cr9, cr2, cr5, {0}		
streq	r0, [r0, #-180]	; 0xffffff4c	
mcrvs	2, 5, r0, cr14, cr14, {4}		
svcls	0x00050000		
subseq	lr, r6, r2, lsl #26		
adceq	r0, r0, #0, 10		
andeq	r1, r0, r6, lsr #27		
strle	sl, [r2, -r5, lsl #2]		
streq	r0, [r0, #-160]	; 0xffffff60	
svchi	0x00eb02a2		
movwge	r0, #20480	; 0x5000	
sbcseq	r8, fp, r2, lsl #20		
adceq	r0, r4, #0, 10		
andeq	r4, r0, r1, lsr #20		
svchi	0x0002a605		
streq	r0, [r0, #-178]	; 0xffffff4e	
ldrlt	r0, [r6, #681]!	; 0x2a9	
bge	141b60 <__undef_stack+0x2b000>		
rsbseq	fp, r2, r2, lsl #8		
adceq	r0, fp, #0, 10		
andeq	r1, r0, sl, lsl #10		
strcs	sl, [r2, #-3077]	; 0xfffff3fb	
streq	r0, [r0, #-197]	; 0xffffff3b	
ldrbeq	r0, [r1, #685]	; 0x2ad	
cdpge	0, 0, cr0, cr5, cr0, {0}		
adcseq	r8, r3, r2, lsl #18		
adceq	r0, pc, #0, 10		
andeq	r7, r0, r3, lsr #25		
strpl	fp, [r2], -r5		
streq	r0, [r0, #-165]	; 0xffffff5b	
lfmpl	f0, 4, [r1, #708]!	; 0x2c4	
andlt	r0, r5, #0		
adcseq	sl, fp, r2, lsl #24		
adcseq	r0, r4, #0, 10		
andeq	r5, r0, r9, ror #11		
svcls	0x0002b705		
streq	r0, [r0, #-121]	; 0xffffff87	
teqge	r9, #-536870901	; 0xe000000b	
svclt	0x00050000		
sbcseq	r4, r2, r2		
andeq	r0, r4, r0		
blge	482fc0 <__undef_stack+0x36c460>		
streq	r0, [r0, #-210]	; 0xffffff2e	
subseq	r7, ip, r3, lsl r7		
svclt	0x00180500		
streq	r0, [r0, #-40]	; 0xffffffd8	
andseq	r2, sl, fp, lsl sl		
ldmdbvs	ip, {r8, sl}		
streq	r0, [r0, #-134]	; 0xffffff7a	
rsbseq	sp, r4, sp, lsl sl		
blx	8c2fe6 <__undef_stack+0x7ac486>		
streq	r0, [r0, #-187]	; 0xffffff45	
eorseq	r2, r6, r4, lsr #14		
cfstr32cc	mvfx0, [r5, #-0]		
streq	r0, [r0, #-114]	; 0xffffff8e	
adceq	pc, r3, fp, lsr #26		
strtne	r0, [lr], #-1280	; 0xfffffb00	
streq	r0, [r0, #-19]	; 0xffffffed	
eoreq	pc, sl, pc, lsr #6		
ldrtge	r0, [r0], -r0, lsl #10		
streq	r0, [r0, #-134]	; 0xffffff7a	
addseq	r3, pc, r4, lsr r7	; <UNPREDICTABLE>	
eors	r0, r5, r0, lsl #10		
streq	r0, [r0, #-174]	; 0xffffff52	
andseq	r2, lr, r6, lsr r8		
teqhi	ip, r0, lsl #10		
streq	r0, [r0, #-22]	; 0xffffffea	
adcseq	r3, r3, sp, lsr ip		
ldmdbmi	lr!, {r8, sl}		
streq	r0, [r0, #-33]	; 0xffffffdf	
subseq	r9, r4, r1, asr #24		
subcs	r0, r2, r0, lsl #10		
streq	r0, [r0, #-160]	; 0xffffff60	
sbceq	fp, fp, r3, asr #12		
cfstr64vs	mvdx0, [r9], {-0}		
streq	r0, [r0, #-82]	; 0xffffffae	
sbceq	r4, pc, ip, asr #24		
strbhi	r0, [sp], -r0, lsl #10		
streq	r0, [r0, #-132]	; 0xffffff7c	
sbcseq	r1, sl, lr, asr #14		
stmdbeq	pc, {r8, sl}^	; <UNPREDICTABLE>	
streq	r0, [r0, #-27]	; 0xffffffe5	
andseq	ip, r9, r0, asr ip		
cdppl	5, 5, cr0, cr1, cr0, {0}		
streq	r0, [r0, #-46]	; 0xffffffd2	
andseq	r6, r3, r2, asr lr		
svccc	0x00530500		
streq	r0, [r0, #-145]	; 0xffffff6f	
adceq	r6, r6, r4, asr r5		
ldmdbcc	r5, {r8, sl}^		
streq	r0, [r0, #-42]	; 0xffffffd6	
rsbseq	r7, r1, fp, asr ip		
ldmdbcc	ip, {r8, sl}^		
streq	r0, [r0, #-221]	; 0xffffff23	
sbcseq	r2, r0, sp, asr lr		
ldrbhi	r0, [lr, -r0, lsl #10]		
streq	r0, [r0, #-100]	; 0xffffff9c	
sbceq	r3, r8, pc, asr r6		
cfstr64le	mvdx0, [r0, #-0]		
streq	r0, [r0, #-95]	; 0xffffffa1	
subeq	lr, r5, r1, ror #2		
stmdbhi	r2!, {r8, sl}^		
streq	r0, [r0, #-93]	; 0xffffffa3	
subseq	r1, r9, r3, ror #28		
rsbne	r0, r4, #0, 10		
streq	r0, [r0, #-4]		
sbceq	sl, r1, fp, ror #20		
blge	1b030c8 <__undef_stack+0x19ec568>		
streq	r0, [r0, #-23]	; 0xffffffe9	
sbceq	r8, fp, r0, ror sp		
bne	1c430d4 <__undef_stack+0x1b2c574>		
streq	r0, [r0, #-6]		
eorseq	ip, pc, r5, ror r5	; <UNPREDICTABLE>	
cfldr64ge	mvdx0, [r6, #-0]		
streq	r0, [r0, #-156]	; 0xffffff64	
andseq	r7, r8, sl, ror ip		
cmnle	fp, r0, lsl #10		
streq	r0, [r0, #-111]	; 0xffffff91	
sbcseq	sl, pc, pc, ror r7	; <UNPREDICTABLE>	
orreq	r0, r0, r0, lsl #10		
andeq	r8, r0, fp, lsl sp		
		; <UNDEFINED> instruction: 0xf8018405	
streq	r0, [r0, #-193]	; 0xffffff3f	
orrls	r0, ip, r5, lsl #3		
stmdbhi	r5, {}	; <UNPREDICTABLE>	
eorseq	r7, r3, r1, lsl #16		
orreq	r0, sl, r0, lsl #10		
andeq	r9, r0, r5, asr #1		
stcgt	14, cr8, [r1], {5}		
streq	r0, [r0, #-11]		
ldmgt	r6, {r0, r1, r2, r3, r7, r8}		
movwls	r0, #20480	; 0x5000	
rsbseq	sp, lr, r1, lsl #20		
orrseq	r0, r4, r0, lsl #10		
muleq	r0, r0, pc	; <UNPREDICTABLE>	
blx	67d4e <SLCRL2cRamConfig+0x47b4c>		
streq	r0, [r0, #-208]	; 0xffffff30	
cmpgt	r4, #1073741862	; 0x40000026	
stcls	0, cr0, [r5, #-0]		
rsceq	sp, r1, r1, lsl #18		
orrseq	r0, lr, r0, lsl #10		
andeq	sp, r0, r6, lsl #7		
strcc	sl, [r1], -r5, lsl #4		
streq	r0, [r0, #-43]	; 0xffffffd5	
stfnee	f0, [r0, #-652]!	; 0xfffffd74	
strge	r0, [r5, -r0]		
eorseq	r6, r8, r1, lsl #22		
		; <UNDEFINED> instruction: 0x01a80500	
andeq	r9, r0, fp, ror #9		
blvc	6cd84 <SLCRL2cRamConfig+0x4cb82>		
streq	r0, [r0, #-41]	; 0xffffffd7	
blne	ff00242c <LRemap+0x100241d>		
mrslt	r0, (UNDEF: 5)		
rsbeq	sl, r3, r1, lsl #8		
		; <UNDEFINED> instruction: 0x01b20500	
andeq	fp, r0, sp, ror #17		
cdpge	3, 0, cr11, cr1, cr5, {0}		
streq	r0, [r0, #-18]	; 0xffffffee	
ldmdacc	r2!, {r2, r4, r5, r7, r8}		
stmdalt	r5, {}	; <UNPREDICTABLE>	
rsbseq	pc, r2, r1, lsl #30		
		; <UNDEFINED> instruction: 0x01b90500	
andeq	r9, r0, fp, lsl #6		
streq	fp, [r1, -r5, lsl #26]		
streq	r0, [r0, #-25]	; 0xffffffe7	
mcrhi	1, 4, r0, cr1, cr14, {5}		
andgt	r0, r5, #0		
andseq	ip, r0, r1, lsl #4		
biceq	r0, r3, r0, lsl #10		
andeq	lr, r0, sp, lsr r9		
stcmi	7, cr12, [r1], {5}		
streq	r0, [r0, #-76]	; 0xffffffb4	
bhi	fe4424ec <LRemap+0x4424dd>		
stcgt	0, cr0, [r5], {-0}		
rsbeq	r9, r7, r1, lsl #20		
biceq	r0, sp, r0, lsl #10		
andeq	ip, r0, r1, ror r1		
strcs	sp, [r1, #-773]	; 0xfffffcfb	
streq	r0, [r0, #-148]	; 0xffffff6c	
blvc	fff42540 <LRemap+0x1f42531>		
strle	r0, [r5, -r0]		
rsbseq	pc, r7, r1, lsl #22		
bicseq	r0, r8, r0, lsl #10		
andeq	sl, r0, lr, lsl #24		
stmdahi	r1, {r0, r2, r8, fp, ip, lr, pc}		
streq	r0, [r0, #-187]	; 0xffffff45	
		; <UNDEFINED> instruction: 0x366c01da	
and	r0, r5, r0		
sbcseq	r5, ip, r1, lsl #22		
mvneq	r0, r0, lsl #10		
ldrdeq	r7, [r0], -r2		
blle	7a62c <SLCRL2cRamConfig+0x5a42a>		
streq	r0, [r0, #-211]	; 0xffffff2d	
strbtcc	r0, [r2], #483	; 0x1e3	
str	r0, [r5], #-0		
addseq	r4, r5, r1, lsl #4		
mvneq	r0, r0, lsl #10		
andeq	sl, r0, fp, asr #27		
		; <UNDEFINED> instruction: 0xf601ed05	
streq	r0, [r0, #-120]	; 0xffffff88	
andeq	r0, r1, #-2147483589	; 0x8000003b	
svc	0x00050000		
sbcseq	r7, sp, r1, lsl #14		
mvnseq	r0, r0, lsl #10		
andeq	sp, r0, sl, ror sl		
blls	7f664 <SLCRL2cRamConfig+0x5f462>		
streq	r0, [r0, #-20]	; 0xffffffec	
ldfvss	f0, [r7], {247}	; 0xf7	
stc2	0, cr0, [r5, #-0]		
addseq	r8, r6, r1, lsl #20		
addeq	r0, r0, #0, 10		
andeq	r5, r0, r9, asr #28		
strvs	r8, [r2], -r5, lsl #2		
streq	r0, [r0, #-150]	; 0xffffff6a	
movteq	r0, #25218	; 0x6282	
movwhi	r0, #20480	; 0x5000	
adceq	ip, fp, r2, lsl #2		
addeq	r0, r4, #0, 10		
muleq	r0, sp, r4		
stcvc	10, cr8, [r2], {5}		
streq	r0, [r0, #-206]	; 0xffffff32	
ldrvc	r0, [lr, #-651]	; 0xfffffd75	
stchi	0, cr0, [r5], {-0}		
sbceq	r4, sp, r2, lsl #2		
addeq	r0, sp, #0, 10		
muleq	r0, lr, r8		
strpl	r8, [r2, #-3589]	; 0xfffff1fb	
streq	r0, [r0, #-74]	; 0xffffffb6	
stmdbgt	r2, {r1, r2, r4, r7, r9}^		
svcls	0x00050000		
sbceq	r8, sl, r2, lsl #6		
adceq	r0, r2, #0, 10		
ldrdeq	r1, [r0], -r1	; <UNPREDICTABLE>	
strvc	sl, [r2, #-773]	; 0xfffffcfb	
streq	r0, [r0, #-148]	; 0xffffff6c	
sfmgt	f0, 4, [r0], {164}	; 0xa4	
strge	r0, [r5, #-0]		
adcseq	r7, r1, r2		
adceq	r0, fp, #0, 10		
andeq	r1, r0, r3, ror #30		
cdpcc	12, 0, cr10, cr2, cr5, {0}		
streq	r0, [r0, #-35]	; 0xffffffdd	
cdppl	2, 8, cr0, cr11, cr13, {5}		
cdpge	0, 0, cr0, cr5, cr0, {0}		
andeq	r4, sl, r2, lsl #18		
adcseq	r0, r4, #0, 10		
andeq	r6, r0, r0, lsr sp		
andmi	fp, r2, r5, lsl #14		
streq	r0, [r0, #-148]	; 0xffffff6c	
		; <UNDEFINED> instruction: 0x773402b8	
stmdblt	r5, {}	; <UNPREDICTABLE>	
eorseq	r3, fp, r2, lsl #2		
adcseq	r0, pc, #0, 10		
andeq	r2, r0, r0, lsl #3		
strcc	ip, [r2], -r5		
streq	r0, [r0, #-220]	; 0xffffff24	
ldrtgt	r0, [ip], r1, asr #5		
strgt	r0, [r5, -r0]		
rsceq	r2, sl, r2		
sbceq	r0, sl, #0, 10		
muleq	r0, r1, r2		
strmi	ip, [r2], #-2821	; 0xfffff4fb	
streq	r0, [r0, #-104]	; 0xffffff98	
svcge	0x00c902cc		
andle	r0, r5, #0		
adcseq	r5, r2, r2, lsl #22		
sbcseq	r0, r3, #0, 10		
andeq	r8, r0, r4, asr #11		
		; <UNDEFINED> instruction: 0xf002d405	
streq	r0, [r0, #-77]	; 0xffffffb3	
mrcne	2, 6, r0, cr10, cr10, {6}		
stcle	0, cr0, [r5, #-0]		
rsbeq	r1, fp, r2, lsl #30		
sbcseq	r0, lr, #0, 10		
andeq	r1, r0, pc, asr r6		
svcvs	0x0002df05		
streq	r0, [r0, #-9]		
cdpmi	2, 1, cr0, cr2, cr0, {7}		
str	r0, [r5], -r0		
rsceq	r3, r5, r2, lsl #4		
rsceq	r0, r7, #0, 10		
andeq	r4, r0, r0, ror sl		
strcs	lr, [r2, #-2053]	; 0xfffff7fb	
streq	r0, [r0, #-161]	; 0xffffff5f	
movwvs	r0, #29417	; 0x72e9	
svc	0x00050000		
subseq	ip, r8, r2, lsl #12		
rscseq	r0, r2, #0, 10		
andeq	lr, r0, r6, ror r7		
stmdaeq	r2, {r0, r2, r8, r9, ip, sp, lr, pc}		
streq	r0, [r0, #-135]	; 0xffffff79	
strdmi	r0, [r1, r4]!		
		; <UNDEFINED> instruction: 0xf5050000	
subeq	pc, r1, r2, lsl #4		
rscseq	r0, r6, #0, 10		
andeq	lr, r0, pc, asr #6		
stmdbcc	r2, {r0, r2, r8, r9, sl, ip, sp, lr, pc}		
streq	r0, [r0, #-204]	; 0xffffff34	
		; <UNDEFINED> instruction: 0xd6cd02f8	
		; <UNDEFINED> instruction: 0xf9050000	
subeq	r8, r5, r2, lsl #4		
rscseq	r0, sl, #0, 10		
ldrdeq	r5, [r0], -r7		
blne	c0bec <SLCRL2cRamConfig+0xa09ea>		
streq	r0, [r0, #-111]	; 0xffffff91	
lfmle	f0, 4, [fp, #1008]	; 0x3f0	
stc2	0, cr0, [r5, #-0]		
rsceq	r1, r6, r2, lsl #12		
rscseq	r0, lr, #0, 10		
strdeq	ip, [r0], -r3		
stfmid	f0, [r3, #-20]	; 0xffffffec	
streq	r0, [r0, #-172]	; 0xffffff54	
ldrbgt	r0, [r4], #898	; 0x382	
movwhi	r0, #20480	; 0x5000	
adceq	r8, r7, r3, lsl #28		
orreq	r0, r4, #0, 10		
andeq	r7, r0, sl, asr r5		
cfstr32vc	mvfx8, [r3, #-20]	; 0xffffffec	
streq	r0, [r0, #-31]	; 0xffffffe1	
cdpcs	3, 10, cr0, cr5, cr6, {4}		
strhi	r0, [r5, -r0]		
andseq	r8, fp, r3, lsl #8		
orreq	r0, r8, #0, 10		
andeq	r7, r0, r3, lsl #30		
andpl	r8, r3, #81920	; 0x14000	
streq	r0, [r0, #-146]	; 0xffffff6e	
cdpmi	3, 13, cr0, cr15, cr10, {4}		
blhi	142038 <__undef_stack+0x2b4d8>		
sbceq	r1, r1, r3, lsl #6		
orreq	r0, ip, #0, 10		
andeq	lr, r0, lr, ror #17		
cdpgt	13, 0, cr8, cr3, cr5, {0}		
streq	r0, [r0, #-20]	; 0xffffffec	
ldmdane	r6, {r1, r2, r3, r7, r8, r9}^		
strls	r0, [r5, #-0]		
addseq	r3, r0, r3, lsl #24		
orrseq	r0, r8, #0, 10		
andeq	r9, r0, r4, ror #31		
tstpl	r3, r5, lsl #18		
streq	r0, [r0, #-231]	; 0xffffff19	
svcvc	0x00e6039a		
blls	142070 <__undef_stack+0x2b510>		
eorseq	r5, r2, r3, lsl #14		
		; <UNDEFINED> instruction: 0x03a10500	
andeq	r1, r0, sp, lsr #24		
stc2	2, cr10, [r3], {5}		
streq	r0, [r0, #-88]	; 0xffffffa8	
strpl	r0, [sl, #931]	; 0x3a3	
strge	r0, [r5], #-0		
eorseq	fp, r6, r3, lsl #28		
		; <UNDEFINED> instruction: 0x03a90500	
andeq	ip, r0, r1, ror fp		
andge	sl, r3, r5, lsl #24		
streq	r0, [r0, #-97]	; 0xffffff9f	
cmnmi	r1, #-1275068414	; 0xb4000002	
cdpge	0, 0, cr0, cr5, cr0, {0}		
sbceq	pc, sp, r3, lsl #14		
		; <UNDEFINED> instruction: 0x03af0500	
andeq	sl, r0, fp, lsr #29		
tstls	r3, r5		
streq	r0, [r0, #-74]	; 0xffffffb6	
ldrvc	r0, [r1, #945]!	; 0x3b1	
andlt	r0, r5, #0		
eorseq	r3, r1, r3, lsl #2		
		; <UNDEFINED> instruction: 0x03b30500	
		; <UNDEFINED> instruction: 0x000004bd	
cdppl	4, 0, cr11, cr3, cr5, {0}		
streq	r0, [r0, #-100]	; 0xffffff9c	
ldrge	r0, [sp, #949]	; 0x3b5	
strlt	r0, [r5], -r0		
addeq	r7, r5, r3, lsl #16		
		; <UNDEFINED> instruction: 0x03b70500	
strdeq	sl, [r0], -pc	; <UNPREDICTABLE>	
blls	f1504 <SLCRL2cRamConfig+0xd1302>		
streq	r0, [r0, #-15]		
bne	fee42ff0 <LRemap+0xe42fe1>		
svclt	0x00050000		
sbcseq	r4, r3, r3		
biceq	r0, r0, #0, 10		
muleq	r0, fp, fp		
strgt	ip, [r3, #-517]	; 0xfffffdfb	
streq	r0, [r0, #-120]	; 0xffffff88	
cdpgt	3, 12, cr0, cr9, cr3, {6}		
strgt	r0, [r5], #-0		
eorseq	sl, r5, r3		
biceq	r0, r5, #0, 10		
andeq	fp, r0, r4, lsr r5		
strvc	ip, [r3], -r5, lsl #14		
streq	r0, [r0, #-223]	; 0xffffff21	
mvnne	r0, #200, 6	; 0x20000003	
stmdbgt	r5, {}	; <UNPREDICTABLE>	
addeq	r9, r9, r3, lsl #14		
biceq	r0, sl, #0, 10		
ldrdeq	r7, [r0], -r3		
strcc	sp, [r3], #-5		
streq	r0, [r0, #-206]	; 0xffffff32	
		; <UNDEFINED> instruction: 0xc76003d3	
strle	r0, [r5], #-0		
rsbeq	pc, lr, r3, lsl #14		
bicseq	r0, r5, #0, 10		
strdeq	ip, [r0], -r0		
svcvc	0x0003d605		
streq	r0, [r0, #-157]	; 0xffffff63	
stmdacs	r7, {r0, r1, r2, r4, r6, r7, r8, r9}		
stcle	0, cr0, [r5, #-0]		
sbcseq	fp, sl, r3, lsl #12		
bicseq	r0, lr, #0, 10		
ldrdeq	r7, [r0], -r4		
andmi	sp, r3, #5, 30		
streq	r0, [r0, #-84]	; 0xffffffac	
svchi	0x005e03e0		
mrs	r0, (UNDEF: 5)		
adcseq	r9, pc, r3, lsl #2		
mvneq	r0, #0, 10		
andeq	r3, r0, lr, lsr r9		
stmdami	r3, {r0, r2, r9, fp, sp, lr, pc}		
streq	r0, [r0, #-75]	; 0xffffffb5	
subsne	r0, ip, #-1409286141	; 0xac000003	
stc	0, cr0, [r5], {-0}		
andeq	r2, sl, r3, lsl #12		
mvnseq	r0, #0, 10		
strdeq	r5, [r0], -r6		
bl	fedc8 <SLCRL2cRamConfig+0xdebc6>		
streq	r0, [r0, #-82]	; 0xffffffae	
stceq	3, cr0, [sl], {244}	; 0xf4	
blx	1421c0 <__undef_stack+0x2b660>		
adceq	ip, r7, r3, lsl #14		
mvnseq	r0, #0, 10		
ldrdeq	sl, [r0], -sp		
stccc	14, cr15, [r3], {5}		
streq	r0, [r0, #-44]	; 0xffffffd4	
ldmibne	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9}^		
strhi	r0, [r5, #-0]		
rsceq	r4, r2, r4		
streq	r0, [r6], #1280	; 0x500	
andeq	sl, r0, lr, ror sp		
stmdbge	r4, {r0, r2, r8, r9, sl, pc}		
muleq	r0, sp, r0		
streq	r0, [r0, #-4]		
adceq	r9, fp, r4, asr #8		
cmpvc	r5, r0, lsl #10		
streq	r0, [r0, #-101]	; 0xffffff9b	
andseq	r0, pc, r6, asr #30		
movtcs	r0, #29952	; 0x7500	
streq	r0, [r0, #-35]	; 0xffffffdd	
adcseq	r6, r7, fp, asr #30		
andeq	r0, r4, r0		
cfsh32ls	mvfx0, mvfx10, #0		
streq	r0, [r0, #-92]	; 0xffffffa4	
adceq	r1, pc, r4, lsl lr	; <UNPREDICTABLE>	
ldreq	r0, [lr], -r0, lsl #10		
streq	r0, [r0, #-6]		
sbceq	r9, r5, r5, lsr #22		
teqmi	fp, #0, 10		
streq	r0, [r0, #-165]	; 0xffffff5b	
subeq	r6, r1, r1, lsr r8		
teqle	r7, r0, lsl #10		
streq	r0, [r0, #-68]	; 0xffffffbc	
rsbseq	r9, r2, sp, lsr sl		
strbmi	r0, [r3], -r0, lsl #10		
streq	r0, [r0, #-88]	; 0xffffffa8	
subseq	r5, r2, r9, asr #4		
blgt	13c3654 <__undef_stack+0x12acaf4>		
streq	r0, [r0, #-78]	; 0xffffffb2	
rsbseq	r0, lr, r5, asr lr		
rsbpl	r0, r1, r0, lsl #10		
streq	r0, [r0, #-77]	; 0xffffffb3	
subseq	r4, r0, fp, ror #14		
blx	1d4366e <__undef_stack+0x1c2cb0e>		
streq	r0, [r0, #-81]	; 0xffffffaf	
sbceq	r2, r1, pc, ror lr		
biceq	r0, r2, r0, lsl #10		
andeq	fp, r0, r0, ror pc		
svcvs	0x0001c305		
streq	r0, [r0, #-39]	; 0xffffffd9	
strbgt	r0, [r9, #-452]!	; 0xfffffe3c	
ble	14228c <__undef_stack+0x2b72c>		
addseq	ip, sp, r1, lsl #22		
bicseq	r0, fp, r0, lsl #10		
andeq	ip, r0, r5, lsl #11		
tstle	r1, r5, lsl #24		
streq	r0, [r0, #-172]	; 0xffffff54	
ldrtge	r0, [ip], -r4, ror #3		
str	r0, [r5, #-0]		
eoreq	sp, r4, r1, lsl #16		
mvneq	r0, r0, lsl #10		
andeq	r0, r0, r5, ror r4		
streq	pc, [r1, #-5]		
streq	r0, [r0, #-228]	; 0xffffff1c	
stmdbpl	r5, {r0, r4, r5, r6, r7, r8}^		
vhadd.s8	d0, d5, d0		
eorseq	r8, r5, r1, lsl #12		
mvnseq	r0, r0, lsl #10		
andeq	r3, r0, r6, asr #7		
stcvc	11, cr15, [r1], {5}		
streq	r0, [r0, #-59]	; 0xffffffc5	
strlt	r0, [r1], #508	; 0x1fc	
strhi	r0, [r5], -r0		
subseq	r1, fp, r2		
addeq	r0, r7, #0, 10		
andeq	ip, r0, lr, lsl sl		
cdppl	8, 0, cr8, cr2, cr5, {0}		
streq	r0, [r0, #-184]	; 0xffffff48	
sfmge	f0, 4, [r0, #600]!	; 0x258	
strls	r0, [r5, -r0]		
subseq	r6, fp, r2, lsl #16		
addseq	r0, r8, #0, 10		
		; <UNDEFINED> instruction: 0x0000b8bc	
stmda	r2, {r0, r2, fp, sp, pc}		
streq	r0, [r0, #-28]	; 0xffffffe4	
blcs	fec02db8 <LRemap+0xc02da9>		
bge	142318 <__undef_stack+0x2b7b8>		
rsbeq	r8, r3, r2, lsl #20		
adcseq	r0, r8, #0, 10		
andeq	ip, r0, r1, asr lr		
stcgt	9, cr11, [r2], {5}		
streq	r0, [r0, #-47]	; 0xffffffd1	
blls	fea42e18 <LRemap+0xa42e09>		
stmdagt	r5, {}	; <UNPREDICTABLE>	
sbceq	ip, sl, r2, lsl #22		
sbceq	r0, r9, #0, 10		
andeq	r2, r0, fp, asr #15		
bmi	b4b58 <SLCRL2cRamConfig+0x94956>		
streq	r0, [r0, #-61]	; 0xffffffc3	
strbvc	r0, [r3], #-728	; 0xfffffd28	
stmdble	r5, {}	; <UNPREDICTABLE>	
rsceq	r5, r4, r2, lsl #28		
sbcseq	r0, sl, #0, 10		
muleq	r0, r9, r4		
stmdami	r2, {r0, r2, fp, sp, lr, pc}		
streq	r0, [r0, #-20]	; 0xffffffec	
ldmda	lr!, {r0, r3, r5, r6, r7, r9}		
b	14236c <__undef_stack+0x2b80c>		
addeq	pc, sl, r2, lsl #26		
rscseq	r0, r8, #0, 10		
andeq	r1, r0, r4, asr r0		
		; <UNDEFINED> instruction: 0xff02f905	
streq	r0, [r0, #-15]		
sfmpl	f0, 4, [r9], #1000	; 0x3e8	
stmdahi	r5, {}	; <UNPREDICTABLE>	
rsceq	sl, r5, r3, lsl #14		
orreq	r0, r9, #0, 10		
andeq	r5, r0, sp, lsr #5		
bhi	e67ac <SLCRL2cRamConfig+0xc65aa>		
streq	r0, [r0, #-232]	; 0xffffff18	
svcge	0x00950399		
svcls	0x00050000		
sbceq	r6, r4, r3, lsl #26		
moveq	r0, #0, 10		
andeq	r3, r0, sp, ror r9		
strne	sl, [r3], #-1029	; 0xfffffbfb	
streq	r0, [r0, #-82]	; 0xffffffae	
cdpcc	3, 4, cr0, cr8, cr8, {5}		
stcge	0, cr0, [r5, #-0]		
sbceq	r9, r4, r3, lsl #18		
		; <UNDEFINED> instruction: 0x03b80500	
andeq	r3, r0, r1, lsr #31		
strls	ip, [r3, -r5, lsl #4]		
streq	r0, [r0, #-131]	; 0xffffff7d	
		; <UNDEFINED> instruction: 0xb1ae03c7	
cdpgt	0, 0, cr0, cr5, cr0, {0}		
addseq	r4, fp, r3, lsl #12		
biceq	r0, pc, #0, 10		
andeq	sp, r0, r3, asr #19		
andcc	sp, r3, r5, lsl #20		
streq	r0, [r0, #-62]	; 0xffffffc2	
stmiavc	fp!, {r0, r1, r3, r4, r6, r7, r8, r9}		
str	r0, [r5], -r0		
andeq	lr, sl, r3, lsl #20		
mvneq	r0, #0, 10		
andeq	r1, r0, lr, lsl #28		
stmdbhi	r3, {r0, r2, r8, r9, ip, sp, lr, pc}		
streq	r0, [r0, #-12]		
mcrls	3, 3, r0, cr10, cr4, {7}		
movwhi	r0, #20480	; 0x5000	
addseq	r7, r3, r4, lsl #14		
streq	r0, [r4], #1280	; 0x500	
andeq	r8, r0, r2, asr #30		
andeq	r0, r0, r0, lsl #8		
ldrbcc	r3, [fp], #3333	; 0xd05	
mrsmi	r0, (UNDEF: 5)		
andeq	r0, r0, r4, lsl #5		
addscs	r4, r5, r5, lsl #16		
stmdbmi	r5, {}	; <UNPREDICTABLE>	
andeq	fp, r0, r8, asr fp		
bic	r5, ip, r5, lsl #16		
blvs	142444 <__undef_stack+0x2b8e4>		
ldrdeq	r5, [r0], -ip		
bcc	620460 <__undef_stack+0x509900>		
streq	r0, [r0], #-0		
andcc	r0, r5, #0		
andeq	r7, r0, ip, lsr #32		
tstge	r3, r5, lsl #28		
svccc	0x00050000		
andeq	r0, r0, r9, lsr #18		
ldclge	0, cr4, [r7], #20		
svcpl	0x00050000		
andeq	r9, r0, lr, ror #15		
addcc	r7, r0, #81920	; 0x14000	
andls	r0, r5, r0		
eoreq	r4, r6, r1, lsl #2		
		; <UNDEFINED> instruction: 0x01a20500	
andeq	r8, r0, ip, asr #24		
andeq	r0, r0, r0, lsl #8		
strbcs	r2, [sp], r5, lsl #24		
blcc	142490 <__undef_stack+0x2b930>		
andeq	r1, r0, r9, asr #20		
strbhi	r3, [r8], #-3077	; 0xfffff3fb	
stccc	0, cr0, [r5, #-0]		
andeq	sl, r0, r1, lsr #21		
stcleq	14, cr3, [r9], {5}		
svccc	0x00050000		
andeq	r9, r0, ip, lsr r3		
blle	3924c4 <__undef_stack+0x27b964>		
mrsmi	r0, (UNDEF: 5)		
andeq	r0, r0, ip, lsl #5		
ldmle	ip!, {r0, r2, r9, lr}^		
strmi	r0, [r5, -r0]		
andeq	r7, r0, r6, lsl #11		
ldcgt	9, cr4, [r8], {5}		
stcmi	0, cr0, [r5], {-0}		
andeq	r9, r0, sp, lsr #19		
stmdbmi	r9!, {r0, r2, r9, sl, fp, lr}^		
andpl	r0, r5, r0		
andeq	r0, r0, sl, ror #6		
strbvs	r5, [r4, r5, lsl #4]		
movwpl	r0, #20480	; 0x5000	
andeq	r3, r0, fp, asr r7		
mvnscc	r5, #20971520	; 0x1400000	
strpl	r0, [r5, -r0]		
andeq	r7, r0, sl, lsl r1		
bicls	r5, r4, r5, lsl #18		
bpl	1424fc <__undef_stack+0x2b99c>		
andeq	fp, r0, sl, lsr r4		
stmdbge	pc, {r0, r2, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cdppl	0, 0, cr0, cr5, cr0, {0}		
andeq	r8, r0, fp, ror sl		
cdpgt	0, 2, cr6, cr0, cr5, {0}		
mrsvs	r0, (UNDEF: 5)		
andeq	r6, r0, r3, lsl #24		
svcgt	0x006c6305		
strvs	r0, [r5], -r0		
andeq	r0, r0, r0, ror sl		
strb	r6, [r1, r5, lsl #18]		
bvs	14252c <__undef_stack+0x2b9cc>		
andeq	ip, r0, r6, lsr #24		
addsmi	r6, r2, #5120	; 0x1400	
stcvs	0, cr0, [r5], {-0}		
andeq	r1, r0, pc, lsr #2		
ldrbcs	r7, [r1, #517]	; 0x205	
stmdbvc	r5, {}	; <UNPREDICTABLE>	
strdeq	r2, [r0], -r7		
vstrhi	s15, [pc, #-20]	; 2538 <_HEAP_SIZE+0x538>	
blvc	142550 <__undef_stack+0x2b9f0>		
strdeq	r9, [r0], -sl		
ldmdbvs	ip, {r0, r2, r8, sl, fp, ip, sp, lr}^		
cdpvc	0, 0, cr0, cr5, cr0, {0}		
andeq	r9, r0, r8, asr r5		
blne	63578 <SLCRL2cRamConfig+0x43376>		
streq	r0, [r0, #-108]	; 0xffffff94	
stmdbeq	sp, {r1, r2, r7, r8}^		
stmdahi	r5, {}	; <UNPREDICTABLE>	
subseq	r2, r4, r1, lsl #14		
orreq	r0, fp, r0, lsl #10		
andeq	r3, r0, fp, ror #8		
stmdagt	r1, {r0, r2, sl, fp, pc}		
streq	r0, [r0, #-53]	; 0xffffffcb	
cdpne	1, 15, cr0, cr5, cr13, {4}		
andls	r0, r5, r0		
rsbeq	r1, r7, r1, lsl #24		
orrseq	r0, r4, r0, lsl #10		
		; <UNDEFINED> instruction: 0x000034b9	
strge	r9, [r1], -r5, lsl #14		
streq	r0, [r0, #-30]	; 0xffffffe2	
ldfpls	f0, [lr], {155}	; 0x9b	
stcls	0, cr0, [r5, #-0]		
rsbseq	r8, r7, r1, lsl #12		
orrseq	r0, pc, r0, lsl #10		
andeq	r8, r0, r8, ror #1		
strgt	sl, [r1], #-517	; 0xfffffdfb	
streq	r0, [r0, #-177]	; 0xffffff4f	
ldmibge	fp!, {r1, r2, r5, r7, r8}^		
stmdage	r5, {}	; <UNPREDICTABLE>	
eorseq	r4, r4, r1, lsl #12		
		; <UNDEFINED> instruction: 0x01ad0500	
andeq	r7, r0, r1, lsr sl		
strge	sl, [r1], -r5, lsl #30		
streq	r0, [r0, #-147]	; 0xffffff6d	
ldmdagt	r4, {r0, r4, r5, r7, r8}		
strlt	r0, [r5], #-0		
addseq	r8, lr, r1, lsl #8		
		; <UNDEFINED> instruction: 0x01b70500	
andeq	r1, r0, pc, ror r2		
vstrmi	s22, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-72]	; 0xffffffb8	
blmi	ff702cec <LRemap+0x1702cdd>		
svclt	0x00050000		
adcseq	pc, r2, r1, lsl #16		
biceq	r0, r2, r0, lsl #10		
muleq	r0, sp, fp		
tstpl	r1, r5, lsl #10		
streq	r0, [r0, #-208]	; 0xffffff30	
ldrtle	r0, [r9], r8, asr #3		
cdpgt	0, 0, cr0, cr5, cr0, {0}		
subseq	sl, r1, r1, lsl #14		
bicseq	r0, r1, r0, lsl #10		
andeq	sl, r0, pc, ror sl		
stmdbmi	r1, {r0, r2, r9, ip, lr, pc}		
streq	r0, [r0, #-65]	; 0xffffffbf	
strble	r0, [pc, #-467]!	; 245d <_HEAP_SIZE+0x45d>	
strle	r0, [r5], #-0		
sbceq	ip, r9, r1, lsl #28		
bicseq	r0, r5, r0, lsl #10		
andeq	r3, r0, r2, lsr #19		
movwle	sp, #5637	; 0x1605	
streq	r0, [r0, #-34]	; 0xffffffde	
ldrsbtge	r0, [sl], #26		
stcle	0, cr0, [r5], {-0}		
subseq	sp, sl, r1, lsl #24		
bicseq	r0, sp, r0, lsl #10		
andeq	r8, r0, r0, ror r3		
movwcc	sp, #7685	; 0x1e05	
streq	r0, [r0, #-171]	; 0xffffff55	
bgt	fe802de4 <LRemap+0x802dd5>		
and	r0, r5, r0		
subseq	fp, sl, r1, lsl #8		
mvneq	r0, r0, lsl #10		
andeq	r5, r0, r5, ror #28		
andpl	lr, r1, r5, lsl #12		
streq	r0, [r0, #-14]		
blpl	ff402e20 <LRemap+0x1402e11>		
stmda	r5, {}	; <UNPREDICTABLE>	
sbceq	sp, sp, r1, lsl #10		
mvneq	r0, r0, lsl #10		
andeq	sl, r0, r3, lsr #26		
strmi	lr, [r1, -r5, lsl #24]		
streq	r0, [r0, #-103]	; 0xffffff99	
adcs	r0, r5, lr, ror #3		
		; <UNDEFINED> instruction: 0xf0050000	
eoreq	pc, lr, r1, lsl #2		
mvnseq	r0, r0, lsl #10		
andeq	r6, r0, ip, asr #24		
tstgt	r1, r5, lsl #8		
streq	r0, [r0, #-42]	; 0xffffffd6	
mrcls	1, 0, r0, cr3, cr6, {7}		
		; <UNDEFINED> instruction: 0xf8050000	
eorseq	r1, r1, r1, lsl #2		
mvnseq	r0, r0, lsl #10		
muleq	r0, sl, r0		
tstge	r1, r5, lsl #24		
streq	r0, [r0, #-133]	; 0xffffff7b	
ldrbeq	r0, [pc, #-640]	; 2458 <_HEAP_SIZE+0x458>	
strhi	r0, [r5, -r0]		
rsbeq	pc, r0, r2, lsl #14		
addeq	r0, r9, #0, 10		
andeq	r7, r0, r8, ror #19		
strne	r8, [r2], -r5, lsl #20		
streq	r0, [r0, #-42]	; 0xffffffd6	
ldrtvc	r0, [sl], #654	; 0x28e	
andls	r0, r5, r0		
subeq	r8, r1, r2, lsl #2		
addseq	r0, r2, #0, 10		
andeq	lr, r0, sl, lsr r6		
tsthi	r2, r5, lsl #8		
streq	r0, [r0, #-109]	; 0xffffff93	
stmiblt	r9!, {r0, r2, r4, r7, r9}^		
strls	r0, [r5], -r0		
rsceq	r5, r0, r2, lsl #2		
addseq	r0, r8, #0, 10		
andeq	r4, r0, r7, ror pc		
svcvc	0x00029a05		
streq	r0, [r0, #-207]	; 0xffffff31	
usatge	r0, #13, fp, lsl #5		
svcls	0x00050000		
addseq	ip, r7, r2, lsl #28		
adceq	r0, r3, #0, 10		
ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>	
movwvs	sl, #9221	; 0x2405	
streq	r0, [r0, #-66]	; 0xffffffbe	
ldmcc	r5, {r0, r2, r5, r7, r9}		
strge	r0, [r5], -r0		
rsceq	r8, r6, r2, lsl #12		
adceq	r0, r7, #0, 10		
andeq	r7, r0, fp, ror #21		
stclt	8, cr10, [r2], {5}		
streq	r0, [r0, #-140]	; 0xffffff74	
adcscs	r0, fp, #-1610612726	; 0xa000000a	
blge	142768 <__undef_stack+0x2bc08>		
rsbeq	sp, r0, r2, lsl #30		
adceq	r0, sp, #0, 10		
andeq	sp, r0, sl, lsr #2		
tstge	r2, r5, lsl #28		
streq	r0, [r0, #-227]	; 0xffffff1d	
lfmvc	f0, 2, [lr, #-700]!	; 0xfffffd44	
mrslt	r0, (UNDEF: 5)		
andseq	r8, r9, r2, lsl #28		
adcseq	r0, r5, #0, 10		
andeq	r8, r0, r6, ror r9		
strls	fp, [r2], -r5, lsl #20		
streq	r0, [r0, #-90]	; 0xffffffa6	
adcvs	r0, r9, #-268435445	; 0xf000000b	
andgt	r0, r5, #0		
adceq	sl, ip, r2, lsl #28		
sbceq	r0, r9, #0, 10		
andeq	r8, r0, pc, lsl r5		
vmlavc.f32	s24, s4, s10		
streq	r0, [r0, #-103]	; 0xffffff99	
strbeq	r0, [r2, -lr, asr #5]!		
andle	r0, r5, #0		
addseq	r3, r6, r2, lsl #16		
sbcseq	r0, r6, #0, 10		
andeq	r2, r0, r7, lsl fp		
strvs	sp, [r2], -r5, lsl #20		
streq	r0, [r0, #-53]	; 0xffffffcb	
ldrdpl	r0, [r0], -lr	; <UNPREDICTABLE>	
and	r0, r5, #0		
eorseq	sl, r6, r2, lsl #10		
rsceq	r0, r6, #0, 10		
andeq	lr, r0, r0, lsl #9		
strcc	lr, [r2, -r5, lsl #20]		
streq	r0, [r0, #-108]	; 0xffffff94	
ldmibeq	r1, {r0, r1, r3, r5, r6, r7, r9}		
stc	0, cr0, [r5], {-0}		
sbceq	ip, r3, r2, lsl #10		
rsceq	r0, sp, #0, 10		
muleq	r0, fp, r1		
svc	0x0002f105		
streq	r0, [r0, #-144]	; 0xffffff70	
blle	16833d4 <__undef_stack+0x156c874>		
vhadd.u8	d0, d5, d0		
rsbseq	r1, r8, r2, lsl #30		
rscseq	r0, r4, #0, 10		
andeq	r8, r0, lr, ror #29		
strgt	pc, [r2, -r5, lsl #10]		
streq	r0, [r0, #-143]	; 0xffffff71	
		; <UNDEFINED> instruction: 0xa71102f9	
cdp2	0, 0, cr0, cr5, cr0, {0}		
rsbseq	fp, pc, r2, lsl #10		
orreq	r0, r2, #0, 10		
andeq	sl, r0, r0, ror r4		
str	r8, [r3], -r5, lsl #10		
streq	r0, [r0, #-81]	; 0xffffffaf	
ldrbeq	r0, [lr, #-903]!	; 0xfffffc79	
bhi	142848 <__undef_stack+0x2bce8>		
subeq	r5, r0, r3, lsl #16		
orreq	r0, sp, #0, 10		
andeq	r3, r0, r4, lsl #26		
str	r8, [r3, -r5, lsl #30]		
streq	r0, [r0, #-60]	; 0xffffffc4	
stclpl	3, cr0, [sp], {147}	; 0x93	
strls	r0, [r5], -r0		
sbceq	sl, r0, r3, lsl #4		
orrseq	r0, r8, #0, 10		
andeq	lr, r0, r5, lsl r1		
		; <UNDEFINED> instruction: 0xf1039b05	
streq	r0, [r0, #-102]	; 0xffffff9a	
stmibge	r7!, {r1, r2, r3, r4, r7, r8, r9}		
streq	r0, [r0], #-0		
strcc	r0, [r5, #-0]		
andeq	r4, r0, r3, ror #22		
svcne	0x00563c05		
stccc	0, cr0, [r5, #-0]		
andeq	r4, r0, ip, ror #19		
stmdane	pc!, {r0, r2, r9, sl, fp, ip, sp}^	; <UNPREDICTABLE>	
svccc	0x00050000		
andeq	r4, r0, r8, asr #20		
rsbsne	r4, sp, r5		
mrsmi	r0, (UNDEF: 5)		
andeq	r8, r0, r2, ror r4		
ldmeq	r6!, {r0, r2, r9, lr}		
movwmi	r0, #20480	; 0x5000	
andeq	r7, r0, r1, lsl #22		
ldmib	r3, {r0, r2, sl, lr}^		
strmi	r0, [r5, #-0]		
andeq	r6, r0, r4, asr #31		
		; <UNDEFINED> instruction: 0x03be4605	
strmi	r0, [r5, -r0]		
andeq	r4, r0, sl, lsr #22		
ldmdbls	r1!, {r0, r2, fp, lr}		
stmdbmi	r5, {}	; <UNPREDICTABLE>	
ldrdeq	sp, [r0], -fp		
blcc	ffd550f4 <LRemap+0x1d550e5>		
blmi	1428e4 <__undef_stack+0x2bd84>		
andeq	r0, r0, r7, ror #25		
ldmible	fp, {r0, r2, sl, fp, lr}^		
svcmi	0x00050000		
andeq	r8, r0, r7, lsr #32		
strbls	r5, [sl, -r5]!		
mrspl	r0, (UNDEF: 5)		
andeq	sl, r0, lr, ror #21		
stmialt	r2!, {r0, r2, r9, ip, lr}^		
movwpl	r0, #20480	; 0x5000	
andeq	sp, r0, r7, ror #18		
blcs	ffd17924 <LRemap+0x1d17915>		
strpl	r0, [r5, #-0]		
andeq	r1, r0, r2, lsr #24		
bhi	13d8130 <__undef_stack+0x12c15d0>		
strpl	r0, [r5, -r0]		
andeq	sl, r0, r5, ror #8		
eorvs	r5, r1, r5, lsl #16		
stmdbpl	r5, {}	; <UNPREDICTABLE>	
strdeq	r6, [r0], -r8		
ble	15d9148 <__undef_stack+0x14c25e8>		
blpl	142938 <__undef_stack+0x2bdd8>		
muleq	r0, r6, r0		
ldccc	12, cr5, [sp, #-20]!	; 0xffffffec	
stcpl	0, cr0, [r5, #-0]		
andeq	r5, r0, r8, lsr r8		
bgt	45a160 <__undef_stack+0x343600>		
mrsvs	r0, (UNDEF: 5)		
ldrdeq	r5, [r0], -ip		
cdplt	2, 15, cr6, cr14, cr5, {0}		
movwvs	r0, #20480	; 0x5000	
andeq	lr, r0, sp, lsr sl		
cdpgt	4, 10, cr6, cr15, cr5, {0}		
strvs	r0, [r5, #-0]		
andeq	sp, r0, r4, ror r7		
sub	r6, r4, r5, lsl #12		
strvs	r0, [r5, -r0]		
andeq	r3, r0, r1, lsr r9		
ldrhi	r6, [r1, r5, lsl #16]!		
stmdbvs	r5, {}	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x0000cebc	
vldmiacs	r8, {s13-s17}		
blvs	14298c <__undef_stack+0x2be2c>		
andeq	r5, r0, r4, ror r3		
bls	79d9a8 <__undef_stack+0x686e48>		
stcvs	0, cr0, [r5, #-0]		
andeq	r6, r0, pc, asr #8		
strbgt	r6, [r1, r5, lsl #28]!		
svcvs	0x00050000		
andeq	ip, r0, sl, asr r5		
orrsgt	r7, fp, r5		
movwvc	r0, #20480	; 0x5000	
andeq	r1, r0, r5, lsl #8		
addsle	r7, r2, #83886080	; 0x5000000	
strvc	r0, [r5, #-0]		
		; <UNDEFINED> instruction: 0x000053bc	
svcge	0x00ab7605		
strvc	r0, [r5, -r0]		
andeq	r3, r0, r6, lsl #13		
strbtvc	r7, [ip], #-2053	; 0xfffff7fb	
stmdbvc	r5, {}	; <UNPREDICTABLE>	
andeq	r4, r0, pc, asr pc		
blcs	fe6211f0 <LRemap+0x6211e1>		
blvc	1429e0 <__undef_stack+0x2be80>		
andeq	lr, r0, ip, ror #7		
adcle	r7, r2, r5, lsl #26		
cdpvc	0, 0, cr0, cr5, cr0, {0}		
andeq	r1, r0, r5, ror #3		
stc	0, cr8, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-76]	; 0xffffffb4	
ldmibvs	r5, {r0, r7, r8}		
andhi	r0, r5, #0		
adcseq	r2, r8, r1, lsl #8		
orreq	r0, r3, r0, lsl #10		
andeq	r7, r0, r4, lsr #15		
blls	64e24 <SLCRL2cRamConfig+0x44c22>		
streq	r0, [r0, #-148]	; 0xffffff6c	
bcc	ffa83040 <LRemap+0x1a83031>		
blhi	142a1c <__undef_stack+0x2bebc>		
adcseq	sl, pc, r1, lsl #24		
orreq	r0, ip, r0, lsl #10		
andeq	r7, r0, pc, asr #2		
stccs	13, cr8, [r1], {5}		
streq	r0, [r0, #-110]	; 0xffffff92	
bcc	fedc3070 <LRemap+0xdc3061>		
andls	r0, r5, r0		
sbcseq	r8, r5, r1, lsl #14		
orrseq	r0, r1, r0, lsl #10		
andeq	r9, r0, r9, ror #17		
strls	r9, [r1, -r5, lsl #4]		
streq	r0, [r0, #-122]	; 0xffffff86	
ldrbtcs	r0, [sl], #403	; 0x193	
strls	r0, [r5], #-0		
andeq	sl, r9, r1, lsl #10		
orrseq	r0, r5, r0, lsl #10		
andeq	ip, r0, r8, asr #5		
stmdblt	r1, {r0, r2, r8, r9, sl, ip, pc}		
streq	r0, [r0, #-227]	; 0xffffff1d	
bmi	feb030cc <LRemap+0xb030bd>		
stmdbls	r5, {}	; <UNPREDICTABLE>	
sbcseq	r0, r4, r1, lsl #22		
orrseq	r0, sl, r0, lsl #10		
strdeq	r6, [r0], -r9		
stc2	11, cr9, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-226]	; 0xffffff1e	
smullseq	r0, sl, sp, r1		
cdpls	0, 0, cr0, cr5, cr0, {0}		
addeq	ip, r8, r1, lsl #26		
orrseq	r0, pc, r0, lsl #10		
andeq	sl, r0, ip, lsl #12		
str	sl, [r1, #-261]	; 0xfffffefb	
streq	r0, [r0, #-68]	; 0xffffffbc	
smlatbls	pc, r4, r1, r0	; <UNPREDICTABLE>	
strge	r0, [r5, #-0]		
eorseq	lr, r8, r1, lsl #24		
		; <UNDEFINED> instruction: 0x01a60500	
andeq	r3, r0, r7, asr #20		
bne	6cacc <SLCRL2cRamConfig+0x4c8ca>		
streq	r0, [r0, #-140]	; 0xffffff74	
strtlt	r0, [r1], -r9, lsr #3		
bge	142ac4 <__undef_stack+0x2bf64>		
andeq	r0, r8, r1, lsl #12		
		; <UNDEFINED> instruction: 0x01ab0500	
andeq	r8, r0, sl, lsr #29		
movwmi	sp, #5381	; 0x1505	
streq	r0, [r0, #-6]		
streq	r0, [r1, #-470]!	; 0xfffffe2a	
strle	r0, [r5, -r0]		
andseq	r8, r7, r1, lsl #12		
bicseq	r0, r8, r0, lsl #10		
andeq	r1, r0, r4, ror #9		
bpl	78f04 <SLCRL2cRamConfig+0x58d02>		
streq	r0, [r0, #-125]	; 0xffffff83	
svccs	0x00a801da		
blle	142afc <__undef_stack+0x2bf9c>		
subseq	r4, fp, r1, lsl #8		
bicseq	r0, ip, r0, lsl #10		
andeq	r8, r0, sl, lsr #17		
stmdale	r1, {r0, r2, r8, sl, fp, ip, lr, pc}		
streq	r0, [r0, #-124]	; 0xffffff84	
blcc	164328c <__undef_stack+0x152c72c>		
svcle	0x00050000		
rsbeq	r8, r2, r1, lsl #10		
mvneq	r0, r0, lsl #10		
andeq	fp, r0, r2, lsr #4		
mvfmis	f6, f5		
streq	r0, [r0, #-193]	; 0xffffff3f	
svcgt	0x000601e2		
movw	r0, #20480	; 0x5000	
rsbseq	r3, ip, r1, lsl #8		
mvneq	r0, r0, lsl #10		
andeq	lr, r0, r0, ror #16		
andeq	lr, r1, r5, lsl #16		
streq	r0, [r0, #-0]		
strgt	r0, [ip], r9, ror #3		
stc	0, cr0, [r5], {-0}		
andeq	r5, fp, r1, lsl #16		
mvnseq	r0, r0, lsl #10		
andeq	r4, r0, sp, ror #12		
stceq	3, cr15, [r1], {5}		
streq	r0, [r0, #-165]	; 0xffffff5b	
orrscs	r0, r6, #1073741885	; 0x4000003d	
		; <UNDEFINED> instruction: 0xf6050000	
adcseq	sp, pc, r1, lsl #18		
mvnseq	r0, r0, lsl #10		
andeq	r0, r0, r0, asr #26		
and	pc, r1, r5, lsl #20		
streq	r0, [r0, #-21]	; 0xffffffeb	
cmn	r0, #1073741887	; 0x4000003f	
		; <UNDEFINED> instruction: 0xff050000	
eorseq	r3, r3, r1, lsl #10		
addeq	r0, r0, #0, 10		
andeq	r2, r0, r2, lsl r2		
andcc	r8, r2, #1342177280	; 0x50000000	
streq	r0, [r0, #-93]	; 0xffffffa3	
cdple	2, 6, cr0, cr1, cr4, {4}		
strhi	r0, [r5, #-0]		
eorseq	r2, r5, r2, lsl #24		
addeq	r0, sl, #0, 10		
andeq	r8, r0, r2, ror #19		
vstr	d8, [r2, #-20]	; 0xffffffec	
streq	r0, [r0, #-183]	; 0xffffff49	
bge	ffe435f0 <LRemap+0x1e435e1>		
cdphi	0, 0, cr0, cr5, cr0, {0}		
rsceq	r7, r5, r2, lsl #4		
addseq	r0, r0, #0, 10		
ldrdeq	r8, [r0], -r9		
andle	r9, r2, #1073741825	; 0x40000001	
streq	r0, [r0, #-135]	; 0xffffff79	
teqpl	sp, #536870921	; 0x20000009	
movwls	r0, #20480	; 0x5000	
adceq	r9, r6, r2, lsl #2		
addseq	r0, r5, #0, 10		
andeq	r1, r0, r7, lsl #26		
bne	a8400 <SLCRL2cRamConfig+0x881fe>		
streq	r0, [r0, #-100]	; 0xffffff9c	
lfmcc	f0, 2, [fp, #604]!	; 0x25c	
stmdals	r5, {}	; <UNPREDICTABLE>	
addseq	pc, r5, r2, lsl #2		
addseq	r0, sl, #0, 10		
strdeq	r3, [r0], -r9		
strhi	r9, [r2, #-2821]	; 0xfffff4fb	
streq	r0, [r0, #-168]	; 0xffffff58	
ldrvs	r0, [ip, #672]!	; 0x2a0	
mrsge	r0, (UNDEF: 5)		
adceq	r4, sp, r2, lsl #12		
adceq	r0, r3, #0, 10		
andeq	lr, r0, r4, lsr #8		
andls	sl, r2, #20971520	; 0x1400000	
streq	r0, [r0, #-14]		
stmiage	r7!, {r0, r1, r2, r5, r7, r9}^		
stmdage	r5, {}	; <UNPREDICTABLE>	
andeq	r4, r8, r2, lsl #30		
adceq	r0, fp, #0, 10		
andeq	r5, r0, r8, asr #20		
strpl	sl, [r2, -r5, lsl #24]		
streq	r0, [r0, #-124]	; 0xffffff84	
stmdavs	sl!, {r0, r2, r3, r5, r7, r9}^		
cdpge	0, 0, cr0, cr5, cr0, {0}		
addseq	r2, sp, r2, lsl #20		
adcseq	r0, r0, #0, 10		
andeq	r1, r0, sl, lsl #1		
strcc	fp, [r2, -r5, lsl #2]		
streq	r0, [r0, #-129]	; 0xffffff7f	
ldrhge	r0, [r4, #-34]	; 0xffffffde	
strlt	r0, [r5], #-0		
addseq	r6, pc, r2, lsl #30		
adcseq	r0, r5, #0, 10		
		; <UNDEFINED> instruction: 0x00004fb2	
stmdavc	r2, {r0, r2, r9, sl, ip, sp, pc}		
streq	r0, [r0, #-184]	; 0xffffff48	
ldrble	r0, [fp, #696]	; 0x2b8	
stmdblt	r5, {}	; <UNPREDICTABLE>	
rsceq	r6, r1, r2		
adcseq	r0, sl, #0, 10		
andeq	r2, r0, r4, lsr #25		
stmdaeq	r2, {r0, r2, r8, r9, fp, ip, sp, pc}		
streq	r0, [r0, #-77]	; 0xffffffb3	
stmpl	r2, {r1, r2, r3, r4, r5, r7, r9}		
svclt	0x00050000		
addseq	r4, r9, r2		
sbceq	r0, r0, #0, 10		
ldrdeq	r2, [r0], -r8		
stmdals	r2, {r0, r2, r8, lr, pc}		
streq	r0, [r0, #-102]	; 0xffffff9a	
ldrbtvc	r0, [r0], r2, asr #5		
movwgt	r0, #20480	; 0x5000	
adceq	r5, pc, r2, lsl #6		
sbceq	r0, r5, #0, 10		
andeq	r0, r0, r3, asr #3		
strne	ip, [r2], -r5, lsl #12		
streq	r0, [r0, #-65]	; 0xffffffbf	
strbmi	r0, [fp, #-711]	; 0xfffffd39	
stmdbgt	r5, {}	; <UNPREDICTABLE>	
subseq	r0, r3, r2, lsl #26		
sbceq	r0, sl, #0, 10		
muleq	r0, r8, r0		
stmdbge	r2, {r0, r2, r8, r9, fp, lr, pc}		
streq	r0, [r0, #-204]	; 0xffffff34	
strpl	r0, [ip, #718]!	; 0x2ce	
andle	r0, r5, r0		
adceq	sl, r1, r2, lsl #4		
sbcseq	r0, r1, #0, 10		
andeq	r7, r0, fp, lsl #29		
cdplt	7, 0, cr13, cr2, cr5, {0}		
streq	r0, [r0, #-179]	; 0xffffff4d	
sfmcc	f0, 2, [r1, #864]	; 0x360	
ble	142d10 <__undef_stack+0x2c1b0>		
addeq	lr, r4, r2, lsl #20		
sbcseq	r0, fp, #0, 10		
andeq	sp, r0, sp, ror #12		
movwhi	sp, #11781	; 0x2e05	
streq	r0, [r0, #-195]	; 0xffffff3d	
		; <UNDEFINED> instruction: 0x17d402df	
and	r0, r5, r0		
andeq	sp, r2, r2, lsl #4		
rsceq	r0, r1, #0, 10		
andeq	sl, r0, ip, asr r2		
movwpl	lr, #9989	; 0x2705	
streq	r0, [r0, #-15]		
lfmcc	f0, 4, [r2], #928	; 0x3a0	
b	142d48 <__undef_stack+0x2c1e8>		
addseq	r7, sl, r2, lsl #22		
rsceq	r0, fp, #0, 10		
andeq	r2, r0, r1, rrx		
strgt	lr, [r2, #-3333]	; 0xfffff2fb	
streq	r0, [r0, #-59]	; 0xffffffc5	
addge	r0, r6, pc, ror #5		
		; <UNDEFINED> instruction: 0xf1050000	
rsbeq	r4, sp, r2, lsl #30		
streq	r0, [r4], #1280	; 0x500	
andeq	r0, r0, r8, lsl sl		
blle	124188 <__undef_stack+0xd628>		
streq	r0, [r0, #-26]	; 0xffffffe6	
svccs	0x009a0486		
strhi	r0, [r5, -r0]		
adceq	lr, r9, r4, lsl #26		
streq	r0, [r8], #1280	; 0x500	
andeq	sp, r0, r8, lsl r7		
bleq	1251a4 <__undef_stack+0xe644>		
streq	r0, [r0, #-128]	; 0xffffff80	
bls	feb83fc0 <LRemap+0xb83fb1>		
stchi	0, cr0, [r5, #-0]		
sbcseq	sp, r2, r4, lsl #12		
streq	r0, [lr], #1280	; 0x500	
andeq	fp, r0, r3, lsr r7		
tstls	r4, r5, lsl #30		
streq	r0, [r0, #-153]	; 0xffffff67	
strbvc	r0, [r1, #-1168]	; 0xfffffb70	
mrsls	r0, (UNDEF: 5)		
eoreq	r5, sp, r4, lsl #2		
ldreq	r0, [r2], #1280	; 0x500	
andeq	r8, r0, sl, asr sl		
stcpl	3, cr9, [r4], {5}		
streq	r0, [r0, #-99]	; 0xffffff9d	
mulscc	r7, r4, r4		
strls	r0, [r5, #-0]		
rsceq	r0, r2, r4, lsl #26		
ldreq	r0, [r6], #1280	; 0x500	
strdeq	r6, [r0], -r2		
str	r9, [r4, -r5, lsl #14]		
streq	r0, [r0, #-3]		
andsmi	r0, r4, #-1711276032	; 0x9a000000	
blls	142df0 <__undef_stack+0x2c290>		
rsbseq	fp, r0, r4, lsl #16		
ldreq	r0, [ip], #1280	; 0x500	
		; <UNDEFINED> instruction: 0x000043b2	
blvs	12a214 <__undef_stack+0x136b4>		
streq	r0, [r0, #-216]	; 0xffffff28	
		; <UNDEFINED> instruction: 0x96c3049e	
svcls	0x00050000		
andeq	r0, r5, r4, lsl #16		
strteq	r0, [r0], #1280	; 0x500	
andeq	r3, r0, r0, lsl #3		
strlt	sl, [r4], -r5, lsl #2		
streq	r0, [r0, #-160]	; 0xffffff60	
strb	r0, [sp, r2, lsr #9]!		
movwge	r0, #20480	; 0x5000	
adceq	r2, ip, r4, lsl #20		
strteq	r0, [r4], #1280	; 0x500	
andeq	r6, r0, r1, ror r9		
strhi	sl, [r4], #-1285	; 0xfffffafb	
streq	r0, [r0, #-67]	; 0xffffffbd	
strge	r0, [ip, -r6, lsr #9]!		
strge	r0, [r5, -r0]		
andeq	sl, r2, r4, lsl #10		
strteq	r0, [r8], #1280	; 0x500	
andeq	r6, r0, r6		
movwpl	sl, #18693	; 0x4905	
streq	r0, [r0, #-181]	; 0xffffff4b	
svcge	0x000304aa		
blge	142e60 <__undef_stack+0x2c300>		
eoreq	ip, r9, r4, lsl #22		
strteq	r0, [ip], #1280	; 0x500	
andeq	sp, r0, r8, ror #15		
streq	sl, [r4, #-3333]	; 0xfffff2fb	
streq	r0, [r0, #-181]	; 0xffffff4b	
stmdbcs	r3!, {r1, r2, r3, r5, r7, sl}^		
svcge	0x00050000		
subseq	r5, r9, r4, lsl #26		
ldrteq	r0, [r0], #1280	; 0x500	
andeq	r9, r0, r3, asr r3		
stmdbgt	r4, {r0, r2, r8, ip, sp, pc}		
streq	r0, [r0, #-69]	; 0xffffffbb	
		; <UNDEFINED> instruction: 0x278904b4	
strlt	r0, [r5, #-0]		
rsbeq	sp, r9, r4, lsl #16		
ldrteq	r0, [r6], #1280	; 0x500	
andeq	r5, r0, pc, asr #13		
strgt	fp, [r4, -r5, lsl #14]		
streq	r0, [r0, #-87]	; 0xffffffa9	
svcge	0x003a04b8		
stmdblt	r5, {}	; <UNPREDICTABLE>	
sbceq	r5, r2, r4, lsl #30		
ldrteq	r0, [sl], #1280	; 0x500	
andeq	r9, r0, r4, ror #26		
tstge	r4, r5, lsl #22		
streq	r0, [r0, #-49]	; 0xffffffcf	
blmi	1d041bc <__undef_stack+0x1bed65c>		
stclt	0, cr0, [r5, #-0]		
rsbeq	fp, r1, r4, lsl #22		
ldrteq	r0, [lr], #1280	; 0x500	
andeq	fp, r0, r5, asr #4		
blle	132af4 <__undef_stack+0x1bf94>		
streq	r0, [r0, #-150]	; 0xffffff6a	
svcne	0x00a504c0		
mrsgt	r0, (UNDEF: 5)		
sbceq	r6, r8, r4, lsl #16		
strbeq	r0, [r2], #1280	; 0x500	
ldrdeq	lr, [r0], -r3		
strhi	ip, [r4, -r5, lsl #6]		
streq	r0, [r0, #-143]	; 0xffffff71	
cfstrscc	mvf0, [r5, #-792]!	; 0xfffffce8	
strgt	r0, [r5, -r0]		
rsbseq	sp, sp, r4		
strbeq	r0, [r8], #1280	; 0x500	
andeq	r7, r0, fp, lsl r7		
andeq	r0, r0, r0, lsl #8		
stmiagt	r7, {r0, r2, r8, r9, ip, sp}^		
andmi	r0, r5, #0		
andeq	sp, r0, r9, lsr #18		
bgt	d93b3c <__undef_stack+0xc7cfdc>		
strmi	r0, [r5], -r0		
andeq	r0, r0, r5, lsr #4		
cdpge	14, 5, cr4, cr1, cr5, {0}		
movwpl	r0, #20480	; 0x5000	
andeq	ip, r0, r8, asr sl		
strcc	r5, [r5, r5, lsl #8]		
strpl	r0, [r5], -r0		
andeq	fp, r0, lr, asr r3		
strbcs	r5, [r9, #1797]!	; 0x705	
blpl	142f50 <__undef_stack+0x2c3f0>		
andeq	r5, r0, r1, asr r7		
eoreq	r6, sl, r5		
blvs	142f5c <__undef_stack+0x2c3fc>		
andeq	ip, r0, ip, lsr #8		
strcs	r6, [r9], #-3589	; 0xfffff1fb	
mrsvc	r0, (UNDEF: 5)		
andeq	r2, r0, r1, lsr r9		
sbcscs	r7, r6, r5, lsl #10		
stcvc	0, cr0, [r5, #-0]		
andeq	r4, r0, r5, lsl #27		
tstls	r1, r5, lsl #10		
streq	r0, [r0, #-216]	; 0xffffff28	
blvc	12c35ac <__undef_stack+0x11aca4c>		
andls	r0, r5, r0		
andeq	lr, lr, r1, lsl #24		
orrseq	r0, r9, r0, lsl #10		
andeq	r6, r0, r5, lsl #31		
andge	r9, r1, #5, 28	; 0x50	
andeq	r0, r0, fp, lsl #1		
streq	r0, [r0, #-4]		
rsbseq	r9, r0, r2, lsl #26		
submi	r0, r5, #0, 10		
streq	r0, [r0, #-160]	; 0xffffff60	
subeq	r2, pc, r6, asr #28		
cdpls	5, 4, cr0, cr9, cr0, {0}		
streq	r0, [r0, #-119]	; 0xffffff89	
eoreq	ip, r5, sl, asr #22		
stmda	fp, {r8, sl}^		
streq	r0, [r0, #-29]	; 0xffffffe3	
sbceq	r4, r1, ip, asr #14		
strbmi	r0, [sp], -r0, lsl #10		
streq	r0, [r0, #-167]	; 0xffffff59	
subseq	r4, r0, lr, asr #32		
strbge	r0, [pc, #-1280]	; 2ad8 <_HEAP_SIZE+0xad8>	
streq	r0, [r0, #-37]	; 0xffffffdb	
rsceq	ip, r2, r0, asr pc		
cfstr64lt	mvdx0, [r1], #-0		
streq	r0, [r0, #-190]	; 0xffffff42	
rsceq	r3, r1, r3, ror #10		
strbtge	r0, [r4], -r0, lsl #10		
streq	r0, [r0, #-163]	; 0xffffff5d	
eoreq	r2, r7, r5, ror #30		
cfstr64ge	mvdx0, [r6, #-0]		
streq	r0, [r0, #-131]	; 0xffffff7d	
adcseq	fp, r9, r7, ror #26		
cmnhi	r8, #0, 10		
streq	r0, [r0, #-10]		
rsceq	sp, r2, r9, ror #14		
rsbne	r0, sl, r0, lsl #10		
streq	r0, [r0, #-232]	; 0xffffff18	
subeq	ip, r3, fp, ror #26		
bls	1b04420 <__undef_stack+0x19ed8c0>		
streq	r0, [r0, #-21]	; 0xffffffeb	
andeq	r9, r5, sp, ror #6		
cfldr64mi	mvdx0, [r1], #-0		
streq	r0, [r0, #-34]	; 0xffffffde	
rsceq	sp, r6, ip, ror r5		
		; <UNDEFINED> instruction: 0xf17f0500	
streq	r0, [r0, #-6]		
mcrmi	1, 5, r0, cr5, cr0, {4}		
mrsls	r0, (UNDEF: 5)		
subseq	r8, fp, r1, lsl #24		
andeq	r0, r4, r0		
stmdalt	r8, {r8, sl}		
streq	r0, [r0, #-133]	; 0xffffff7b	
subseq	r0, r8, pc, lsl #6		
tsteq	r0, #0, 10		
andeq	r0, r0, pc, asr #32		
streq	r0, [r0, #-4]		
eoreq	r7, sp, lr, ror lr		
orreq	r0, r1, r0, lsl #10		
andeq	r2, r0, r5, lsl #11		
blgt	64088 <SLCRL2cRamConfig+0x43e86>		
streq	r0, [r0, #-21]	; 0xffffffeb	
ldfeqs	f0, [pc, #-540]	; 2e60 <_HEAP_SIZE+0xe60>	
streq	r0, [r0], #-0		
svcne	0x00050000		
andeq	r9, r0, r9, asr #7		
cmpeq	r6, r5		
andcs	r0, r6, #0		
strdeq	r0, [r0], -r6		
ldmdapl	r2, {r0, r2, r8, r9, sl, fp, sp}		
andcc	r0, r5, r0		
andeq	sl, r0, r0, ror #6		
bge	ff30f4b8 <LRemap+0x130f4a9>		
movwcc	r0, #20480	; 0x5000	
andeq	r4, r0, r7, lsr #5		
adcmi	r3, r5, #20971520	; 0x1400000	
stmdavs	r5, {}	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x000049b1	
mvnvs	r6, #5120	; 0x1400	
cdpvs	0, 0, cr0, cr5, cr0, {0}		
andeq	r1, r0, pc, lsl r4		
ldfgte	f7, [lr], {5}		
strvc	r0, [r5], #-0		
andeq	r1, r0, r3, asr sp		
andeq	r0, r0, r0, lsl #8		
cdpeq	2, 6, cr0, cr13, cr5, {0}		
streq	r0, [r5, #-0]		
muleq	r0, fp, ip		
ldrbmi	r0, [r2, r5, lsl #22]!		
andne	r0, r5, #0		
andeq	sp, r0, fp, lsr #5		
ldclpl	3, cr1, [r7], #-20	; 0xffffffec	
stmdane	r5, {}	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x000028bf	
bne	a89d10 <__undef_stack+0x9731b0>		
stcne	0, cr0, [r5], {-0}		
andeq	r8, r0, r9, ror #12		
ldrbvc	r1, [sl], #3333	; 0xd05	
movwcs	r0, #20480	; 0x5000	
strdeq	fp, [r0], -fp	; <UNPREDICTABLE>	
strtcc	r2, [r7], -r5, lsl #8		
strcs	r0, [r5, #-0]		
andeq	r7, r0, sp, lsr r2		
mvnsge	r2, #5120	; 0x1400	
cdpcs	0, 0, cr0, cr5, cr0, {0}		
andeq	r1, r0, r4, lsl r3		
bcs	ffcced40 <LRemap+0x1cced31>		
andcc	r0, r5, r0		
andeq	r8, r0, r6, lsr #13		
svcls	0x00373405		
strcc	r0, [r5, #-0]		
andeq	sl, r0, r0, ror #29		
cfmadda32ne	mvax0, mvax3, mvfx8, mvfx5		
stccc	0, cr0, [r5], {-0}		
andeq	r1, r0, r1, lsl #13		
teqlt	ip, #320	; 0x140	
cdpcc	0, 0, cr0, cr5, cr0, {0}		
andeq	r2, r0, r9, asr #2		
ldrpl	r4, [ip], #261	; 0x105	
andmi	r0, r5, #0		
andeq	sl, r0, r0, lsr #32		
blgt	fed93d7c <LRemap+0xd93d6d>		
stmdbmi	r5, {}	; <UNPREDICTABLE>	
andeq	r5, r0, ip, ror #4		
svcgt	0x004c4c05		
stcmi	0, cr0, [r5, #-0]		
andeq	r8, r0, r6, lsl #9		
ble	5d6994 <__undef_stack+0x4bfe34>		
svcmi	0x00050000		
andeq	r1, r0, r9, lsl #22		
stmibne	ip, {r0, r2, ip, lr}^		
mrspl	r0, (UNDEF: 5)		
andeq	r2, r0, lr, asr lr		
cmnne	lr, #1342177280	; 0x50000000	
movwpl	r0, #20480	; 0x5000	
andeq	r9, r0, pc, lsr r1		
strbtge	r5, [r5], -r5, lsl #8		
strpl	r0, [r5, #-0]		
andeq	r2, r0, r9, lsr sl		
cmnvc	ip, r5, lsl #22		
stcpl	0, cr0, [r5], {-0}		
andeq	sp, r0, r9, lsr sp		
eorle	r5, lr, r5, lsl #26		
cdppl	0, 0, cr0, cr5, cr0, {0}		
andeq	r6, r0, r7, lsl #9		
ldmdagt	r6!, {r0, r2, r8, r9, sl, fp, ip, lr}		
andvs	r0, r5, r0		
ldrdeq	r5, [r0], -sp		
strbmi	r6, [r1, #261]!	; 0x105	
andvs	r0, r5, #0		
andeq	r5, r0, r9, lsl #27		
ldmdbpl	lr, {r0, r2, r8, r9, sp, lr}		
strvs	r0, [r5], #-0		
andeq	r0, r0, r2, lsl r4		
		; <UNDEFINED> instruction: 0xc1aa6b05	
stcvs	0, cr0, [r5], {-0}		
andeq	r1, r0, fp, lsr #15		
blgt	fe35f20c <LRemap+0x35f1fd>		
mrsvc	r0, (UNDEF: 5)		
andeq	r0, r0, sl, lsl r6		
svccc	0x00c57505		
strvc	r0, [r5], -r0		
andeq	r9, r0, sp, lsr #25		
ldmdane	ip!, {r0, r2, r9, fp, ip, sp, lr}^		
blvc	143214 <__undef_stack+0x2c6b4>		
ldrdeq	r6, [r0], -r1		
svcle	0x00a77f05		
andhi	r0, r5, r0		
addeq	r1, sp, r1, lsl #22		
orreq	r0, r4, r0, lsl #10		
strdeq	ip, [r0], -r8		
cfstr32hi	mvfx8, [r1], {5}		
streq	r0, [r0, #-145]	; 0xffffff6f	
cmncc	r8, #1073741858	; 0x40000022	
bhi	14323c <__undef_stack+0x2c6dc>		
addseq	ip, r0, r1, lsl #10		
orreq	r0, lr, r0, lsl #10		
andeq	r0, r0, ip, asr #23		
strls	r8, [r1], -r5, lsl #30		
streq	r0, [r0, #-200]	; 0xffffff38	
mrcvc	1, 6, r0, cr10, cr3, {4}		
strls	r0, [r5], #-0		
subseq	r9, pc, r1		
orrseq	r0, r8, r0, lsl #10		
strdeq	sp, [r0], -fp		
strpl	r9, [r1], #-2309	; 0xfffff6fb	
streq	r0, [r0, #-195]	; 0xffffff3d	
		; <UNDEFINED> instruction: 0xe1d9019d	
cdpls	0, 0, cr0, cr5, cr0, {0}		
sbcseq	r8, r3, r1, lsl #12		
		; <UNDEFINED> instruction: 0x01a20500	
andeq	r2, r0, r6, lsr fp		
andvs	sl, r1, r5, lsl #6		
streq	r0, [r0, #-29]	; 0xffffffe3	
stmdacc	fp!, {r0, r1, r2, r5, r7, r8}^		
stmdage	r5, {}	; <UNPREDICTABLE>	
addseq	lr, r4, r1, lsl #22		
		; <UNDEFINED> instruction: 0x01ac0500	
andeq	r2, r0, fp, ror r9		
andgt	sl, r1, r5, lsl #26		
streq	r0, [r0, #-27]	; 0xffffffe5	
		; <UNDEFINED> instruction: 0x63a401b1	
andlt	r0, r5, #0		
adcseq	lr, r8, r1, lsl #26		
		; <UNDEFINED> instruction: 0x01b30500	
andeq	r1, r0, lr, lsr #5		
andcc	fp, r1, #83886080	; 0x5000000	
streq	r0, [r0, #-56]	; 0xffffffc8	
rscsvc	r0, pc, #184, 2	; 0x2e	
stmdblt	r5, {}	; <UNPREDICTABLE>	
addseq	r0, r3, r1, lsl #22		
		; <UNDEFINED> instruction: 0x01bd0500	
andeq	r1, r0, r7, lsl #18		
tsthi	r1, r5, lsl #28		
streq	r0, [r0, #-142]	; 0xffffff72	
sbcne	r0, r2, r2, asr #3		
movwgt	r0, #20480	; 0x5000	
rsceq	r3, r9, r1, lsl #26		
biceq	r0, r7, r0, lsl #10		
andeq	r4, r0, ip, asr #24		
tstls	r1, r5, lsl #16		
streq	r0, [r0, #-138]	; 0xffffff76	
ldrvs	r0, [sl, ip, asr #3]		
stcgt	0, cr0, [r5, #-0]		
sbceq	r7, r1, r1, lsl #2		
bicseq	r0, r3, r0, lsl #10		
andeq	r9, r0, r5, lsr #8		
stc2	6, cr13, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-123]	; 0xffffff85	
ubfxvc	r0, r7, #3, #28		
stmdale	r5, {}	; <UNPREDICTABLE>	
adceq	r0, ip, r1, lsl #28		
bicseq	r0, r9, r0, lsl #10		
andeq	fp, r0, r8, lsl #23		
stcvs	10, cr13, [r1], {5}		
streq	r0, [r0, #-54]	; 0xffffffca	
ldflee	f0, [fp], {224}	; 0xe0	
mrs	r0, (UNDEF: 5)		
rsbseq	sp, r3, r1, lsl #4		
mvneq	r0, r0, lsl #10		
ldrdeq	sp, [r0], -fp		
and	lr, r1, #335544320	; 0x14000000	
streq	r0, [r0, #-52]	; 0xffffffcc	
strbls	r0, [r2, #-484]	; 0xfffffe1c	
b	143354 <__undef_stack+0x2c7f4>		
adceq	ip, sp, r1, lsl #22		
mvneq	r0, r0, lsl #10		
strdeq	r7, [r0], -r6		
tsteq	r1, r5, lsl #28		
streq	r0, [r0, #-2]		
ldflee	f0, [r7, #-956]!	; 0xfffffc44	
		; <UNDEFINED> instruction: 0xf5050000	
sbcseq	r7, sl, r1, lsl #20		
mvnseq	r0, r0, lsl #10		
muleq	r0, fp, r4		
strls	pc, [r1, -r5, lsl #14]		
streq	r0, [r0, #-108]	; 0xffffff94	
		; <UNDEFINED> instruction: 0x968a01fd	
andhi	r0, r5, r0		
subseq	r4, lr, r2, lsl #18		
addeq	r0, r1, #0, 10		
andeq	r9, r0, r6, ror #12		
strmi	r8, [r2], -r5, lsl #4		
streq	r0, [r0, #-3]		
blge	ff043db0 <LRemap+0x1043da1>		
strhi	r0, [r5], #-0		
eorseq	r9, r4, r2, lsl #26		
addeq	r0, sl, #0, 10		
andeq	ip, r0, ip, ror lr		
vmlane.f64	d8, d2, d5		
streq	r0, [r0, #-117]	; 0xffffff8b	
sfmgt	f0, 2, [r1, #-560]	; 0xfffffdd0	
stchi	0, cr0, [r5, #-0]		
addseq	r9, r8, r2, lsl #28		
addeq	r0, lr, #0, 10		
andeq	r4, r0, r5, asr sl		
andmi	r9, r2, #5242880	; 0x500000	
streq	r0, [r0, #-201]	; 0xffffff37	
bgt	fe0c3e58 <LRemap+0xc3e49>		
andge	r0, r5, #0		
andseq	sp, pc, r2, lsl #2		
adceq	r0, r3, #0, 10		
andeq	r9, r0, r5, ror r4		
andeq	sl, r2, r5, lsl #8		
streq	r0, [r0, #-204]	; 0xffffff34	
cmnlt	r0, r5, lsr #5		
blge	1433fc <__undef_stack+0x2c89c>		
andseq	r6, pc, r2, lsl #6		
adceq	r0, ip, #0, 10		
andeq	r2, r0, lr, lsr r3		
blhi	ae820 <SLCRL2cRamConfig+0x8e61e>		
streq	r0, [r0, #-94]	; 0xffffffa2	
beq	1243ecc <__undef_stack+0x112d36c>		
strlt	r0, [r5], #-0		
rsbeq	r3, sp, r2		
adcseq	r0, r7, #0, 10		
andeq	r9, r0, r0, asr #8		
strcc	fp, [r2], #-2053	; 0xfffff7fb	
streq	r0, [r0, #-119]	; 0xffffff89	
blcc	c43f14 <__undef_stack+0xb2d3b4>		
svclt	0x00050000		
eoreq	r8, r1, r2		
sbceq	r0, r0, #0, 10		
andeq	sp, r0, r6, lsr ip		
stfltd	f4, [r2], {5}		
streq	r0, [r0, #-198]	; 0xffffff3a	
b	803f68 <__undef_stack+0x6ed408>		
bgt	143450 <__undef_stack+0x2c8f0>		
sbceq	r9, r2, r2, lsl #2		
sbceq	r0, fp, #0, 10		
andeq	r6, r0, r4, asr #16		
stmdbgt	r2, {r0, r2, sl, fp, lr, pc}		
streq	r0, [r0, #-175]	; 0xffffff51	
subslt	r0, fp, #536870925	; 0x2000000d	
movwle	r0, #20480	; 0x5000	
addeq	ip, r5, r2, lsl #8		
sbcseq	r0, r4, #0, 10		
strdeq	r4, [r0], -r0		
ble	b9c90 <SLCRL2cRamConfig+0x99a8e>		
streq	r0, [r0, #-30]	; 0xffffffe2	
blvs	7c3ff8 <__undef_stack+0x6ad498>		
cdple	0, 0, cr0, cr5, cr0, {0}		
andseq	r5, r6, r2, lsl #30		
sbcseq	r0, pc, #0, 10		
andeq	r0, r0, pc, ror #18		
andne	lr, r2, #5		
streq	r0, [r0, #-78]	; 0xffffffb2	
ldr	r0, [r2, #-742]!	; 0xfffffd1a	
str	r0, [r5, -r0]		
subeq	r7, sl, r2		
rsceq	r0, r8, #0, 10		
andeq	sl, r0, r5, lsr #2		
streq	lr, [r2, -r5, lsl #18]		
streq	r0, [r0, #-99]	; 0xffffff9d	
stmiapl	r6, {r0, r1, r2, r3, r5, r6, r7, r9}^		
vhadd.s8	d0, d5, d0		
rsceq	r7, r7, r2, lsl #12		
rscseq	r0, r3, #0, 10		
andeq	r8, r0, r8, lsl #14		
tstge	r2, r5, lsl #8		
streq	r0, [r0, #-65]	; 0xffffffbf	
ldrshmi	r0, [r2, #37]!	; 0x25	
		; <UNDEFINED> instruction: 0xf6050000	
rsceq	r4, r3, r2, lsl #30		
rscseq	r0, r7, #0, 10		
andeq	ip, r0, r9, lsr ip		
stcgt	8, cr15, [r2, #-20]	; 0xffffffec	
streq	r0, [r0, #-214]	; 0xffffff2a	
strmi	r0, [r2, #761]	; 0x2f9	
blx	1434f8 <__undef_stack+0x2c998>		
subseq	sp, r3, r2, lsl #14		
rscseq	r0, fp, #0, 10		
andeq	r6, r0, fp, lsl pc		
blls	c251c <SLCRL2cRamConfig+0xa231a>		
streq	r0, [r0, #-221]	; 0xffffff23	
		; <UNDEFINED> instruction: 0xe61602fd	
cdp2	0, 0, cr0, cr5, cr0, {0}		
sbceq	pc, r4, r2, lsl #6		
orreq	r0, r1, #0, 10		
andeq	sl, r0, sp, asr #24		
strle	r8, [r3], #-517	; 0xfffffdfb	
streq	r0, [r0, #-196]	; 0xffffff3c	
strge	r0, [lr, r3, lsl #7]		
strhi	r0, [r5], #-0		
rsbseq	r5, r5, r3, lsl #20		
orreq	r0, r5, #0, 10		
andeq	r1, r0, sp, ror pc		
strge	r8, [r3, #-1541]	; 0xfffff9fb	
streq	r0, [r0, #-46]	; 0xffffffd2	
blne	fe104364 <LRemap+0x104355>		
stmdahi	r5, {}	; <UNPREDICTABLE>	
rsbseq	r0, pc, r3, lsl #6		
orreq	r0, r9, #0, 10		
andeq	r9, r0, r2, asr r2		
svcle	0x00038a05		
streq	r0, [r0, #-78]	; 0xffffffb2	
tstgt	r3, fp, lsl #7		
stchi	0, cr0, [r5], {-0}		
rsceq	lr, r8, r3, lsl #28		
orreq	r0, sp, #0, 10		
andeq	r1, r0, lr, asr #9		
strpl	r8, [r3], -r5, lsl #28		
streq	r0, [r0, #-24]	; 0xffffffe8	
mlasls	ip, r5, r3, r0		
stmdals	r5, {}	; <UNPREDICTABLE>	
addseq	lr, pc, r3, lsl #8		
orrseq	r0, r9, #0, 10		
andeq	lr, r0, r1, asr r7		
str	r9, [r3], -r5, lsl #20		
streq	r0, [r0, #-127]	; 0xffffff81	
subscc	r0, r7, #1811939330	; 0x6c000002	
mrsge	r0, (UNDEF: 5)		
andseq	r2, ip, r3, lsl #26		
		; <UNDEFINED> instruction: 0x03a20500	
strdeq	r5, [r0], -ip		
bhi	ec1c4 <SLCRL2cRamConfig+0xcbfc2>		
streq	r0, [r0, #-85]	; 0xffffffab	
ldrtcc	r0, [lr], r4, lsr #7		
stmdbge	r5, {}	; <UNPREDICTABLE>	
sbceq	r7, fp, r3, lsl #2		
		; <UNDEFINED> instruction: 0x03ac0500	
andeq	r6, r0, r0, lsr #3		
tstvs	r3, r5, lsl #26		
streq	r0, [r0, #-67]	; 0xffffffbd	
ldclgt	3, cr0, [r7, #696]!	; 0x2b8	
svcge	0x00050000		
adceq	sl, lr, r3, lsl #22		
movseq	r0, #0, 10		
muleq	r0, r1, sl		
tstlt	r3, r5, lsl #2		
streq	r0, [r0, #-117]	; 0xffffff8b	
		; <UNDEFINED> instruction: 0x313103b2	
movwlt	r0, #20480	; 0x5000	
andeq	fp, r4, r3, lsl #26		
		; <UNDEFINED> instruction: 0x03b40500	
andeq	r6, r0, lr, asr r4		
cfstr32ls	mvfx11, [r3, #-20]	; 0xffffffec	
streq	r0, [r0, #-165]	; 0xffffff5b	
ldrbhi	r0, [r8, #-950]!	; 0xfffffc4a	
strlt	r0, [r5, -r0]		
adceq	pc, r7, r3, lsl #30		
		; <UNDEFINED> instruction: 0x03bd0500	
muleq	r0, fp, pc	; <UNPREDICTABLE>	
stmdblt	r3, {r0, r2, r9, sl, fp, ip, sp, pc}		
streq	r0, [r0, #-26]	; 0xffffffe6	
movtle	r0, #959	; 0x3bf	
andgt	r0, r5, r0		
rsbseq	r9, fp, r3, lsl #22		
biceq	r0, r2, #0, 10		
andeq	r7, r0, r5, asr #17		
stmdbgt	r3, {r0, r2, r8, r9, lr, pc}		
streq	r0, [r0, #-206]	; 0xffffff32	
strcc	r0, [r0, #964]!	; 0x3c4	
strgt	r0, [r5, #-0]		
adcseq	r3, r5, r3, lsl #8		
biceq	r0, r7, #0, 10		
andeq	sp, r0, r6, ror pc		
movw	ip, #14341	; 0x3805	
streq	r0, [r0, #-19]	; 0xffffffed	
ldmibhi	r7, {r0, r3, r6, r7, r8, r9}		
bgt	143664 <__undef_stack+0x2cb04>		
rsbseq	sp, r0, r3, lsl #6		
bicseq	r0, r0, #0, 10		
andeq	ip, r0, r4, lsr lr		
andvs	sp, r3, r5, lsl #6		
streq	r0, [r0, #-199]	; 0xffffff39	
mrcvs	3, 7, r0, cr7, cr4, {6}		
strle	r0, [r5, #-0]		
sbceq	pc, r7, r3		
bicseq	r0, r6, #0, 10		
andeq	r9, r0, pc, ror sp		
streq	sp, [r3, -r5, lsl #14]		
streq	r0, [r0, #-40]	; 0xffffffd8	
ble	fed8460c <LRemap+0xd845fd>		
cdple	0, 0, cr0, cr5, cr0, {0}		
rsbseq	sp, r5, r3, lsl #8		
bicseq	r0, pc, #0, 10		
andeq	r5, r0, r2, asr #8		
cdppl	0, 0, cr14, cr3, cr5, {0}		
streq	r0, [r0, #-143]	; 0xffffff71	
svclt	0x009103e1		
str	r0, [r5, -r0]		
eorseq	r3, r9, r3, lsl #28		
mvneq	r0, #0, 10		
andeq	r4, r0, r8, asr #22		
stcpl	11, cr14, [r3], {5}		
streq	r0, [r0, #-18]	; 0xffffffee	
beq	984680 <__undef_stack+0x86db20>		
vhadd.s8	d0, d5, d0		
subseq	pc, r3, r3, lsl #12		
mvnseq	r0, #0, 10		
andeq	r5, r0, fp, ror #5		
beq	1006f8 <multi_matrix+0x118>		
streq	r0, [r0, #-12]		
		; <UNDEFINED> instruction: 0xa7c703fa	
stc2	0, cr0, [r5, #-0]		
adceq	sp, r5, r3, lsl #26		
mvnseq	r0, #0, 10		
andeq	r2, r0, ip, lsr ip		
blx	103314 <_vfprintf_r+0x1a7c>		
streq	r0, [r0, #-25]	; 0xffffffe7	
sub	r0, r0, #-2063597568	; 0x85000000	
strhi	r0, [r5], -r0		
adceq	r7, sp, r4, lsl #28		
streq	r0, [r7], #1280	; 0x500	
andeq	r9, r0, r9, lsr #27		
andeq	r0, r0, r0, lsl #8		
stmdale	r8!, {r0, r2, r9, fp, lr}		
blmi	143724 <__undef_stack+0x2cbc4>		
andeq	r0, r0, ip, asr #31		
ldmdblt	ip!, {r0, r2, sl, fp, lr}		
strvs	r0, [r5, #-0]		
muleq	r0, r6, r6		
submi	r7, r3, #20480	; 0x5000	
cdphi	0, 0, cr0, cr5, cr0, {0}		
rsceq	lr, r4, r1, lsl #24		
		; <UNDEFINED> instruction: 0x01a10500	
andeq	sp, r0, r7, lsl #24		
strgt	sl, [r1], -r5, lsl #30		
streq	r0, [r0, #-169]	; 0xffffff57	
strhi	r0, [r3], #-445	; 0xfffffe43	
blgt	143758 <__undef_stack+0x2cbf8>		
eoreq	pc, pc, r1		
bicseq	r0, r9, r0, lsl #10		
andeq	r1, r0, r4, ror ip		
andeq	r0, r0, r0, lsl #8		
rsbsmi	r5, sl, r5, lsl #4		
strpl	r0, [r5], -r0		
andeq	r5, r0, r6, ror r1		
ldceq	14, cr5, [r5, #20]!		
svcpl	0x00050000		
andeq	r6, r0, r6, lsr r7		
eorne	r6, r1, r5		
bvs	143788 <__undef_stack+0x2cc28>		
andeq	sl, r0, sl, lsr r8		
stclpl	11, cr6, [r6, #20]!		
stcvs	0, cr0, [r5, #-0]		
strdeq	r2, [r0], -r2	; <UNPREDICTABLE>	
svchi	0x00076f05		
strvc	r0, [r5, #-0]		
		; <UNDEFINED> instruction: 0x0000cdb2	
stmdbne	fp!, {r0, r2, r8, r9, sl, ip, sp, lr}^		
stmdbvc	r5, {}	; <UNPREDICTABLE>	
andeq	lr, r0, r0, lsr #18		
stmdbvc	r0!, {r0, r2, r9, sl, fp, ip, sp, lr}		
andls	r0, r5, r0		
sbcseq	ip, r7, r1, lsl #8		
orrseq	r0, r3, r0, lsl #10		
strdeq	r7, [r0], -r2		
andcc	r9, r1, r5, lsl #12		
streq	r0, [r0, #-25]	; 0xffffffe7	
stmibcs	r6!, {r0, r1, r3, r4, r7, r8}		
blt	1437d4 <__undef_stack+0x2cc74>		
eorseq	r6, lr, r1, lsl #14		
		; <UNDEFINED> instruction: 0x01bf0500	
andeq	sl, r0, r9, lsl r4		
blcc	77bf8 <SLCRL2cRamConfig+0x579f6>		
streq	r0, [r0, #-36]	; 0xffffffdc	
sbcmi	r0, fp, #1073741881	; 0x40000039	
		; <UNDEFINED> instruction: 0xf8050000	
rsbeq	fp, ip, r1, lsl #20		
addeq	r0, sl, #0, 10		
andeq	r6, r0, r8, ror #17		
blt	aac14 <SLCRL2cRamConfig+0x8aa12>		
streq	r0, [r0, #-197]	; 0xffffff3b	
sfmle	f0, 2, [r7, #700]!	; 0x2bc	
andgt	r0, r5, r0		
adcseq	r2, r0, r2, lsl #4		
sbcseq	r0, r3, #0, 10		
andeq	r6, r0, r9, lsr fp		
bpl	bd030 <SLCRL2cRamConfig+0x9ce2e>		
streq	r0, [r0, #-212]	; 0xffffff2c	
blt	bc4408 <__undef_stack+0xaad8a8>		
cdphi	0, 0, cr0, cr5, cr0, {0}		
sbcseq	r9, lr, r3, lsl #4		
moveq	r0, #0, 10		
andeq	r5, r0, r1, lsr #12		
andeq	r0, r0, r0, lsl #8		
blcs	74450 <SLCRL2cRamConfig+0x5424e>		
streq	r0, [r0, #-14]		
bicscs	r0, r0, #196, 2	; 0x31	
strgt	r0, [r5, #-0]		
rsbseq	r6, pc, r1, lsl #18		
biceq	r0, r6, r0, lsl #10		
ldrdeq	r4, [r0], -pc	; <UNPREDICTABLE>	
blmi	7546c <SLCRL2cRamConfig+0x5526a>		
streq	r0, [r0, #-30]	; 0xffffffe2	
ldfvss	f0, [pc, #800]	; 3b80 <_HEAP_SIZE+0x1b80>	
stmdbgt	r5, {}	; <UNPREDICTABLE>	
eorseq	r7, sp, r1, lsl #28		
andeq	r0, r4, r0		
andeq	r2, r4, r2, lsl #24		
subseq	r0, fp, #0, 14		
andeq	r0, r3, r0		
eoreq	r0, r1, #67108864	; 0x4000000	
andseq	r4, r6, r7, lsl #6		
tsteq	r0, #0, 6		
andseq	r5, r6, r7, lsl #18		
strlt	r0, [r7], -r0, lsl #8		
streq	r0, [r0], #-27	; 0xffffffe5	
streq	r2, [r4, #-515]	; 0xfffffdfd	
rsceq	r9, sl, r3, lsr r4		
ldreq	r0, [r5, #-768]!	; 0xfffffd00	
andshi	r3, sl, r5, lsl #10		
strcc	r0, [r3, -r0]		
streq	r0, [r9, -r6, lsl #6]		
vldmiapl	lr, {s0-s4}		
stceq	0, cr0, [r3], {-0}		
svcne	0x00060508		
movweq	r0, #168	; 0xa8	
strne	r0, [r7, #-2312]	; 0xfffff6f8	
streq	r0, [r0], #-11		
eorseq	lr, r8, r7, lsl #20		
cfcpyscs	mvf0, mvf7		
streq	r0, [r0], #-57	; 0xffffffc7	
ldcpl	13, cr0, [r5], {5}		
movweq	r0, #16384	; 0x4000	
smladxcc	r7, r8, sl, r0		
streq	r0, [r0], #-59	; 0xffffffc5	
eoreq	r1, r4, r7, lsl #26		
movweq	r0, #17408	; 0x4400	
stccc	11, cr0, [r7], {36}	; 0x24	
streq	r0, [r0], #-21	; 0xffffffeb	
andeq	r0, r4, r4		
movwge	r0, #62720	; 0xf500	
streq	r0, [r0, #-39]	; 0xffffffd9	
adceq	r4, r5, r1, lsr #4		
eorle	r0, pc, r0, lsl #10		
streq	r0, [r0, #-68]	; 0xffffffbc	
subseq	r4, r8, r5, asr #10		
bgt	17c4d0c <__undef_stack+0x16ae1ac>		
streq	r0, [r0, #-78]	; 0xffffffb2	
subeq	r6, r1, lr, ror r7		
orrseq	r0, r8, r0, lsl #10		
muleq	r0, r9, r2		
tstpl	r1, r5, lsl #28		
streq	r0, [r0, #-82]	; 0xffffffae	
adfvc<illegal precision>m	f0, f5, f0		
strle	r0, [r6], -r0		
eoreq	sp, r0, r1		
andeq	r0, r4, r0		
cfmul32ne	mvfx0, mvfx4, mvfx0		
streq	r0, [r0, #-175]	; 0xffffff51	
andeq	r0, r6, lr, lsl r6		
blls	944d44 <__undef_stack+0x82e1e4>		
streq	r0, [r0, #-197]	; 0xffffff3b	
adceq	r4, r5, fp, lsr #6		
ldmdavs	r1!, {r8, sl}		
streq	r0, [r0, #-65]	; 0xffffffbf	
subeq	sp, r4, r7, lsr r1		
bls	f44d5c <__undef_stack+0xe2e1fc>		
streq	r0, [r0, #-114]	; 0xffffff8e	
subseq	r4, r8, r3, asr #12		
subpl	r0, r9, #0, 10		
streq	r0, [r0, #-82]	; 0xffffffae	
subeq	ip, lr, pc, asr #22		
cdpeq	5, 5, cr0, cr5, cr0, {0}		
streq	r0, [r0, #-126]	; 0xffffff82	
subeq	r5, sp, r1, rrx		
strbmi	r0, [fp, -r0, lsl #10]!		
streq	r0, [r0, #-80]	; 0xffffffb0	
subseq	pc, r1, r5, ror fp	; <UNPREDICTABLE>	
cdpcs	5, 7, cr0, cr15, cr0, {0}		
streq	r0, [r0, #-193]	; 0xffffff3f	
svclt	0x007001c2		
movwgt	r0, #20480	; 0x5000	
eoreq	r6, r7, r1, lsl #30		
biceq	r0, r4, r0, lsl #10		
andeq	ip, r0, r9, ror #10		
blgt	7a1bc <SLCRL2cRamConfig+0x59fba>		
streq	r0, [r0, #-157]	; 0xffffff63	
strgt	r0, [r5, #475]	; 0x1db	
stcle	0, cr0, [r5], {-0}		
adceq	sp, ip, r1, lsl #2		
mvneq	r0, r0, lsl #10		
andeq	sl, r0, ip, lsr r6		
stmdale	r1, {r0, r2, r8, sl, sp, lr, pc}		
streq	r0, [r0, #-36]	; 0xffffffdc	
ldrbteq	r0, [r5], #-486	; 0xfffffe1a	
		; <UNDEFINED> instruction: 0xf0050000	
rsceq	r0, r4, r1, lsl #10		
mvnseq	r0, r0, lsl #10		
andeq	r5, r0, r5, asr #18		
strhi	pc, [r1], -r5, lsl #4		
streq	r0, [r0, #-53]	; 0xffffffcb	
biccc	r0, r6, #-2147483586	; 0x8000003e	
blx	1439ee <__undef_stack+0x2ce8e>		
eorseq	r7, fp, r1, lsl #24		
mvnseq	r0, r0, lsl #10		
andeq	fp, r0, r1, lsl #9		
andne	r8, r2, r5, lsl #12		
streq	r0, [r0, #-91]	; 0xffffffa5	
bgt	784420 <__undef_stack+0x66d8c0>		
stmdahi	r5, {}	; <UNPREDICTABLE>	
adcseq	r5, r8, r2, lsl #28		
addseq	r0, r6, #0, 10		
andeq	sl, r0, r0, lsr #27		
stmdavs	r2, {r0, r2, r8, r9, sl, ip, pc}		
streq	r0, [r0, #-91]	; 0xffffffa5	
ldmlt	ip!, {r3, r4, r7, r9}		
stmdage	r5, {}	; <UNPREDICTABLE>	
andseq	lr, ip, r2, lsl #16		
adceq	r0, r9, #0, 10		
		; <UNDEFINED> instruction: 0x00002bb0	
bhi	ae248 <SLCRL2cRamConfig+0x8e046>		
streq	r0, [r0, #-99]	; 0xffffff9d	
mrcgt	2, 2, r0, cr1, cr8, {5}		
stmdblt	r5, {}	; <UNPREDICTABLE>	
eoreq	ip, pc, r2, lsl #24		
adcseq	r0, sl, #0, 10		
andeq	r9, r0, r9, lsr #23		
blgt	b5a64 <SLCRL2cRamConfig+0x95862>		
streq	r0, [r0, #-202]	; 0xffffff36	
strbcs	r0, [fp, r9, asr #5]		
bgt	143a5c <__undef_stack+0x2cefc>		
eorseq	r4, sp, r2, lsl #20		
sbcseq	r0, r8, #0, 10		
andeq	r7, r0, r3, asr #8		
cdppl	9, 0, cr13, cr2, cr5, {0}		
streq	r0, [r0, #-228]	; 0xffffff1c	
ldreq	r0, [r9], #730	; 0x2da	
stmda	r5, {}	; <UNPREDICTABLE>	
andseq	r4, r4, r2, lsl #16		
rsceq	r0, r9, #0, 10		
andeq	lr, r0, lr, lsr r8		
stc2	10, cr14, [r2, #-20]	; 0xffffffec	
streq	r0, [r0, #-138]	; 0xffffff76	
ldrshne	r0, [r4], #-40	; 0xffffffd8	
		; <UNDEFINED> instruction: 0xf9050000	
andeq	pc, pc, r2, lsl #30		
rscseq	r0, sl, #0, 10		
andeq	r5, r0, r9, lsr #25		
strge	r8, [r3, -r5, lsl #16]		
streq	r0, [r0, #-229]	; 0xffffff1b	
adcpl	r0, sp, #603979778	; 0x24000002	
mrsls	r0, (UNDEF: 5)		
rsceq	r8, r8, r3, lsl #20		
orrseq	r0, r9, #0, 10		
muleq	r0, r5, pc	; <UNPREDICTABLE>	
stcvs	15, cr9, [r3, #-20]	; 0xffffffec	
streq	r0, [r0, #-196]	; 0xffffff3c	
ldmdbcc	sp!, {r5, r7, r8, r9}^		
strge	r0, [r5], #-0		
subseq	r1, r2, r3, lsl #8		
		; <UNDEFINED> instruction: 0x03a80500	
andeq	r3, r0, r8, asr #28		
stmdbls	r3, {r0, r2, r8, sl, fp, sp, pc}		
streq	r0, [r0, #-196]	; 0xffffff3c	
svccc	0x00a103b8		
andgt	r0, r5, #0		
addeq	r9, r3, r3, lsl #14		
biceq	r0, r7, #0, 10		
andeq	fp, r0, lr, lsr #3		
strmi	ip, [r3], -r5, lsl #28		
streq	r0, [r0, #-155]	; 0xffffff65	
stmible	r3, {r0, r1, r2, r3, r6, r7, r8, r9}^		
ble	143b04 <__undef_stack+0x2cfa4>		
eorseq	r3, lr, r3		
bicseq	r0, fp, #0, 10		
andeq	r7, r0, fp, lsr #17		
b	fd328 <SLCRL2cRamConfig+0xdd126>		
streq	r0, [r0, #-10]		
cdpne	3, 0, cr0, cr14, cr7, {7}		
vhadd.u8	d0, d5, d0		
andeq	r8, ip, r3, lsl #18		
mvnseq	r0, #0, 10		
andeq	r9, r0, sl, ror #28		
strvc	r8, [r4, -r5, lsl #6]		
streq	r0, [r0, #-147]	; 0xffffff6d	
svchi	0x00420484		
streq	r0, [r0], #-0		
strcs	r0, [r5, -r0]		
andeq	r8, r0, fp, ror #18		
bllt	1f0db5c <__undef_stack+0x1df6ffc>		
bcs	143b4c <__undef_stack+0x2cfec>		
andeq	r8, r0, r6, ror #18		
blcs	65b68 <SLCRL2cRamConfig+0x45966>		
streq	r0, [r0, #-47]	; 0xffffffd1	
mvnsne	r0, r9, lsl #3		
bhi	143b60 <__undef_stack+0x2d000>		
adceq	r7, sl, r1, lsl #6		
orreq	r0, fp, r0, lsl #10		
andeq	r9, r0, r4, ror #11		
strmi	r8, [r1, -r5, lsl #24]		
streq	r0, [r0, #-194]	; 0xffffff3e	
subgt	r0, r3, #1073741859	; 0x40000023	
cdphi	0, 0, cr0, cr5, cr0, {0}		
sbcseq	r7, r1, r1, lsl #30		
orreq	r0, pc, r0, lsl #10		
andeq	r2, r0, r7, lsr #30		
strlt	r9, [r1], #-3590	; 0xfffff1fa	
streq	r0, [r0, #-144]	; 0xffffff70	
strhhi	r0, [sl, #-24]!	; 0xffffffe8	
stmdblt	r5, {}	; <UNPREDICTABLE>	
rsceq	r1, r0, r1, lsl #26		
		; <UNDEFINED> instruction: 0x01ba0500	
muleq	r0, ip, r5		
stmdbhi	r1, {r0, r2, r8, r9, fp, ip, sp, pc}		
streq	r0, [r0, #-115]	; 0xffffff8d	
		; <UNDEFINED> instruction: 0x213f01bc	
stclt	0, cr0, [r5, #-0]		
sbceq	r5, r8, r1, lsl #30		
		; <UNDEFINED> instruction: 0x01be0500	
andeq	r9, r0, r7, lsl #19		
cdpvs	15, 0, cr11, cr1, cr5, {0}		
streq	r0, [r0, #-133]	; 0xffffff7b	
strbhi	r0, [sl, #-448]!	; 0xfffffe40	
mrsgt	r0, (UNDEF: 5)		
addeq	r9, r6, r1, lsl #8		
biceq	r0, r2, r0, lsl #10		
andeq	sl, r0, ip, ror #9		
andls	ip, r1, r5, lsl #6		
streq	r0, [r0, #-134]	; 0xffffff7a	
bcs	ff8442f8 <LRemap+0x18442e9>		
strgt	r0, [r5, #-0]		
subseq	r1, r1, r1, lsl #14		
biceq	r0, r6, r0, lsl #10		
muleq	r0, r8, r5		
stcvs	7, cr12, [r1, #-20]	; 0xffffffec	
streq	r0, [r0, #-185]	; 0xffffff47	
andcc	r0, r6, #-2147483597	; 0x80000033	
b	183c08 <__undef_stack+0x6d0a8>		
subseq	ip, r9, r1, lsl #16		
addeq	r0, r7, #0, 10		
ldrdeq	r6, [r0], -fp		
tstge	r2, r5, lsl #16		
streq	r0, [r0, #-12]		
strbpl	r0, [r0, #-649]	; 0xfffffd77	
bhi	143c24 <__undef_stack+0x2d0c4>		
addseq	r0, lr, r2, lsl #16		
addeq	r0, fp, #0, 10		
andeq	fp, r0, ip, asr #18		
strpl	r8, [r2], #-3077	; 0xfffff3fb	
streq	r0, [r0, #-194]	; 0xffffff3e	
stmeq	lr, {r0, r2, r3, r7, r9}		
cdphi	0, 0, cr0, cr5, cr0, {0}		
andeq	r8, r8, r2, lsl #20		
addeq	r0, pc, #0, 10		
andeq	r5, r0, sl, asr #10		
strle	r9, [r2, -r5]		
streq	r0, [r0, #-49]	; 0xffffffcf	
		; <UNDEFINED> instruction: 0x31050291	
andls	r0, r5, #0		
andseq	lr, fp, r2, lsl #22		
addseq	r0, r3, #0, 10		
andeq	r3, r0, r0, lsl #2		
cfstrscc	mvf9, [r2], {5}		
streq	r0, [r0, #-85]	; 0xffffffab	
stmibvs	r5, {r0, r2, r4, r7, r9}^		
andge	r0, r6, #0		
subseq	fp, r8, r2, lsl #16		
sbcseq	r0, r7, #0, 12		
andeq	sl, r0, sl, lsr #20		
stc2	13, cr8, [r3, #-24]	; 0xffffffe8	
streq	r0, [r0, #-172]	; 0xffffff54	
		; <UNDEFINED> instruction: 0xa74d0392	
stmdals	r6, {}	; <UNPREDICTABLE>	
rsbseq	r5, r9, r3, lsl #22		
orrseq	r0, sp, #0, 10		
andeq	r7, r0, r7, ror #18		
andeq	r0, r0, r8, lsr #8		
orreq	r0, r6, #2		
mrseq	r0, (UNDEF: 2)		
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF: 0)		
cdpcs	0, 0, cr0, cr1, cr0, {0}		
rsbsvc	r2, r3, #46, 30	; 0xb8	
bcc	18c01b4 <__undef_stack+0x17a9654>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
cmnvs	sp, r5, ror #24		
cdpvs	8, 6, cr6, cr9, cr3, {3}		
cdpcs	0, 2, cr0, cr14, cr5, {3}		
svccs	0x002e2e2f		
movtmi	r7, #55373	; 0xd84d	
blvs	18dbe24 <__undef_stack+0x17c52c4>		
stclvs	9, cr7, [r3], #-268	; 0xfffffef4	
subsvs	r7, pc, #-1811939327	; 0x94000001	
eorvc	r7, pc, r3, ror r0	; <UNPREDICTABLE>	
cmpvs	pc, #30146560	; 0x1cc0000	
ldrbvs	r7, [r4, #-623]!	; 0xfffffd91	
svcpl	0x00396178		
mcrvs	15, 3, r2, cr9, cr0, {1}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
bcc	18c022c <__undef_stack+0x17a96cc>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
bcc	18c0264 <__undef_stack+0x17a9704>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
ldmdbvc	r3!, {r0, r2, r5, r6, sl, fp, ip, lr}^		
bcc	18c02d8 <__undef_stack+0x17a9778>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
stmdbvs	ip!, {r2, r4, r5, r6, sl, fp, ip, lr}^		
cmnvs	r7, #25088	; 0x6200	
rsbvc	r5, r1, #25344	; 0x6300	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpcs	12, 3, cr5, cr4, cr9, {3}		
ldcpl	14, cr2, [r1], #-228	; 0xffffff1c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
rsbeq	r6, r5, r5, ror r4		
stclvs	8, cr6, [r5], #-0		
svcvs	0x00776f6c		
mcrcs	12, 3, r6, cr4, cr2, {3}		
andeq	r0, r1, r3, rrx		
strbvs	r5, [r4, #-3840]!	; 0xfffff100	
ldfvse	f6, [r5], #-408	; 0xfffffe68	
ldmdbvc	r4!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r2, r8, rrx		
ldmdbvs	r4!, {fp, ip, sp, lr}^		
cfldr64vs	mvdx6, [pc], {109}	; 0x6d	
movweq	r6, #2094	; 0x82e	
ldrbtvc	r0, [r3], #-0		
strbtvc	r6, [lr], #-2404	; 0xfffff69c	
streq	r6, [r0], #-2094	; 0xfffff7d2	
ldmdbvs	r8!, {}^	; <UNPREDICTABLE>	
ldmdbvc	r4!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r3, r8, rrx		
ldclvs	8, cr7, [r4, #-0]		
rsbsvc	r6, r4, #-939524095	; 0xc8000001	
movweq	r6, #2094	; 0x82e	
ldrbtvc	r0, [r3], #-0		
cdpcs	9, 6, cr6, cr15, cr4, {3}		
andeq	r0, r4, r8, rrx		
cdpvs	15, 6, cr5, cr1, cr0, {0}		
stmdavs	lr!, {r0, r1, r4, r5, r6, r8, fp, sp, lr}		
andeq	r0, r0, r0, lsl #8		
cfldr64vs	mvdx6, [r7], #-440	; 0xfffffe48	
stmdavs	lr!, {r0, r3, r5, r6, r9, sp, lr}		
andeq	r0, r0, r0, lsl #8		
strbtvs	r6, [lr], -r3, ror #30		
stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, sp, lr}		
andeq	r0, r0, r0, lsl #10		
strbvs	r6, [r5, #-1385]!	; 0xfffffa97	
stmdavs	lr!, {r1, r2, r5, r6, ip, sp, lr}		
andeq	r0, r0, r0, lsl #4		
strbtvc	r6, [r1], #-1382	; 0xfffffa9a	
cmnvc	r5, #1342177287	; 0x50000007	
streq	r6, [r0, #-2094]	; 0xfffff7d2	
strbtvs	r0, [r3], #-0		
cdpcs	6, 7, cr6, cr3, cr5, {3}		
andeq	r0, r5, r8, rrx		
ldrbtvs	r7, [r4], #-768	; 0xfffffd00	
cdpcs	5, 6, cr6, cr6, cr4, {3}		
andeq	r0, r6, r8, rrx		
ldrbtvs	r7, [r4], #-768	; 0xfffffd00	
cdpcs	2, 6, cr7, cr7, cr1, {3}		
andeq	r0, r6, r8, rrx		
strbvs	r7, [r5, #-512]!	; 0xfffffe00	
stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
andeq	r0, r0, r0, lsl #10		
rsbsvc	r7, r9, pc, asr r4		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #10		
rsbsvc	r7, r9, pc, asr r4		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #4		
blvs	18dbfec <__undef_stack+0x17c548c>		
streq	r6, [r0, #-2094]	; 0xfffff7d2	
ldmdbvc	r4!, {}^	; <UNPREDICTABLE>	
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r5, r8, rrx		
rsbsvc	r7, r9, r0, lsl #8		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #4		
stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
rsbeq	r2, r8, pc, ror #28		
andvc	r0, r0, r5		
ldrbtvs	r6, [r4], -ip, ror #2		
cdpcs	2, 6, cr7, cr13, cr15, {3}		
andeq	r0, r1, r8, rrx		
cmnvs	ip, r0		
rsbvc	r6, pc, #116, 12	; 0x7400000	
svcvs	0x00635f6d		
strbvs	r6, [r9, -lr, ror #12]!		
tsteq	r0, lr, lsr #16		
ldmdbvs	r4!, {}^	; <UNPREDICTABLE>	
stmdavs	lr!, {r0, r2, r3, r5, r6, r8, sl, sp, lr}		
andeq	r0, r0, r0, lsl #8		
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
andeq	r6, r0, #3014656	; 0x2e0000	
ldrbtvc	r0, [r3], #-0		
rsbvs	r6, r9, #100, 24	; 0x6400	
streq	r6, [r0], #-2094	; 0xfffff7d2	
ldrbtvc	r0, [r3], #-0		
rsbvs	r6, r9, #100, 24	; 0x6400	
andeq	r6, r0, #3014656	; 0x2e0000	
stclvs	0, cr0, [r1], #-0		
cmnvs	r3, ip, ror #30		
streq	r6, [r0], #-2094	; 0xfffff7d2	
rsbsvc	r0, r8, r0		
sfmvs	f7, 2, [r1, #-388]!	; 0xfffffe7c	
rsbvc	r7, r5, #1694498816	; 0x65000000	
rsbeq	r2, r8, r3, ror lr		
stmdavc	r0, {r0, r1}		
cmnvs	r2, r0, ror r1		
ldrbvs	r6, [r4, #-1389]!	; 0xfffffa93	
subsvc	r7, pc, r2, ror r3	; <UNPREDICTABLE>	
rsbeq	r2, r8, r3, ror lr		
movwvc	r0, #3		
mcrvs	4, 3, r6, cr9, cr4, {3}		
rsbeq	r2, r8, r4, ror lr		
stmdavc	r0, {r1, r2}		
cmpvs	pc, r9, ror #24		
rsbvc	r7, r5, #-872415231	; 0xcc000001	
rsbeq	r2, r8, r4, ror lr		
stmdavc	r0, {r0, r1}		
strbtvc	r7, [r1], #-1139	; 0xfffffb8d	
stmdavs	lr!, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #6		
rsbvc	r7, sp, #120, 8	; 0x78000000	
svcpl	0x00727463		
rsbeq	r2, r8, ip, ror #28		
stmdavc	r0, {r0, r1}		
ldmdbvs	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
rsbeq	r2, r8, pc, ror #28		
stmdavc	r0, {r0, r1}		
strbvc	r7, [r5, #-880]!	; 0xfffffc90	
cmpvs	pc, r4, ror #30		
stmdavs	lr!, {r0, r1, r4, r5, r6, r8, sl, fp, sp, lr}		
andeq	r0, r0, r0, lsl #6		
		; <UNDEFINED> instruction: 0x67657278	
rsbvc	r6, pc, #2080374785	; 0x7c000001	
cmnvs	r8, r4, ror r5		
rsbeq	r2, r8, r9, lsr lr		
stmdavc	r0, {r0, r1}		
strbvc	r7, [r5, #-880]!	; 0xfffffc90	
cmpvs	pc, r4, ror #30		
		; <UNDEFINED> instruction: 0x675f6d73	
stmdavs	lr!, {r0, r1, r5, r6, r8, r9, sp, lr}		
andeq	r0, r0, r0, lsl #6		
svcpl	0x006c6978		
mcrvs	2, 3, r7, cr9, cr0, {3}		
stmdavs	lr!, {r2, r4, r5, r6, r9, sl, sp, lr}		
andeq	r0, r0, r0, lsl #6		
rsbsvc	r7, r9, r3, ror #8		
rsbeq	r2, r8, r5, ror #28		
movwvc	r0, #4		
mcrvs	2, 3, r7, cr9, cr4, {3}		
rsbeq	r2, r8, r7, ror #28		
movwvc	r0, #4		
mcrvs	2, 3, r7, cr9, cr4, {3}		
rsbeq	r2, r8, r7, ror #28		
andeq	r0, r0, r5		
cfstr32mi	mvfx0, [r2], {-0}		
movweq	r1, #5		
smlabtge	r1, r3, r0, r0		
streq	r0, [r2], #-103	; 0xffffff99	
andeq	r6, r0, #786432	; 0xc0000	
strpl	r0, [r8, -r4, lsl #6]		
mrseq	r0, R12_usr		
andeq	r6, r0, #6291456	; 0x600000	
strvs	r0, [r6, #-516]	; 0xfffffdfc	
mrseq	r0, R12_usr		
blvs	199bd8 <__undef_stack+0x83078>		
stmdavs	r7!, {r3, r5, r6, r8, sl, fp, ip, sp, pc}^		
streq	r0, [r2], #-75	; 0xffffffb5	
andeq	r6, r0, #786432	; 0xc0000	
andcc	r0, r2, r4, lsl #6		
streq	r0, [r2], #-17	; 0xffffffef	
rsbeq	r0, r6, r1, lsl #12		
streq	r0, [r2], -r2, lsl #8		
streq	r0, [r2], #-105	; 0xffffff97	
ldmdaeq	sl!, {r1, r8, r9}^		
streq	r0, [r2], #-88	; 0xffffffa8	
rsbeq	r0, r6, r1, lsl #12		
streq	r0, [r2], -r2, lsl #8		
streq	r0, [r2], #-101	; 0xffffff9b	
strbteq	r0, [r6], -r1, lsl #12		
stmdavs	r6!, {r0, r1, r8, r9, fp}^		
andeq	r6, r0, #34865152	; 0x2140000	
rsbeq	r0, r7, r4, lsl #6		
stmdaeq	r3, {r1, sl}		
streq	r0, [r2], #-199	; 0xffffff39	
rsbeq	r0, r6, r1, lsl #12		
streq	r0, [r2], -r2, lsl #8		
streq	r0, [r2], #-101	; 0xffffff9b	
strbteq	r0, [r6], -r1, lsl #12		
movteq	r5, #57708	; 0xe16c	
ldclt	14, cr2, [ip], #48	; 0x30	
stmdaeq	lr, {r2, r3, r4, r5, r7, r8, r9}		
eoreq	r2, pc, #144, 30	; 0x240	
tsteq	r1, r4		
andeq	r0, r0, r5, lsl r2		
mvnseq	r0, r2		
mrseq	r0, (UNDEF: 2)		
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF: 0)		
cdpcs	0, 0, cr0, cr1, cr0, {0}		
rsbsvc	r2, r3, #46, 30	; 0xb8	
cdpcs	0, 2, cr0, cr14, cr3, {3}		
svccs	0x002e2e2f		
movtmi	r7, #55373	; 0xd84d	
blvs	18dc210 <__undef_stack+0x17c56b0>		
stclvs	9, cr7, [r3], #-268	; 0xfffffef4	
subsvs	r7, pc, #-1811939327	; 0x94000001	
eorvc	r7, pc, r3, ror r0	; <UNPREDICTABLE>	
cmpvs	pc, #30146560	; 0x1cc0000	
ldrbvs	r7, [r4, #-623]!	; 0xfffffd91	
svcpl	0x00396178		
mcrvs	15, 3, r2, cr9, cr0, {1}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
bcc	18c0618 <__undef_stack+0x17a9ab8>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
stmdbvs	ip!, {r2, r4, r5, r6, sl, fp, ip, lr}^		
cmnvs	r7, #25088	; 0x6200	
rsbvc	r5, r1, #25344	; 0x6300	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpcs	12, 3, cr5, cr4, cr9, {3}		
ldcpl	14, cr2, [r1], #-228	; 0xffffff1c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
rsbeq	r6, r5, r5, ror r4		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
rsbeq	r6, r5, r5, ror r4		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [r5], #-468	; 0xfffffe2c	
stmdavs	r3!, {r0, r2, r3, r5, r6, r8, sp, lr}^		
rsbeq	r6, r5, r9, ror #28		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [r5], #-468	; 0xfffffe2c	
rsbseq	r7, r3, r3, ror r9		
cmnvs	ip, r0		
rsbvc	r6, pc, #116, 12	; 0x7400000	
rsbeq	r2, r3, sp, ror #28		
stmdavc	r0, {r0}		
cmnvs	r2, r0, ror r1		
ldrbvs	r6, [r4, #-1389]!	; 0xfffffa93	
stmdavs	lr!, {r1, r4, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #4		
rsbvc	r7, r1, #120	; 0x78	
strbtvc	r6, [r5], #-3425	; 0xfffff29f	
svcpl	0x00737265		
stmdavs	lr!, {r4, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #4		
svcpl	0x006c6978		
stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^		
rsbeq	r2, r8, r5, ror #28		
stmdavc	r0, {r1}		
ldrbvc	r6, [pc], #-3177	; 5c4 <_ABORT_STACK_SIZE+0x1c4>	
cmnvc	r5, #121	; 0x79	
andeq	r6, r0, #3014656	; 0x2e0000	
ldrbtvc	r0, [r3], #-0		
strbtvc	r6, [lr], #-2404	; 0xfffff69c	
movweq	r6, #2094	; 0x82e	
ldrbtvc	r0, [r3], #-0		
strbtvc	r6, [lr], #-2404	; 0xfffff69c	
streq	r6, [r0], #-2094	; 0xfffff7d2	
ldrbvs	r0, [pc], #-0	; 5e8 <_ABORT_STACK_SIZE+0x1e8>	
strbvc	r6, [r1, #-1637]!	; 0xfffff99b	
ldrbvc	r7, [pc], #-1132	; 5f0 <_ABORT_STACK_SIZE+0x1f0>	
cmnvc	r5, #121	; 0x79	
streq	r6, [r0, #-2094]	; 0xfffff7d2	
strbvs	r0, [r6, #-0]!		
rsbsvc	r7, r5, #1627389952	; 0x61000000	
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #12		
strbtvs	r7, [r4], #-1139	; 0xfffffb8d	
stmdavs	lr!, {r0, r2, r5, r6, r9, sl, sp, lr}		
andeq	r0, r0, r0, lsl #6		
strbtvc	r6, [r1], #-3184	; 0xfffff390	
ldclvs	15, cr6, [r2, #-408]!	; 0xfffffe68	
mcrvs	3, 3, r6, cr15, cr15, {2}		
cdpcs	9, 6, cr6, cr7, cr6, {3}		
andeq	r0, r1, r8, rrx		
streq	r0, [r0, #-0]		
andne	r3, r8, r2, lsl #16		
teqeq	r3, r0, lsl #6		
bvs	1283644 <__undef_stack+0x116cae4>		
eorcc	r2, pc, #300	; 0x12c	
svccs	0x00526a52		
svccs	0x004b322f		
tsteq	r0, r2, lsl #4		
andeq	r7, r0, r1, lsl #20		
strcs	r0, [r0], #-512	; 0xfffffe00	
andeq	r0, r0, #0		
vstreq	d15, [lr, #-4]		
mrseq	r0, (UNDEF: 17)		
andeq	r0, r0, r1		
tsteq	r0, r1		
ldfvse	f6, [r3, #-0]		
cmnvs	r5, #99614720	; 0x5f00000	
cmnvc	r2, #116, 30	; 0x1d0	
andeq	r5, r0, lr, lsr #6		
andeq	r0, r0, r0		
andeq	r0, r0, r5, lsl #4		
stcgt	0, cr0, [r3, #-64]	; 0xffffffc0	
svccs	0x002f0100		
svccs	0x002f2f2f		
svccs	0x0030332f		
svccs	0x002f2f2f		
teqcc	lr, r3, lsl #18		
svccs	0x002f2f2f		
eorscc	r3, r1, #47	; 0x2f	
svccs	0x002f2f30		
teqcc	r2, pc, lsr #30		
svccs	0x002f2f2f		
eorcc	r3, pc, #47	; 0x2f	
eorscc	r3, r0, #48	; 0x30	
svccs	0x002f2f30		
eorscc	r3, r0, pc, lsr #32		
eorscc	r3, r0, r3, lsr r0		
eorscc	r3, r0, r0, lsr r2		
andeq	r3, r2, #48	; 0x30	
stmdane	r1, {r8}		
andeq	r0, r0, #1		
andeq	r1, r0, r0, lsl #26		
blx	40ed6 <SLCRL2cRamConfig+0x20cd4>		
tsteq	r0, lr, lsl #26		
andeq	r0, r1, r1, lsl #2		
andeq	r0, r1, r0		
andvs	r0, r0, #0, 2		
cdpcs	15, 7, cr6, cr4, cr15, {3}		
andeq	r0, r0, r3, asr r0		
streq	r0, [r0, #-0]		
andne	pc, r0, r2, lsl #24		
orreq	r0, fp, r0, lsl #6		
svccs	0x002f2f01		
mcreq	15, 0, r2, cr3, cr0, {1}		
svccs	0x002f2f2e		
svccs	0x002f2f31		
svccs	0x002f2f32		
svccs	0x00312f32		
svccs	0x00312f2f		
svccs	0x002f312f		
svccs	0x002f312f		
svccs	0x00332f2f		
svccs	0x002f302f		
svccs	0x00302f2f		
svccs	0x002f302f		
eorcc	r2, pc, r0, lsr pc	; <UNPREDICTABLE>	
eorcc	r2, pc, r1, lsr pc	; <UNPREDICTABLE>	
eorcc	r2, pc, #47, 30	; 0xbc	
stcne	15, cr2, [r3, #-188]	; 0xffffff44	
svccs	0x002f2f2e		
svccs	0x00302f2f		
svccs	0x002f2f2f		
svccs	0x002f2f30		
svccs	0x00302f2f		
svccs	0x002f2f2f		
svccs	0x002f2f30		
svccs	0x00302f2f		
svccs	0x002f2f2f		
teqcc	pc, r2, lsr pc	; <UNPREDICTABLE>	
svccs	0x0030312f		
svccs	0x002f3230		
eorcc	r2, pc, r0, lsr pc	; <UNPREDICTABLE>	
svccs	0x00302f2f		
teqcc	pc, pc, lsr #30		
teqcc	pc, pc, lsr #30		
svccs	0x00302f2f		
svccs	0x002f302f		
svccs	0x002f302f		
teqeq	r0, #49, 30	; 0xc4	
svccs	0x002f2e0e		
svccs	0x00302f2f		
svccs	0x002f2f2f		
svccs	0x002f2f2f		
svccs	0x002f2f2f		
svccs	0x0030302f		
svccs	0x002f2f2f		
svccs	0x002f302f		
svccs	0x002f2f31		
ldclvc	3, cr0, [fp, #192]!	; 0xc0	
svccs	0x0034322e		
eorcc	r1, lr, #201326592	; 0xc000000	
teqcc	pc, r0, lsr r2	; <UNPREDICTABLE>	
ldrcc	r3, [r2, #-303]!	; 0xfffffed1	
mcrcs	3, 1, r0, cr9, cr0, {1}		
ldrcc	r3, [r5, #-1333]!	; 0xfffffacb	
stmdbeq	r3, {r0, r2, r4, r5, r9, ip, sp}		
cdpcs	3, 0, cr0, cr9, cr14, {1}		
teqcc	pc, pc, lsr #2		
sbceq	r0, r3, pc, lsr #6		
andeq	r3, r2, #-2147483637	; 0x8000000b	
bpl	40be4 <SLCRL2cRamConfig+0x209e2>		
andeq	r0, r0, #0		
andeq	r3, r0, r0, lsl #6		
blx	40ff2 <SLCRL2cRamConfig+0x20df0>		
tsteq	r0, lr, lsl #26		
andeq	r0, r1, r1, lsl #2		
andeq	r0, r1, r0		
strvc	r0, [r0], -r0, lsl #2		
svcvs	0x00746365		
teqvs	lr, #-939524095	; 0xc8000001	
andeq	r0, r0, r0		
svcpl	0x006c6978		
strbvs	r7, [r3, #-2149]!	; 0xfffff79b	
svcvs	0x00697470		
rsbeq	r2, r8, lr, ror #28		
andeq	r0, r0, r0		
stmdals	r2, {r8, sl}		
movweq	r1, #8		
movwne	r0, #4312	; 0x10d8	
orrsne	r1, lr, #805306368	; 0x30000000	
orrsne	r1, lr, #805306368	; 0x30000000	
orrsne	r1, lr, #805306368	; 0x30000000	
orrsne	r1, lr, #805306368	; 0x30000000	
tsteq	r0, r2, lsl #20		
andeq	r4, r0, r1, lsl #30		
mrscs	r0, R8_usr		
andeq	r0, r0, #0		
vstreq	d15, [lr, #-4]		
mrseq	r0, (UNDEF: 17)		
andeq	r0, r0, r1		
tsteq	r0, r1		
stclvs	8, cr7, [r9], #-0		
ldrbtvc	r6, [r2], #-813	; 0xfffffcd3	
subseq	r2, r3, r0, lsr lr		
andeq	r0, r0, r0		
andne	r0, r2, r0, lsl #10		
movweq	r1, #9		
andcc	r0, r1, pc, asr #1		
svccs	0x00312f31		
svccs	0x00322f2f		
svccs	0x002f2f31		
svccs	0x002f3133		
teqcc	pc, r6, lsr r1	; <UNPREDICTABLE>	
eorseq	r3, r1, #51380224	; 0x3100000	
tsteq	r1, r2		
andeq	r0, r0, r5, lsr #8		
sbcseq	r0, r5, r2		
mrseq	r0, (UNDEF: 2)		
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF: 0)		
movwvs	r0, #4096	; 0x1000	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191d62c <__undef_stack+0x1806acc>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
cfldr64vs	mvdx6, [ip, #-400]	; 0xfffffe70	
stmdbvs	r8!, {r0, r5, r6, r8, r9, sp, lr}^		
movwvs	r6, #1390	; 0x56e	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191d66c <__undef_stack+0x1806b0c>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
andeq	r6, r0, r4, ror #10		
svcpl	0x006c6978		
stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^		
rsbeq	r2, r3, r5, ror #28		
svcpl	0x00000000		
cmnvs	r6, r4, ror #10		
svcpl	0x00746c75		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
movwvc	r0, #1		
mcrvs	4, 3, r6, cr9, cr4, {3}		
rsbeq	r2, r8, r4, ror lr		
stmdavc	r0, {r1}		
ldmdbvs	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
rsbeq	r2, r8, pc, ror #28		
stmdavc	r0, {}	; <UNPREDICTABLE>	
ldrbvc	r6, [pc], #-3177	; 968 <_SUPERVISOR_STACK_SIZE+0x168>	
cmnvc	r5, #121	; 0x79	
andeq	r6, r0, lr, lsr #16		
andeq	r0, r0, r0		
ldmdbeq	r4!, {r0, r2, r9}^		
smlad	r3, r0, r0, r0		
teqcc	lr, r1, lsl #2		
ldmeq	r9!, {r0, r1, r2, r3, r5, r8, r9}^		
cfstrsle	mvf8, [r3, #-296]	; 0xfffffed8	
stclmi	14, cr2, [fp, #-492]	; 0xfffffe14	
cdpcs	9, 7, cr10, cr11, cr3, {0}		
bmi	739a0 <SLCRL2cRamConfig+0x5379e>		
mcrmi	15, 2, r2, cr12, cr9, {0}		
cdpeq	0, 0, cr3, cr3, cr15, {1}		
bmi	1d416c8 <__undef_stack+0x1c2ab68>		
svccs	0x002e0b03		
cdpcs	3, 7, cr0, cr0, cr15, {1}		
svccs	0x004a1303		
cdpcs	2, 4, cr1, cr10, cr3, {0}		
bllt	cc678 <SLCRL2cRamConfig+0xac476>		
vstrmi	s9, [fp, #-16]		
vmlacs.f32	s28, s6, s6		
ldrbvc	r0, [r9, r8, ror #6]		
sbceq	r0, fp, lr, lsr #6		
svccs	0x00312e4a		
bmi	1a71d8 <__undef_stack+0x90678>		
cdpvc	3, 11, cr0, cr14, cr4, {4}		
movteq	r4, #56110	; 0xdb2e	
teqeq	lr, #168960	; 0x29400	
svccs	0x001a4a14		
blcs	c9430c <__undef_stack+0xb7d7ac>		
smlaldxvs	r3, ip, r1, r0		
mcrcs	3, 0, r0, cr11, cr1, {1}		
teqeq	lr, #3, 30		
teqeq	pc, #90112	; 0x16000	
movteq	r0, #41175	; 0xa0d7	
stcmi	14, cr2, [pc, #-40]!	; 9d0 <_SUPERVISOR_STACK_SIZE+0x1d0>	
teqcc	r0, r0, lsr ip		
teqcc	r2, r2, lsr sl		
teqcc	sl, #-671088640	; 0xd8000000	
stmdbeq	r3, {r0, r1, r4, r5, sl, sp, lr}		
cdpcs	3, 7, cr0, cr10, cr2, {4}		
streq	r0, [r2], #-53	; 0xffffffcb	
andeq	r9, r0, #3, 30		
eorseq	r0, r1, r4, lsl #6		
bcs	c1a24 <SLCRL2cRamConfig+0xa1822>		
movweq	r0, #16896	; 0x4200	
eoreq	r0, lr, r3, lsl #30		
movweq	r0, #13314	; 0x3402	
andeq	r2, r0, #1808	; 0x710	
movteq	r0, #37380	; 0x9204	
teqeq	pc, #24117248	; 0x1700000	
movtcc	r7, #44780	; 0xaeec	
eorscc	r4, r1, r5, lsr pc		
bmi	64e4c <SLCRL2cRamConfig+0x44c4a>		
movteq	r4, #56083	; 0xdb13	
svccs	0x00174a14		
blcs	c9437c <__undef_stack+0xb7d81c>		
movteq	r3, #49201	; 0xc031	
strvc	r2, [r3], #-3594	; 0xfffff1f6	
bmi	441710 <__undef_stack+0x32abb0>		
bmi	401718 <__undef_stack+0x2eabb8>		
stclmi	15, cr2, [sp, #-208]	; 0xffffff30	
teqcc	lr, #12288	; 0x3000	
ldrtvs	r3, [r3], #-810	; 0xfffffcd6	
orreq	r0, r2, #49152	; 0xc000	
eorseq	r2, r5, sl, ror lr		
svcls	0x00030402		
movweq	r0, #16896	; 0x4200	
streq	r0, [r2], #-49	; 0xffffffcf	
andeq	r2, r0, #12288	; 0x3000	
cdpeq	3, 0, cr0, cr3, cr4, {0}		
streq	r0, [r2], #-46	; 0xffffffd2	
cdpcs	3, 7, cr0, cr2, cr3, {0}		
andeq	r0, r4, #0, 4		
ldrvs	r0, [r6], -r9, asr #6		
ldclvc	3, cr0, [r1, #188]!	; 0xbc	
ldrtcc	r3, [r2], -sl, asr #4		
addseq	r0, r0, #48, 6	; 0xc0000000	
stclmi	3, cr1, [fp, #-296]	; 0xfffffed8	
strbne	r1, [sl, -r3, lsl #6]		
subcc	r4, lr, #12032	; 0x2f00	
ldfmis	f3, [r0], #-172	; 0xffffff54	
teqeq	lr, #12288	; 0x3000	
tstne	r3, r4, ror lr		
movwne	r2, #16202	; 0x3f4a	
stclmi	3, cr1, [fp, #-296]	; 0xfffffed8	
strbne	r0, [sl, -r3, lsl #30]		
eorscc	r4, r1, r5, lsr pc		
strbne	r0, [sl, #-3843]	; 0xfffff0fd	
eorscc	r4, r5, r1, lsr lr		
movtne	r0, #44803	; 0xaf03	
tstne	r3, ip, asr #26		
stclmi	3, cr1, [fp, #-296]	; 0xfffffed8	
strbne	r1, [sl, -r3, lsl #8]		
subcc	r4, lr, #12032	; 0x2f00	
ldfmis	f3, [r0], #-172	; 0xffffff54	
teqeq	lr, #12288	; 0x3000	
tstne	r3, r4, ror lr		
str	r2, [r3, #-3914]	; 0xfffff0b6	
ldmdami	r4, {r9, fp, lr}		
streq	r0, [r2], #-48	; 0xffffffd0	
andeq	r4, r0, #256	; 0x100	
rsbeq	r0, r7, r4, lsl #2		
cfstrscs	mvf0, [r1, #-8]		
bmi	1db4318 <__undef_stack+0x1c9d7b8>		
strvs	fp, [r9], -r3, lsl #18		
bmi	1dbf720 <__undef_stack+0x1ca8bc0>		
svccs	0x004c2f31		
sbcseq	r0, r8, #48, 6	; 0xc0000000	
stfmis	f3, [pc], #-296	; 9f8 <_SUPERVISOR_STACK_SIZE+0x1f8>	
vmlacs.f64	d13, d4, d3		
movwge	r4, #15692	; 0x3d4c	
blt	cc518 <SLCRL2cRamConfig+0xac316>		
blcs	553344 <__undef_stack+0x43c7e4>		
stmdavs	ip, {r0, r4, r5, r8, sl, fp, lr}^		
		; <UNDEFINED> instruction: 0x8684a030	
ldmdbvs	r0!, {r2, r7, fp, sp, lr}		
strvc	r0, [ip, sp, lsr #6]		
ldmeq	r9!, {r1, r2, r5, r6, r8, r9}^		
ldrvc	r0, [r9, r2, lsl #7]		
ldccs	15, cr2, [r0, #-296]!	; 0xfffffed8	
cdpcs	15, 0, cr13, cr2, cr3, {0}		
tsteq	r4, r3		
eorscc	r4, r1, r5, lsr pc		
expcse	f3, f3		
cdpcs	7, 0, cr13, cr6, cr3, {0}		
stcmi	13, cr2, [pc], #-188	; aa8 <_SUPERVISOR_STACK_SIZE+0x2a8>	
strbcc	r1, [sl], -r3, lsl #8		
strne	r4, [r3], #-3119	; 0xfffff3d1	
str	r2, [r3, #-3914]	; 0xfffff0b6	
bhi	da548 <SLCRL2cRamConfig+0xba346>		
		; <UNDEFINED> instruction: 0xf6032e0a	
blhi	cc550 <SLCRL2cRamConfig+0xac34e>		
		; <UNDEFINED> instruction: 0xf5034a0a	
andls	r2, r3, r5, ror lr		
stmdbmi	pc!, {r1, r3, r9, sl, fp, sp}	; <UNPREDICTABLE>	
teqeq	ip, #47, 30	; 0xbc	
movteq	r7, #42480	; 0xa5f0	
orrseq	r0, lr, #712704	; 0xae000	
movweq	r7, #5586	; 0x15d2	
cmneq	r6, #712704	; 0xae000	
teqeq	lr, #880803840	; 0x34800000	
		; <UNDEFINED> instruction: 0x002e0ab5	
strhi	r0, [r1, #-1026]	; 0xfffffbfe	
mrseq	r0, R12_usr		
streq	r0, [r2], #-103	; 0xffffff99	
and	r2, r3, r1, lsl #26		
stmdavs	r3, {r0, r2, r4, r5, r6, r9, fp, lr}		
beq	ff0019c4 <LRemap+0x10019b5>		
strbvc	r0, [r0, r2, lsl #7]		
blmi	bcd0ec <__undef_stack+0xab658c>		
bls	ccc84 <SLCRL2cRamConfig+0xaca82>		
blcs	5533e8 <__undef_stack+0x43c888>		
cmpcc	sp, r1, lsr ip		
stmdbhi	r3, {r0, r1, r2, r5, r6, r9, sl, pc}		
teqeq	pc, #487424	; 0x77000	
eorcc	r0, lr, #-1996488704	; 0x89000000	
stmdbgt	r3, {r1, r2, r4, r5, ip, sp}		
teqeq	pc, #516096	; 0x7e000	
ldrdcc	r0, [lr, -r1]!		
teqeq	r0, #327155712	; 0x13800000	
mcrcs	2, 2, r0, cr10, cr5, {6}		
orreq	r8, r7, #48, 6	; 0xc0000000	
movteq	r7, #42711	; 0xa6d7	
stcmi	14, cr2, [pc], #-36	; bd8 <_SUPERVISOR_STACK_SIZE+0x3d8>	
movteq	r3, #49511	; 0xc167	
stceq	10, cr4, [r3], {12}		
cmncc	r7, sl, asr #24		
teqeq	lr, #12288	; 0x3000	
strne	r2, [r3], #-3696	; 0xfffff190	
andvs	r2, r3, sl, asr #30		
ldreq	r0, [r3, #842]	; 0x34a	
teqeq	r1, #47104	; 0xb800	
teqeq	lr, #152, 18	; 0x260000	
orreq	r0, r2, #-2147483595	; 0x80000035	
movteq	r7, #44714	; 0xaeaa	
sfmge	f0, 1, [r3, #-96]	; 0xffffffa0	
svcls	0x00039e01		
teqcc	pc, r5, lsl #28		
cdpcs	8, 7, cr9, cr9, cr3, {0}		
strvs	ip, [r1], -r3, lsl #28		
cdpcs	2, 7, cr11, cr14, cr3, {0}		
vmlacs.f32	s24, s2, s6		
bmi	1fae454 <__undef_stack+0x1e978f4>		
orreq	r1, r2, #196608	; 0x30000	
orreq	r0, r2, #184, 2	; 0x2e	
cdpcs	0, 6, cr0, cr6, cr11, {6}		
strgt	r2, [r3, #-3889]	; 0xfffff0cf	
vstrmi	s9, [fp, #-16]		
cdpcs	8, 7, cr9, cr9, cr3, {0}		
cfsh32ls	mvfx10, mvfx2, #3		
bmi	1f77874 <__undef_stack+0x1e60d14>		
cmneq	r6, #196608	; 0x30000	
orreq	r0, r2, #536870921	; 0x20000009	
strbcc	r0, [sl], -r4, asr #17		
strne	r4, [r3], #-2863	; 0xfffff4d1	
vpmax.f32	q1, <illegal reg q1.5>, q5		
stc2	6, cr6, [r3], {116}	; 0x74	
strhi	r2, [r3], #-3594	; 0xfffff1f6	
stc2	14, cr2, [r3, #-468]	; 0xfffffe2c	
movwhi	r2, #15882	; 0x3e0a	
andhi	r2, r3, #1872	; 0x750	
stmdbmi	pc!, {r0, r1, r3, r9, fp, lr}	; <UNPREDICTABLE>	
cdpcs	6, 7, cr9, cr5, cr3, {0}		
vmlacs.f64	d14, d10, d3		
cdpcs	5, 7, cr9, cr5, cr3, {0}		
cdpcs	13, 0, cr14, cr10, cr3, {0}		
cdpcs	3, 7, cr9, cr5, cr3, {0}		
bmi	2bb4b8 <__undef_stack+0x1a4958>		
bmi	1d404bc <__undef_stack+0x1c2995c>		
cdpls	0, 0, cr10, cr11, cr3, {0}		
stcmi	13, cr2, [pc], #-188	; bfc <_SUPERVISOR_STACK_SIZE+0x3fc>	
tsteq	r0, r2, lsl #8		
andeq	r2, r1, r1, lsl #6		
and	r0, r0, r0, lsl #4		
andeq	r0, r0, #0		
vstreq	d15, [lr, #-4]		
mrseq	r0, (UNDEF: 17)		
andeq	r0, r0, r1		
tsteq	r0, r1		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [r5], #-468	; 0xfffffe2c	
stmdavs	r3!, {r0, r2, r3, r5, r6, r8, sp, lr}^		
rsbeq	r6, r5, r9, ror #28		
ldmdavc	ip, {r0, r1, r5, r6, r9, fp, ip, sp}^		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
ldrbtvs	r5, [r3], #-3192	; 0xfffff388	
eorscc	r5, r2, fp, ror #24		
teqcc	lr, r1, lsr r5		
strbvc	r6, [lr, #-1884]!	; 0xfffff8a4	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
ldclpl	14, cr6, [r4], #-368	; 0xfffffe90	
sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c	
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
strvs	r7, [sp, #-2158]!	; 0xfffff792	
sfmpl	f6, 2, [r9], #-388	; 0xfffffe7c	
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
rsbeq	r6, r5, r5, ror r4		
stclvs	8, cr7, [r9], #-0		
cmnvs	r8, #398458880	; 0x17c00000	
ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^		
teqvs	lr, #1776	; 0x6f0	
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0x6665645f	
strbtvc	r7, [ip], #-1377	; 0xfffffa9f	
rsbsvc	r7, r9, pc, asr r4		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #2		
stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
andeq	r0, r0, r0, lsl #4		
svcpl	0x006c6978		
strbvs	r7, [r3, #-2149]!	; 0xfffff79b	
svcvs	0x00697470		
rsbeq	r2, r8, lr, ror #28		
stmdavc	r0, {}	; <UNPREDICTABLE>	
ldrbvc	r6, [pc], #-3177	; d9c <_SUPERVISOR_STACK_SIZE+0x59c>	
cmnvc	r5, #121	; 0x79	
andeq	r6, r0, lr, lsr #16		
andeq	r0, r0, r0		
teqne	r0, #1342177280	; 0x50000000	
stc	0, cr0, [r3, #-64]	; 0xffffffc0	
andeq	r0, r0, #0, 2		
tsteq	r4, #4, 2		
strne	r0, [lr, #-218]!	; 0xffffff26	
mrseq	r0, R12_usr		
mrccs	3, 0, r0, cr0, cr6, {1}		
streq	r0, [r2], #-21	; 0xffffffeb	
strls	r3, [r3, #-1537]	; 0xfffff9ff	
blne	cc7cc <SLCRL2cRamConfig+0xac5ca>		
stclcs	3, cr1, [fp, #-184]	; 0xffffff48	
bmi	4c1a94 <__undef_stack+0x3aaf34>		
strvs	r6, [r1, -r3, lsl #24]		
eoreq	r2, sp, #292	; 0x124	
tsteq	r1, r4		
andeq	r0, r0, lr, lsr #2		
sbceq	r0, r6, r2		
mrseq	r0, (UNDEF: 2)		
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF: 0)		
movwvs	r0, #4096	; 0x1000	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191db7c <__undef_stack+0x180701c>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
cfldr64vs	mvdx6, [ip, #-400]	; 0xfffffe70	
stmdbvs	r8!, {r0, r5, r6, r8, r9, sp, lr}^		
movwvs	r6, #1390	; 0x56e	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191dbbc <__undef_stack+0x180705c>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
andeq	r6, r0, r4, ror #10		
svcpl	0x006c6978		
teqvs	lr, #420	; 0x1a4	
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0x6665645f	
strbtvc	r7, [ip], #-1377	; 0xfffffa9f	
rsbsvc	r7, r9, pc, asr r4		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #2		
stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
andeq	r0, r0, r0, lsl #4		
svcpl	0x006c6978		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
andeq	r0, r0, r0		
strhi	r0, [r2], #-1280	; 0xfffffb00	
movweq	r1, #19		
movwne	r0, #4311	; 0x10d7	
cdpcs	3, 1, cr0, cr1, cr15, {1}		
tstne	r3, r3, lsl pc		
teqeq	pc, #-1207959552	; 0xb8000000	
tsteq	r3, #288	; 0x120	
tsteq	r3, #77824	; 0x13000	
tsteq	r3, #77824	; 0x13000	
mcrls	10, 0, r4, cr3, cr3, {0}		
bl	c14dc <SLCRL2cRamConfig+0xa12da>		
andne	r4, r3, #0, 20		
svcvc	0x0096034a		
biceq	r0, ip, r1, lsl #6		
movwge	r4, #15946	; 0x3e4a	
movwne	r6, #13951	; 0x367f	
svcvc	0x00a2034a		
rscseq	r0, r7, lr, lsr #6		
cdpcs	3, 2, cr0, cr13, cr10, {2}		
str	r6, [r3, -lr, asr #22]		
		; <UNDEFINED> instruction: 0xf8032e7e	
teqeq	r0, #0, 20		
vaddmi.f32	s8, s10, s30		
andeq	r0, r4, ip, ror #4		
tsteq	r1, r1, lsl #2		
andeq	r0, r2, r0		
andeq	r0, r0, r0, ror #1		
cdpeq	1, 15, cr0, cr11, cr2, {0}		
tsteq	r1, sp		
andeq	r0, r0, r1, lsl #2		
andeq	r0, r0, r0, lsl #2		
ldcpl	3, cr6, [sl], #-4		
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
cmpvc	ip, #7208960	; 0x6e0000	
subscc	r6, ip, #100, 22	; 0x19000	
mrccs	1, 1, r3, cr5, cr0, {1}		
mcrvs	12, 3, r5, cr7, cr1, {1}		
rsbvc	r5, r1, #29952	; 0x7500	
strbtvc	r5, [lr], #-3181	; 0xfffff393	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
stclvs	8, cr7, [r9], #-180	; 0xffffff4c	
ldclcs	14, cr6, [r8, #-420]!	; 0xfffffe5c	
stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^		
cmnvs	lr, #92, 18	; 0x170000	
strbvs	r7, [r4, #-1388]!	; 0xfffffa94	
cmnvs	r1, #92, 26	; 0x1700	
strbvs	r6, [lr, #-2408]!	; 0xfffff698	
ldcpl	3, cr6, [sl], #-0		
stmdbvs	ip!, {r3, r4, r5, r6, r8, fp, sp, lr}^		
cmpvc	ip, #7208960	; 0x6e0000	
subscc	r6, ip, #100, 22	; 0x19000	
mrccs	1, 1, r3, cr5, cr0, {1}		
mcrvs	12, 3, r5, cr7, cr1, {1}		
rsbvc	r5, r1, #29952	; 0x7500	
strbtvc	r5, [lr], #-3181	; 0xfffff393	
ldfvse	f6, [r2, #-368]!	; 0xfffffe90	
stclvs	8, cr7, [r9], #-180	; 0xffffff4c	
ldclcs	14, cr6, [r8, #-420]!	; 0xfffffe5c	
stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^		
cmnvs	lr, #92, 18	; 0x170000	
strbvs	r7, [r4, #-1388]!	; 0xfffffa94	
ldrbtvc	r0, [r8], #-0		
svcpl	0x00656d69		
rsbeq	r2, r3, ip, ror #28		
stmdavc	r0, {}	; <UNPREDICTABLE>	
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
stmdavs	lr!, {r0, r1, r2, r3, r4, r6, sl, fp, sp, lr}		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0x6665645f	
strbtvc	r7, [ip], #-1377	; 0xfffffa9f	
rsbsvc	r7, r9, pc, asr r4		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #2		
stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
andeq	r0, r0, r0, lsl #4		
svcpl	0x006c6978		
stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}		
andeq	r0, r0, r0		
svcpl	0x006c6978		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
andeq	r0, r0, r0		
strmi	r0, [r2], #-1280	; 0xfffffb00	
movweq	r1, #20		
ldrdcc	r0, [r1], -r1		
cmnhi	r9, #72, 24	; 0x4800	
teqeq	sp, #137216	; 0x21800	
andeq	r2, r0, #15, 28	; 0xf0	
subseq	r0, r1, r4, lsl #2		
movwhi	r0, #5122	; 0x1402	
mrseq	r0, R12_usr		
beq	a9234 <SLCRL2cRamConfig+0x89032>		
strmi	r0, [r1, #-256]	; 0xffffff00	
andeq	r0, r0, #0		
andeq	r2, r0, r0, lsl #2		
blx	4183a <SLCRL2cRamConfig+0x21638>		
tsteq	r0, lr, lsl #26		
andeq	r0, r1, r1, lsl #2		
andeq	r0, r1, r0		
movwvs	r0, #256	; 0x100	
ldmdbvs	pc, {r4, r5, r6, r8, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
cdpcs	9, 7, cr6, cr4, cr14, {3}		
andeq	r0, r0, r3, asr r0		
streq	r0, [r0, #-0]		
andsne	lr, r4, r2, lsl #8		
teqeq	sl, r0, lsl #6		
svccs	0x002f2f2f		
svccs	0x002f2f2f		
svccs	0x002f2f31		
eorseq	r2, r0, #47, 30	; 0xbc	
tsteq	r1, r2		
andeq	r0, r0, r0, lsl #1		
rsbeq	r0, r6, r2		
mrseq	r0, (UNDEF: 2)		
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF: 0)		
movwvs	r0, #4096	; 0x1000	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191de0c <__undef_stack+0x18072ac>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
cmpvc	ip, #100, 10	; 0x19000000	
andeq	r7, r0, r9, ror r3		
ldmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r8, sl, sp, lr}^		
rsbeq	r2, r3, r4, ror lr		
strvc	r0, [r0, #-0]		
ldrbtvc	r6, [r3], #-2414	; 0xfffff692	
rsbeq	r2, r8, r4, ror #28		
andeq	r0, r0, r1		
stmdavs	r2, {r8, sl}		
movweq	r1, #164	; 0xa4	
andeq	r0, r0, #1073741833	; 0x40000009	
andseq	r0, r4, #4, 2		
tsteq	r1, r2		
andeq	r0, r0, r0, lsl #1		
rsbeq	r0, r5, r2		
mrseq	r0, (UNDEF: 2)		
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF: 0)		
movwvs	r0, #4096	; 0x1000	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191de90 <__undef_stack+0x1807330>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
cmpvc	ip, #100, 10	; 0x19000000	
andeq	r7, r0, r9, ror r3		
rsbvc	r7, r2, #2080374785	; 0x7c000001	
rsbeq	r2, r3, fp, ror #28		
strvc	r0, [r0], #-0		
cmnvc	r5, #121	; 0x79	
tsteq	r0, lr, lsr #16		
andeq	r0, r0, r0		
strbtge	r0, [ip], #-517	; 0xfffffdfb	
stccs	0, cr0, [r3], {16}		
adchi	r1, r5, r1, lsl #12		
eorseq	r2, r4, #48, 24	; 0x3000	
tsteq	r1, r6		
andeq	r0, r0, r4, lsr r0		
andseq	r0, lr, r2		
mrseq	r0, (UNDEF: 2)		
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF: 0)		
andeq	r0, r1, r0		
cmnvc	pc, #25344	; 0x6300	
rsbeq	r2, r3, r5, ror #28		
andeq	r0, r0, r0		
stmdage	r2, {r8, sl}		
movweq	r1, #164	; 0xa4	
andseq	r0, r5, #-2147483638	; 0x8000000a	
tsteq	r1, r4		
muleq	r0, r4, r0		
rsbseq	r0, fp, r2		
mrseq	r0, (UNDEF: 2)		
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF: 0)		
movwvs	r0, #4096	; 0x1000	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191df4c <__undef_stack+0x18073ec>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
cmpvc	ip, #100, 10	; 0x19000000	
andeq	r7, r0, r9, ror r3		
cmnvs	r4, r6, ror #6		
rsbeq	r2, r3, r4, ror lr		
svcpl	0x00000000		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
strvc	r0, [r0], #-1		
cmnvc	r5, #121	; 0x79	
tsteq	r0, lr, lsr #16		
ldrbtvc	r0, [r3], #-0		
stmdavs	lr!, {r0, r5, r6, sl, ip, sp, lr}		
andeq	r0, r0, r0, lsl #2		
andeq	r0, r5, #0		
		; <UNDEFINED> instruction: 0x0010a4b0	
strne	r2, [r1], #-2819	; 0xfffff4fd	
eorseq	r2, r1, #50176	; 0xc400	
tsteq	r1, r2		
andeq	r0, r0, pc, ror r0		
rsbeq	r0, r7, r2		
mrseq	r0, (UNDEF: 2)		
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF: 0)		
movwvs	r0, #4096	; 0x1000	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191dfe4 <__undef_stack+0x1807484>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
cmpvc	ip, #100, 10	; 0x19000000	
andeq	r7, r0, r9, ror r3		
strbtvc	r7, [r1], #-873	; 0xfffffc97	
teqvs	lr, #116, 18	; 0x1d0000	
andeq	r0, r0, r0		
cmnvc	r9, #1872	; 0x750	
stmdavs	lr!, {r2, r4, r5, r6, sl, sp, lr}		
andeq	r0, r0, r0, lsl #2		
andeq	r0, r5, #0		
andseq	sl, r0, r0, asr #9		
strne	r2, [r1, #-3331]	; 0xfffff2fd	
streq	r1, [r2], #-1357	; 0xfffffab3	
strls	r0, [r1], -r0, lsl #2		
andeq	r0, r0, #0		
andeq	r7, r0, r0, lsl #24		
blx	41ade <SLCRL2cRamConfig+0x218dc>		
tsteq	r0, lr, lsl #26		
andeq	r0, r1, r1, lsl #2		
andeq	r0, r1, r0		
bcc	18c16ec <__undef_stack+0x17aab8c>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
ldmdbvc	r3!, {r0, r2, r5, r6, sl, fp, ip, lr}^		
stcvs	0, cr0, [r0], {115}	; 0x73	
blvs	195a8f8 <__undef_stack+0x1843d98>		
andeq	r6, r0, lr, lsr #6		
ldrbvc	r0, [pc], #-0	; 1334 <CRValMmuCac+0x32f>	
cmnvc	r5, #121	; 0x79	
tsteq	r0, lr, lsr #16		
ldmdbvc	r4!, {}^	; <UNPREDICTABLE>	
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r1, r8, rrx		
rsbsvc	r6, r2, #0, 10		
stmdavs	lr!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}		
andeq	r0, r0, r0, lsl #2		
andeq	r0, r5, #0		
		; <UNDEFINED> instruction: 0x0010a4d0	
andcc	r2, r1, #768	; 0x300	
ldmdavs	r2!, {r3, r5, r6, r8, sl, fp, lr}		
tsteq	r0, r2, lsl #8		
andeq	r6, r0, r1, lsl #22		
sfmcs	f0, 4, [r0, #-0]		
andeq	r0, r0, #0		
vstreq	d15, [lr, #-4]		
mrseq	r0, (UNDEF: 17)		
andeq	r0, r0, r1		
tsteq	r0, r1		
cmnvs	r5, r0, lsl #4		
rsbeq	r2, r3, r4, ror #28		
stmdavc	r0, {}	; <UNPREDICTABLE>	
subsvc	r6, pc, r9, ror #24		
strbtvc	r6, [lr], #-2418	; 0xfffff68e	
rsbeq	r2, r8, r6, ror #28		
andeq	r0, r0, r0		
andeq	r0, r2, r0, lsl #10		
movweq	r1, #165	; 0xa5	
eorseq	r0, r3, r2, lsr r1		
streq	r0, [r2], -r2, lsl #8		
svccs	0x0067069e		
teqeq	r0, #292	; 0x124	
andvc	r2, r3, ip, lsl #28		
bmi	5020e8 <__undef_stack+0x3eb588>		
streq	r0, [r2], #-51	; 0xffffffcd	
ldreq	r0, [lr], r2, lsl #12		
svccs	0x00492f67		
mcrcs	3, 0, r0, cr12, cr0, {1}		
subeq	r7, sl, #3		
tsteq	r1, r4		
andeq	r0, r0, r8, rrx		
eoreq	r0, lr, r2		
mrseq	r0, (UNDEF: 2)		
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF: 0)		
andeq	r0, r1, r0		
strbtvc	r7, [r9], #-631	; 0xfffffd89	
rsbeq	r2, r3, r5, ror #28		
stmdavc	r0, {}	; <UNPREDICTABLE>	
subsvc	r6, pc, r9, ror #24		
strbtvc	r6, [lr], #-2418	; 0xfffff68e	
rsbeq	r2, r8, r6, ror #28		
andeq	r0, r0, r0		
stmdals	r2, {r8, sl}		
movweq	r1, #165	; 0xa5	
eorseq	r0, r3, r4, lsr r1		
andge	r0, r2, #33554432	; 0x2000000	
andeq	r0, r4, #0, 4		
stmdavs	r7!, {r1, r3, r5, r8, r9, fp, lr}^		
bmi	3420d4 <__undef_stack+0x22b574>		
andeq	r3, r0, #939524097	; 0x38000001	
adceq	r0, r2, r4, lsl #4		
bcs	82440 <SLCRL2cRamConfig+0x6223e>		
bcs	1a1b168 <__undef_stack+0x1904608>		
subeq	r0, sl, #3, 26	; 0xc0	
tsteq	r1, r4		
andeq	r0, r0, pc, ror #1		
sbcseq	r0, r8, r2		
mrseq	r0, (UNDEF: 2)		
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF: 0)		
movwvs	r0, #4096	; 0x1000	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191e1dc <__undef_stack+0x180767c>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
cmpvc	ip, #100, 10	; 0x19000000	
movwvs	r7, #889	; 0x379	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191e218 <__undef_stack+0x18076b8>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cfldrdvs	mvd7, [ip], {110}	; 0x6e	
ldrbvs	r6, [ip, -r9, ror #4]		
cmpvs	ip, r3, ror #6		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldrbcc	r6, [ip], #-2402	; 0xfffff69e	
teqcc	lr, lr, lsr #18		
cmnvs	lr, #92, 18	; 0x170000	
strbvs	r7, [r4, #-1388]!	; 0xfffffa94	
rsbvc	r0, r5, #0		
mcrcs	14, 3, r6, cr15, cr2, {3}		
andeq	r0, r0, r3, rrx		
cmnvs	pc, #0, 24		
rsbeq	r2, r8, fp, ror #28		
svcpl	0x00000001		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
movwvc	r0, #1		
strbvs	r6, [r4, #-1140]!	; 0xfffffb8c	
rsbeq	r2, r8, r6, ror #28		
andvc	r0, r0, #2		
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
tsteq	r0, lr, lsr #16		
rsbvc	r0, r5, #0		
mcrcs	14, 3, r6, cr15, cr2, {3}		
andeq	r0, r1, r8, rrx		
streq	r0, [r0, #-0]		
adcne	r3, r6, r2, lsl #16		
teqeq	pc, r0, lsl #6		
streq	r4, [r2], #-2835	; 0xfffff4ed	
stc2	1, cr0, [r1, #-0]		
andeq	r0, r0, #0		
andeq	lr, r0, r0, lsl #14		
blx	41d46 <SLCRL2cRamConfig+0x21b44>		
tsteq	r0, lr, lsl #26		
andeq	r0, r1, r1, lsl #2		
andeq	r0, r1, r0		
bcc	18c1954 <__undef_stack+0x17aadf4>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
cmnvs	sp, r5, ror #24		
cdpvs	8, 6, cr6, cr9, cr3, {3}		
bcc	18c1728 <__undef_stack+0x17aabc8>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
cdpcs	0, 2, cr0, cr14, cr5, {3}		
svccs	0x002e2e2f		
stmdbvs	pc!, {r1, r2, r3, r5, r9, sl, fp, sp}	; <UNPREDICTABLE>	
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
andeq	r6, r0, r4, ror #10		
stmdbvc	r2!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^		
teqvs	lr, #116, 10	; 0x1d000000	
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0x6665645f	
strbtvc	r7, [ip], #-1377	; 0xfffffa9f	
rsbsvc	r7, r9, pc, asr r4		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #2		
stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
andeq	r0, r0, r0, lsl #4		
svcpl	0x006c6978		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
stmdavc	r0, {r0, r1}		
ldrbtvc	r6, [r2], #-373	; 0xfffffe8b	
ldmdavs	pc, {r4, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>	
rsbeq	r2, r8, r7, ror lr		
andeq	r0, r0, r3		
stmdami	r2, {r8, sl}		
movweq	r1, #166	; 0xa6	
andseq	r0, r3, #-1073741822	; 0xc0000002	
tsteq	r1, r6		
strdeq	r0, [r0], -pc	; <UNPREDICTABLE>	
rsceq	r0, r8, r2		
mrseq	r0, (UNDEF: 2)		
strdeq	r0, [sp], -fp		
tsteq	r1, r1, lsl #2		
mrseq	r0, (UNDEF: 0)		
movwvs	r0, #4096	; 0x1000	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191e3d0 <__undef_stack+0x1807870>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
cfldr64vs	mvdx6, [ip, #-400]	; 0xfffffe70	
stmdbvs	r8!, {r0, r5, r6, r8, r9, sp, lr}^		
movwvs	r6, #1390	; 0x56e	
ldmdbvs	r8!, {r1, r3, r4, r5, sl, fp, ip, lr}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
blvs	191e410 <__undef_stack+0x18078b0>		
teqcc	r0, ip, asr r2		
ldcpl	14, cr2, [r1], #-212	; 0xffffff2c	
ldclpl	14, cr6, [r5], #-412	; 0xfffffe64	
sfmpl	f7, 2, [sp], #-388	; 0xfffffe7c	
cmpvs	ip, lr, ror #8		
stmdavc	sp!, {r1, r4, r5, r6, r8, sl, fp, sp, lr}		
cdpvs	12, 6, cr6, cr9, cr9, {3}		
smcvs	21208	; 0x52d8	
ldmdbvs	ip, {r1, r5, r6, r8, fp, sp, lr}^		
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
cfsh32cs	mvfx6, mvfx0, #52		
cdpcs	15, 2, cr2, cr14, cr14, {1}		
svccs	0x002e2e2f		
stclvs	14, cr6, [r3], #-420	; 0xfffffe5c	
rsbeq	r6, r5, r5, ror r4		
ldrbtvc	r6, [r5], #-3840	; 0xfffff100	
ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e	
andeq	r6, r0, lr, lsr #6		
ldrbvs	r0, [pc], #-0	; 16ec <CRValMmuCac+0x6e7>	
strbvc	r6, [r1, #-1637]!	; 0xfffff99b	
ldrbvc	r7, [pc], #-1132	; 16f4 <CRValMmuCac+0x6ef>	
cmnvc	r5, #121	; 0x79	
tsteq	r0, lr, lsr #16		
ldrbtvc	r0, [r3], #-0		
strbtvc	r6, [lr], #-2404	; 0xfffff69c	
andeq	r6, r0, #3014656	; 0x2e0000	
ldmdbvs	r8!, {}^	; <UNPREDICTABLE>	
ldmdbvc	r4!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
mrccs	5, 3, r6, cr3, cr0, {3}		
andeq	r0, r3, r8, rrx		
cmnvs	r5, r0, lsl #16		
cmnvc	r0, #1912602624	; 0x72000000	
mrccs	8, 3, r6, cr7, cr15, {2}		
andeq	r0, r3, r8, rrx		
streq	r0, [r0, #-0]		
adcne	r5, r6, r2, lsl #8		
mrseq	r0, LR_mon		
streq	r2, [r2], -r1, lsl #30		
movwcs	r0, #4352	; 0x1100	
andeq	r0, r0, #1		
andeq	lr, r0, r0, lsl #14		
blx	41f4a <SLCRL2cRamConfig+0x21d48>		
tsteq	r0, lr, lsl #26		
andeq	r0, r1, r1, lsl #2		
andeq	r0, r1, r0		
bcc	18c1b58 <__undef_stack+0x17aaff8>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
cmnvs	sp, r5, ror #24		
cdpvs	8, 6, cr6, cr9, cr3, {3}		
bcc	18c192c <__undef_stack+0x17aadcc>		
stclvs	8, cr7, [r9], #-368	; 0xfffffe90	
ldclpl	14, cr6, [r8], #-420	; 0xfffffe5c	
cfstrdpl	mvd6, [fp], #-460	; 0xfffffe34	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
ldrbvs	r3, [ip, -lr, lsr #2]		
cmpvs	ip, lr, ror #10		
mrcvs	13, 2, r6, cr12, cr2, {3}		
rsbvc	r5, r1, #116, 24	; 0x7400	
ldmdbvs	r8!, {r0, r2, r3, r5, r6, r8, sl, fp, sp}^		
stmdavc	lr!, {r2, r3, r5, r6, r8, fp, sp, lr}^		
rsbvs	r6, r1, #188743680	; 0xb400000	
cdpvs	12, 6, cr5, cr9, cr9, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
cdpcs	0, 2, cr0, cr14, cr5, {3}		
svccs	0x002e2e2f		
stmdbvs	pc!, {r1, r2, r3, r5, r9, sl, fp, sp}	; <UNPREDICTABLE>	
strbvc	r6, [ip, #-878]!	; 0xfffffc92	
andeq	r6, r0, r4, ror #10		
rsbvc	r7, r1, #120, 10	; 0x1e000000	
svcpl	0x00737074		
teqvs	lr, #104, 14	; 0x1a00000	
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0x6665645f	
strbtvc	r7, [ip], #-1377	; 0xfffffa9f	
rsbsvc	r7, r9, pc, asr r4		
stmdavs	lr!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
andeq	r0, r0, r0, lsl #2		
stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
andeq	r0, r0, r0, lsl #4		
svcpl	0x006c6978		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
rsbeq	r2, r8, r3, ror lr		
stmdavc	r0, {r0, r1}		
ldmdbvs	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
rsbeq	r2, r8, pc, ror #28		
andeq	r0, r0, r3		
strvs	r0, [r2], #-1280	; 0xfffffb00	
movweq	r1, #166	; 0xa6	
bmi	41b6c <SLCRL2cRamConfig+0x2196a>		
mrseq	r0, R12_usr		
stclcs	7, cr8, [fp, #-312]	; 0xfffffec8	
bmi	b85c50 <__undef_stack+0xa6f0f0>		
mrseq	r0, R12_usr		
movteq	r8, #46898	; 0xb732	
ldmdbcs	r3!, {r0, r1, r2, r3, r9, fp, lr}		
stclvs	15, cr4, [sp], #-204	; 0xffffff34	
stclvs	12, cr6, [r8], #-432	; 0xfffffe50	
cdpmi	8, 6, cr6, cr13, cr12, {3}		
andeq	r0, r2, sl, lsr #4		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
ldrbpl	r5, [r4], #-3893	; 0xfffff0cb	
eorscs	r5, r1, r2, asr #4		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, #32		
teqvs	r0, #44	; 0x2c	
teqcc	r0, r0, lsr ip		
strbtvs	r0, [sp], -r2, lsr #32		
ldmdacs	r2!, {r0, r1, r2, r5, r6, ip, sp, lr}^		
eorcs	r6, r9, r2, ror lr		
vaddvs.f64	d23, d5, d24		
mcrvs	9, 3, r6, cr7, cr3, {3}		
stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}		
eorvc	r7, r0, #1845493760	; 0x6e000000	
blcc	1b18624 <__undef_stack+0x1a01ac4>		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
ldrbvc	r5, [pc], -r0, lsr #30		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
svcpl	0x00656c69		
eorcs	r2, r0, #6225920	; 0x5f0000	
rsbscs	r6, r6, sp, ror #30		
eorvc	r3, ip, #37	; 0x25	
ldrbtvc	r2, [r3], #-34	; 0xffffffde	
		; <UNDEFINED> instruction: 0x676e6972	
ldmdacs	r9!, {r0, r3, r5, r6, r9, sl, sp, lr}^		
eorcs	r6, r9, r2, ror lr		
rsbcs	r5, lr, #8704	; 0x2200	
eorcs	r3, r0, #32, 20	; 0x20000	
eorcs	r7, r2, sp, lsr r2		
cmnvs	r6, r8, lsr #4		
stmdbcs	r0!, {r2, r3, r5, r6, r8, fp, sp}		
		; <UNDEFINED> instruction: 0x7672203b	
eorscs	r6, fp, r1, ror #24		
stmdapl	r0, {r0, r2, r3, r4, r5, r6, r8, fp, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
subpl	r5, r5, sp, asr #30		
svcmi	0x004c4953		
subscs	r5, pc, lr, asr #30		
eorspl	r7, r1, r0, lsr r8		
ldcmi	3, cr3, [r1], #-180	; 0xffffff4c	
subspl	r0, r8, #75	; 0x4b	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
stmdami	r3, {r0, r1, r6, r8, lr}^		
ldmdbmi	r3, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
ldmdbmi	pc, {r1, r3, r4, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorvc	r2, r2, r4, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3121]!	; 0xfffff3cf	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #32		
strbvs	r7, [r4, #-1139]!	; 0xfffffb8d	
stmdacs	r0!, {r1, r4, r5, r6, r9, ip, sp, lr}		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cdpcc	4, 2, cr5, cr13, cr14, {2}		
ldrbtvs	r7, [r4], #-863	; 0xfffffca1	
ldmdbcs	r2!, {r0, r2, r5, r6, r9, ip, sp, lr}^		
ldrbpl	r5, [pc, #-3840]	; fffff22c <LRemap+0x1fff21d>	
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
submi	r5, r6, #308	; 0x134	
svcpl	0x005f5449		
eorseq	r3, r6, r0, lsr #2		
subpl	r5, r1, pc, asr pc		
cmpcc	pc, #201326593	; 0xc000001	
subscs	r5, pc, r2, lsr pc	; <UNPREDICTABLE>	
cmpmi	pc, r1, lsr r0	; <UNPREDICTABLE>	
svcpl	0x0049534e		
cmpmi	r4, r3, asr r4		
ldmdami	pc, {r1, r4, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>	
svcpl	0x0000205f		
subpl	r4, r6, #24320	; 0x5f00	
svcpl	0x00544341		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
ldmdavc	r0!, {r0, r1, r2, r3, r4, r6, sp}		
teqcc	sp, #49	; 0x31	
subseq	r4, r2, r1, lsr ip		
mcrrmi	15, 5, r5, r6, cr15		
svcpl	0x0054414f		
ldrbmi	r4, [r2], #-3927	; 0xfffff0a9	
ldrbmi	r4, [r2], #-3935	; 0xfffff0a1	
svcpl	0x005f5245		
svcmi	0x005f5f20		
subpl	r4, r5, #1375731712	; 0x52000000	
strbpl	r4, [r9], #-3167	; 0xfffff3a1	
svcpl	0x00454c54		
stmdbmi	r4, {r0, r2, r6, r9, sl, fp, lr}^		
svcpl	0x005f4e41		
ldrbpl	r5, [pc, #-3840]	; fffff2a8 <LRemap+0x1fff299>	
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00323354		
svcpl	0x0058414d		
eorscc	r2, r4, #95	; 0x5f	
		; <UNDEFINED> instruction: 0x36393439	
ldrcc	r3, [r9, #-567]!	; 0xfffffdc9	
stmdapl	r0, {r0, r2, r4, r6, sl, fp, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
subpl	r5, r5, #95	; 0x5f	
stmdbpl	r3, {r1, r2, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00454c43		
cdpmi	15, 5, cr4, cr5, cr3, {2}		
subscs	r4, r2, r4, asr r5		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdbcc	r3!, {r5, sp}^		
cmncc	r3, ip, lsr #32		
eorcc	r2, r0, r3, lsr ip		
stclvs	0, cr0, [r1], #-136	; 0xffffff78	
cmnvs	r3, ip, ror #30		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
subpl	r5, r7, r7, lsr pc		
subscc	r4, pc, r9, asr #30		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r1, asr #32		
cmnvs	r6, #0, 26		
ldmdacs	r2!, {r4, r5, r6, r8, r9, ip, sp, lr}^		
blvc	a082d8 <__undef_stack+0x8f1778>		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
cmnvs	r6, r0, lsr #4		
svcpl	0x00203b6c		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
svcpl	0x00205f5f		
stclvs	6, cr7, [pc], #-380	; d8 <L2CCControl+0xd7>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
rsbvc	r2, sp, #32, 4		
eorcc	r0, r5, r3, ror r9		
rsbvc	r2, r3, ip, lsr #32		
mrcvs	2, 2, r7, cr12, cr3, {3}		
eorscs	r2, sl, r2, lsr #32		
rsbscs	r3, r2, #2176	; 0x880	
ldrbtvc	r2, [r2], -r0, lsr #16		
eorcs	r6, r9, r1, ror #24		
eorvc	r3, r0, #41984	; 0xa400	
blcc	1b1885c <__undef_stack+0x1a01cfc>		
eoreq	r7, r9, r0, lsr #26		
movtpl	r4, #49478	; 0xc146	
eorseq	r2, r0, r5, asr #32		
svcpl	0x00545358		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
ldrbpl	r5, [r3], #-3923	; 0xfffff0ad	
ldrbmi	r5, [r0, #-79]	; 0xffffffb1	
ldcmi	0, cr2, [r6], #-272	; 0xfffffef0	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00524353		
strbmi	r4, [pc], #-3410	; 2b8 <L2CCDataLatency+0x197>	
cmpmi	sp, r5, asr #30		
stmdacs	r0!, {r0, r1, r4, r6, r8, r9, fp, lr}		
ldccc	0, cr2, [ip], #-204	; 0xffffff34	
cmppl	r0, #32, 12	; 0x2000000	
subspl	r5, pc, #805306372	; 0x30000004	
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
strbpl	r4, [r9], #-607	; 0xfffffda1	
cmppl	r5, #41	; 0x29	
subspl	r5, pc, #1342177284	; 0x50000004	
ldmdami	r4, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-1362	; 0xfffffaae	
strbmi	r5, [r9], #-95	; 0xffffffa1	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
cmncc	r3, ip, lsr #32		
eorcs	r2, r0, r3, lsr ip		
eorcs	r3, ip, r3, rrx		
stmdapl	r0, {r0, r1, r4, r5, r9, sp}		
subspl	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
svcpl	0x0030554d		
svcpl	0x00544e49		
teqcc	r0, #1224736768	; 0x49000000	
subspl	r0, pc, #55	; 0x37	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
ldrtcc	r4, [r6], #-3167	; 0xfffff3a1	
strbpl	r5, [r2, #-3905]	; 0xfffff0bf	
ldrbtvc	r2, [r0], #-2118	; 0xfffff7ba	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x003e2d29		
cdpcs	5, 7, cr6, cr7, cr14, {3}		
strbvs	r7, [r5, #-607]!	; 0xfffffda1	
svcpl	0x002e746e		
teqvs	r4, ip, ror #12		
		; <UNDEFINED> instruction: 0x6675625f	
subspl	r0, r8, r9, lsr #32		
subspl	r5, pc, r1, asr #4		
cmppl	pc, r3, asr r7	; <UNPREDICTABLE>	
svcpl	0x00495053		
stmdbmi	r8, {r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
		; <UNDEFINED> instruction: 0x46464430	
cmppl	r8, #70	; 0x46	
strbpl	r5, [r2, #-3924]	; 0xfffff0ac	
subpl	r4, r5, #73400320	; 0x4600000	
svcmi	0x004f545f		
cmpmi	sp, pc, asr r3		
teqcc	r0, ip, asr #24		
stmdapl	r0, {r1, r4, r5, sl, fp, lr}		
		; <UNDEFINED> instruction: 0x465f5350	
stmdacc	r1, {r4, r6, r8, r9, sl, lr}^		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r3, r4, r5, sl, ip, sp}		
		; <UNDEFINED> instruction: 0x465f5350	
cmpcc	r1, r0, asr r7		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
svcpl	0x00003236		
movtmi	r5, #5471	; 0x155f	
svcpl	0x004d5543		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
teqcc	r0, pc, asr pc		
subspl	r0, r8, #54	; 0x36	
ldrbmi	r4, [pc, -r5, asr #14]		
eorscc	r5, r1, r0, asr r2		
eorscc	r7, r1, r0, lsr #4		
svcmi	0x004c5f00		
mrrcmi	7, 4, r4, pc, cr14	; <UNPREDICTABLE>	
svcpl	0x00474e4f		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
cdpvs	12, 6, cr6, cr15, cr0, {1}		
svcvs	0x006c2067		
stmdapl	r0, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}		
svcpl	0x00474552		
ldmdbmi	r3, {r1, r2, r6, ip, lr}^		
ldrbmi	r5, [r2, #-3908]	; 0xfffff0bc	
cmpmi	sp, r6, asr pc		
stmdacs	r0!, {r0, r1, r4, r6, r8, r9, fp, lr}		
subcs	r7, r6, r0, lsr r8		
		; <UNDEFINED> instruction: 0x46203c3c	
strbmi	r5, [r9], #-848	; 0xfffffcb0	
		; <UNDEFINED> instruction: 0x5645525f	
strbpl	r4, [r9], #-607	; 0xfffffda1	
subspl	r0, r8, r9, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
movtmi	r4, #7493	; 0x1d45	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
strbmi	r4, [lr, #-1375]	; 0xfffffaa1	
mrrcmi	15, 5, r5, r3, cr4		
cmpcc	pc, r3, asr #4		
rsbvc	r4, r2, r0, lsr sp		
stmdbmi	r4, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
strcc	r3, [r0, #-342]!	; 0xfffffeaa	
svcpl	0x005f0030		
strbmi	r5, [r9], #-1875	; 0xfffff8ad	
rsbscc	r3, r8, #32		
eorseq	r3, r0, r0, lsr r0		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cmpmi	pc, #1308622848	; 0x4e000000	
blmi	10d1978 <__undef_stack+0xfbae18>		
mcrmi	2, 2, r5, cr1, cr15, {2}		
ldmdacs	r8!, {r2, r6, sl, ip, sp}		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
subspl	r0, r8, r0, lsr #32		
stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4	
ldmdbmi	pc, {r0, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r2, [r4], -r4, asr #32		
cdpmi	5, 4, cr5, cr9, cr0, {0}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
ldmdacc	r4, {r0, r6, r8, r9, ip, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldrbpl	r5, [pc, #-3872]	; fffff56c <LRemap+0x1fff55d>	
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
ldclmi	8, cr3, [pc, #-336]	; 348 <L2CCDataLatency+0x227>	
svcpl	0x005f5841		
cdpmi	5, 4, cr5, cr9, cr0, {0}		
cmpmi	r6, r4, asr pc		
		; <UNDEFINED> instruction: 0x36315453	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldrbpl	r5, [pc, #-3872]	; fffff590 <LRemap+0x1fff581>	
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
ldclmi	6, cr3, [pc, #-196]	; 3f8 <L2CCDataLatency+0x2d7>	
svcpl	0x005f5841		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
ldrbpl	r5, [r4], #-3895	; 0xfffff0c9	
svcpl	0x00315f43		
svcpl	0x00435454		
svcpl	0x004b4c43		
movtpl	r4, #48195	; 0xbc43	
eorcc	r4, r0, r2, asr r3		
cmpvc	pc, #0, 30		
rsbsvc	r6, r2, #427819008	; 0x19800000	
eorvc	r7, r8, pc, ror #4		
stmdacs	r8!, {r0, r3, r5, sp}		
stccs	0, cr7, [r9, #-160]!	; 0xffffff60	
stclvs	15, cr5, [r6], #-248	; 0xffffff08	
rsbscs	r6, r3, r1, ror #14		
svcpl	0x005f2026		
subspl	r4, r2, #348127232	; 0x14c00000	
stccc	0, cr2, [r1, #-164]!	; 0xffffff5c	
eoreq	r3, r9, r0, lsr #32		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
cmpmi	pc, r3, asr #4		
stmdacs	r0!, {r3, r6, ip, lr}		
ldccc	0, cr2, [ip], #-196	; 0xffffff3c	
ldmdbcs	r6!, {r5, r9, ip, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
subspl	r4, r4, #1264	; 0x4f0	
cmpmi	pc, pc, asr #24		
subsmi	r4, pc, #293601280	; 0x11800000	
eorcc	r5, r0, r9, asr #8		
eorscc	r3, r0, r8, ror r2		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r3, #21248	; 0x5300	
ldrbmi	r3, [pc], #-95	; 558 <_ABORT_STACK_SIZE+0x158>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
stmdapl	r0, {r5, ip, sp}		
cmpmi	pc, r3, asr r4	; <UNPREDICTABLE>	
svcpl	0x00434d54		
svcmi	0x00525245		
svcmi	0x00435f52		
svcpl	0x00544e55		
subscs	r4, r8, sp, asr #2		
teqcc	r0, r1, lsr r1		
cmppl	r8, #76	; 0x4c	
cmpmi	lr, r4, asr pc		
ldrbmi	r4, [pc, #-1102]	; 13e <L2CCDataLatency+0x1d>	
subpl	r5, pc, #536870917	; 0x20000005	
ldrtcc	r3, [r4], #-288	; 0xfffffee0	
stmdbvs	r0, {r0, r1, r4, r5, sl, fp, lr}		
strbtvc	r6, [lr], #-883	; 0xfffffc8d	
svcpl	0x00286c72		
eorcs	r6, r9, pc, asr r3		
cmpvs	pc, #40, 30	; 0xa0	
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcvs	0x006f6c5f		
ldmdacs	r0!, {r0, r1, r3, r5, r6, r8, sl, ip, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbcs	r3, {r1, r2, r5, r8, r9, sl, fp, ip, lr}^		
mcrrmi	15, 0, r5, r3, cr0		
svcpl	0x004b434f		
strvc	r5, [r0, #-3924]!	; 0xfffff0ac	
strbvs	r7, [r9, -lr, ror #6]!		
rsbcs	r6, r4, lr, ror #10		
strbvs	r6, [lr, -ip, ror #30]!		
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
cmpmi	pc, #-268435451	; 0xf0000005	
blmi	10d4318 <__undef_stack+0xfbd7b8>		
subscs	r4, sl, pc, asr r8		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
ldrbpl	r5, [r4], #-3890	; 0xfffff0ce	
mcrrmi	15, 4, r5, r3, cr3		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f005a		
ldrbvs	r6, [r6, #-360]!	; 0xfffffe98	
mcrvs	12, 3, r6, cr15, cr15, {2}		
cdpvs	12, 6, cr6, cr15, cr7, {3}		
eorscs	r3, r4, r7, ror #12		
subspl	r0, r8, r1, lsr r0		
subspl	r5, pc, r1, asr #4		
cmpmi	pc, r3, asr r7	; <UNPREDICTABLE>	
cmpcc	pc, r6, asr #18		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
ldmdami	pc, {r3, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
		; <UNDEFINED> instruction: 0x46393030	
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
mcrmi	3, 2, r4, cr15, cr15, {2}		
sfmmi	f5, 2, [pc], {84}	; 0x54	
svcpl	0x0045545f		
subscs	r4, r4, r2, asr #18		
eorscc	r7, r4, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00524444		
svcpl	0x004d454d		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
cmncc	r8, #32		
strbmi	r4, [r6], -r6, asr #12		
subeq	r4, r6, r6, asr #12		
mcrmi	15, 2, r5, cr7, cr15, {2}		
stmdbmi	ip, {r0, r2, r4, r6, r8, r9, lr}^		
subsmi	r4, pc, #314572800	; 0x12c00000	
strbpl	r4, [ip], #-2389	; 0xfffff6ab	
cmpmi	pc, #1168	; 0x490	
ldrbpl	r4, [r3], #-3663	; 0xfffff1b1	
svcpl	0x00544e41		
eorseq	r2, r1, r0, asr r0		
svcpl	0x00535058		
svcpl	0x00535953		
cfldrdmi	mvd5, [r2], {67}	; 0x43	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r0, lsr r0		
ldrbvc	r5, [pc, #-3840]	; fffff7d0 <LRemap+0x1fff7c1>	
ldmdacc	r4!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^		
svcpl	0x0000745f		
strbpl	r5, [r6, #-2117]	; 0xfffff7bb	
cmnvs	lr, lr, asr #16		
eorvc	r6, ip, sp, ror #10		
svcvs	0x00746f72		
cmnvs	lr, r9, lsr #32		
eorvc	r6, r0, sp, ror #10		
svcvs	0x00746f72		
cfstrdvs	mvd7, [pc], #-0	; 6f8 <_ABORT_STACK_SIZE+0x2f8>	
rsbvc	r7, r5, #29097984	; 0x1bc0000	
cmpvs	pc, #40, 30	; 0xa0	
svcpl	0x005f2029		
ldrbvs	r7, [r4, #-2149]!	; 0xfffff79b	
svcvs	0x0069736e		
subscs	r5, pc, lr, ror #30		
svcpl	0x00207b28		
rsbsvc	r7, r9, pc, asr r4		
svcpl	0x00666f65		
svcpl	0x0028205f		
eorcs	r6, r9, pc, asr r3		
rsbscs	r5, r8, pc, asr pc		
svcpl	0x0028203d		
blcc	a594ac <__undef_stack+0x94294c>		
ldrbvc	r6, [r3, #-2336]!	; 0xfffff6e0	
rsbvc	r7, r5, #112	; 0x70	
svcpl	0x005f2820		
svccc	0x00202978		
cdpvs	8, 6, cr2, cr9, cr0, {1}		
svcpl	0x00202974		
stccs	8, cr7, [r0, #-380]!	; 0xfffffe84	
strbcs	r2, [r1, -r0, lsr #14]		
strcs	r2, [r0, -r0, lsr #22]!		
bcc	80a4dc <__undef_stack+0x6f397c>		
cdpvs	8, 6, cr2, cr9, cr0, {1}		
svcpl	0x00202974		
ldcvc	8, cr7, [fp, #-380]!	; 0xfffffe84	
cmppl	r8, #41	; 0x29	
ldclmi	15, cr5, [r4, #-336]	; 0xfffffeb0	
subspl	r4, r4, #1207959553	; 0x48000001	
cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84	
ldrbmi	r5, [pc], -r5, asr #4		
strbmi	r4, [ip, #-2369]	; 0xfffff6bf	
eorscc	r2, r1, #68	; 0x44	
svcpl	0x00003632		
ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, sp, lr}^		
cfstrdvs	mvd7, [r6], #-440	; 0xfffffe48	
stmdacs	r5!, {r0, r3, r5, r6, r8, r9, fp, sp, lr}^		
cmnvs	r4, r6, ror #26		
		; <UNDEFINED> instruction: 0x662c6772	
ldrbtvc	r7, [r3], #-617	; 0xfffffd97	
cmnvs	r2, r6, ror r1		
eorcs	r6, r9, r2, ror r7		
strbtvc	r5, [r1], #-3935	; 0xfffff0a1	
rsbvs	r7, r9, #116, 4	; 0x40000007	
svcpl	0x00657475		
svcpl	0x0028285f		
rsbvc	r6, pc, #99614720	; 0x5f00000	
svcpl	0x0074616d		
svcpl	0x0028205f		
ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, sp, lr}^		
svcpl	0x0066746e		
		; <UNDEFINED> instruction: 0x66202c5f	
rsbvc	r7, r1, #1828716544	; 0x6d000000	
strtvs	r2, [r0], -r7, ror #24		
ldrbtvc	r7, [r3], #-617	; 0xfffffd97	
cmnvs	r2, r6, ror r1		
stmdbcs	r9!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}		
subspl	r0, r8, r9, lsr #32		
cmppl	r5, #332	; 0x14c	
subsmi	r3, pc, #-2147483632	; 0x80000010	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r3, r0, lsr r0		
svcpl	0x00003030		
ldrbmi	r5, [r4], #-863	; 0xfffffca1	
subscs	r5, pc, r3, asr #30		
subspl	r0, r8, #49	; 0x31	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	pc, lr, asr #6		
movtpl	r4, #21315	; 0x5343	
svcmi	0x00435f53		
svcmi	0x0052544e		
eorvc	r2, r2, ip, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #2		
ldccs	3, cr6, [r1], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #4		
svcpl	0x00535058		
strbcc	r4, [r1, -r4, asr #26]		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r0, r1, r2, r4, r5, r8, sl, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
strbmi	r4, [ip, #-863]	; 0xfffffca1	
ldmdbmi	pc, {r0, r6, r9, sl, fp, lr}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
svcpl	0x0043445f		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
subscs	r5, r7, pc, asr r3		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
cmncc	r3, ip, lsr #32		
eorcc	r2, r0, #52, 24	; 0x3400	
subsmi	r0, pc, #34	; 0x22	
		; <UNDEFINED> instruction: 0x575f4453	
subpl	r4, r1, #4390912	; 0x430000	
subscs	r5, pc, pc, asr r4	; <UNPREDICTABLE>	
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
ldrbpl	r4, [pc, -r1, asr #8]		
ldrbmi	r4, [r4, #-2386]	; 0xfffff6ae	
		; <UNDEFINED> instruction: 0x4655425f	
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
subspl	r5, r9, pc, asr r4		
cdpvs	0, 6, cr2, cr9, cr5, {2}		
subspl	r0, r8, #116	; 0x74	
ldrbmi	r4, [pc, -r5, asr #14]		
eorscs	r5, r6, r0, asr r2		
svcpl	0x00003672		
svcpl	0x0041535f		
strbpl	r4, [r9], #-582	; 0xfffffdba	
teqcc	r0, pc, asr pc		
svcpl	0x005f0035		
cmpcc	r3, r4, asr #10		
ldclmi	8, cr3, [pc, #-200]	; 818 <_SUPERVISOR_STACK_SIZE+0x18>	
ldrbmi	r4, [pc, #-3657]	; fffffa9b <LRemap+0x1fffa8c>	
svcpl	0x005f5058		
strtcc	r2, [sp], -r0, lsr #16		
ldmdbcs	r2!, {r0, r4, r5, sl, ip, sp}		
ldrbpl	r5, [pc, #-3840]	; fffff9f4 <LRemap+0x1fff9e5>	
movtmi	r4, #7244	; 0x1c4c	
svcpl	0x004d5543		
svcpl	0x0058414d		
ldmdapl	r0!, {r0, r1, r2, r3, r4, r6, sp}		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
eorscc	r2, r3, #80, 26	; 0x1400	
blmi	1313a70 <__undef_stack+0x11fcf10>		
ldrbpl	r5, [pc, #-3840]	; fffffa20 <LRemap+0x1fffa11>	
ldrbmi	r4, [pc], -r4, asr #2		
svcpl	0x00544942		
eorscc	r2, r3, #95	; 0x5f	
mcrrmi	8, 0, r5, r9, cr0		
cmppl	r3, #-1073741801	; 0xc0000017	
svcpl	0x00545245		
strbpl	r4, [r3, #-847]	; 0xfffffcb1	
strbmi	r5, [r5], #-594	; 0xfffffdae	
svcpl	0x00003120		
subpl	r5, pc, #2080374785	; 0x7c000001	
ldmdavc	r0!, {r2, r6, sp}		
eorscc	r3, r0, r2, lsr r0		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmpmi	sp, pc, asr r4		
movtpl	r5, #21087	; 0x525f	
subspl	r5, pc, #1157627904	; 0x45000000	
movtpl	r4, #38725	; 0x9745	
svcpl	0x00524554		
svcmi	0x00525245		
teqcc	r5, r2, asr r0		
stmdapl	r0, {r1, r4, r5, sl, fp, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
subscc	r4, pc, r3, asr r4	; <UNPREDICTABLE>	
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r1, r5, asr #32		
		; <UNDEFINED> instruction: 0x46464630	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
svcpl	0x0052465f		
subsmi	r5, pc, #84, 16	; 0x540000	
subscs	r5, r9, r5, asr r3		
teqcc	r0, r1, lsr r4		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cfldr64mi	mvdx3, [pc, #-196]	; 8f0 <_SUPERVISOR_STACK_SIZE+0xf0>	
subpl	r4, pc, #4416	; 0x1140	
strbmi	r5, [r6, #-3929]	; 0xfffff0a7	
subspl	r5, r5, #1090519040	; 0x41000000	
eorscs	r5, r2, r5, asr #30		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
teqvs	r0, #44	; 0x2c	
		; <UNDEFINED> instruction: 0x36202c31	
svcpl	0x005f0022		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
ldrbpl	r3, [pc], #-1078	; 9e8 <_SUPERVISOR_STACK_SIZE+0x1e8>	
svcpl	0x00455059		
svcvs	0x006c205f		
stcvs	7, cr6, [r0], #-440	; 0xfffffe48	
rsbcs	r6, r7, pc, ror #28		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
ldrbmi	r5, [pc], #-3840	; a08 <_SUPERVISOR_STACK_SIZE+0x208>	
ldclmi	12, cr4, [pc, #-264]	; 904 <_SUPERVISOR_STACK_SIZE+0x104>	
cmpcc	pc, r1, asr #16		
stmdapl	r5, {r4, r5, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r0, asr pc	; <UNPREDICTABLE>	
eorseq	r3, r8, r3, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
teqvs	r0, #1224736768	; 0x49000000	
subspl	r0, r8, r0, lsr r0		
subspl	r5, pc, r1, asr #4		
ldrbpl	r3, [pc, #-1875]	; 2e1 <L2CCDataLatency+0x1c0>	
subscc	r4, pc, r3, asr r2	; <UNPREDICTABLE>	
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
		; <UNDEFINED> instruction: 0x46464632	
cmpmi	r0, r0, lsl #16		
cmpmi	r3, #328	; 0x148	
movtmi	r4, #38741	; 0x9755	
ldrbmi	r3, [pc], #-95	; a5c <_SUPERVISOR_STACK_SIZE+0x25c>	
svcpl	0x00545349		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
teqcc	r0, r8, lsr r6		
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00545358		
cmppl	pc, #603979777	; 0x24000001	
subspl	r4, r0, r4, asr pc		
eorcc	r4, r0, #1157627904	; 0x45000000	
stmdbvs	r0, {r2, r4, r5, sl, fp, lr}		
cmnvs	r0, r3, ror r3		
svcpl	0x00286563		
eorcs	r6, r9, pc, asr r3		
cmpvs	pc, #40, 30	; 0xa0	
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcvs	0x006f6c5f		
ldmdacs	r0!, {r0, r1, r3, r5, r6, r8, sl, ip, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldmdbcs	r3, {r1, r2, r5, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r5, [pc, -r0, lsl #30]		
subpl	r4, r1, #4390912	; 0x430000	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
ldrbmi	r5, [pc, -r0, lsl #30]		
cfstr64mi	mvdx5, [r3], {78}	; 0x4e	
svcpl	0x00454b49		
ldmdbpl	r4, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction: 0x464f4550	
svcpl	0x00003120		
svcpl	0x0041535f		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
teqcc	r0, pc, asr pc		
mcrmi	0, 2, r0, cr9, cr6, {1}		
svcpl	0x00323354		
ldmdbcs	r8!, {r0, r1, r6, fp, sp}^		
ldmdbmi	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r5, r3, #1308622848	; 0x4e000000	
stmdavc	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, lr}		
svcpl	0x005f0029		
svcpl	0x00414455		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
teqcc	r0, #380	; 0x17c	
subspl	r0, pc, #50	; 0x32	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
subpl	r4, r2, #6080	; 0x17c0	
svcpl	0x004e454c		
strbpl	r5, [r1], #-1107	; 0xfffffbad	
ldrbtvc	r2, [r0], #-2117	; 0xfffff7bb	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x003e2d29		
cdpcs	5, 7, cr6, cr7, cr14, {3}		
strbvs	r7, [r5, #-607]!	; 0xfffffda1	
svcpl	0x002e746e		
lfmvs	f6, 2, [r2], #-436	; 0xfffffe4c	
cmpvc	pc, #1616	; 0x650	
ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c	
svcpl	0x005f0029		
svcpl	0x00464c45		
eorseq	r2, r1, pc, asr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x00445f35		
dvfmiem	f4, f1, #5.0		
movtmi	r4, #12639	; 0x315f	
svcpl	0x00535345		
cfldrdmi	mvd5, [r2], {67}	; 0x43	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r3, lsr ip		
eorcs	r3, ip, r3, rrx		
svcpl	0x00002230		
bpl	1255914 <__undef_stack+0x113edb4>		
svcpl	0x00464f45		
strbmi	r4, [lr, -ip, asr #30]		
strtcc	r5, [r0], #-3935	; 0xfffff0a1	
cmppl	r0, #0, 16		
subspl	r5, r3, pc, asr r1		
cdpmi	15, 4, cr5, cr9, cr9, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r1, r0, lsr #10		
svcpl	0x00535058		
cmpcc	sp, r7, asr #10		
blmi	1056940 <__undef_stack+0xf3fde0>		
cdpmi	15, 4, cr5, cr9, cr5, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r8, r0, lsr #14		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
svcmi	0x004c475f		
strbpl	r4, [ip], #-322	; 0xfffffebe	
subpl	r4, r5, #4672	; 0x1240	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r6, r6, asr #16		
eorscc	r3, r0, r0, lsr r2		
cmpmi	pc, r0, lsl #30		
cmpmi	pc, r2, asr sp	; <UNPREDICTABLE>	
subcs	r4, r8, r2, asr r3		
subspl	r0, r8, r7, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r2, r5, asr r3		
svcpl	0x00305f53		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
eorscc	r3, r0, #48	; 0x30	
subeq	r4, r6, r6, asr #12		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
mcrmi	15, 2, r5, cr9, cr1, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
ldrbpl	r5, [pc], #-848	; c48 <_SUPERVISOR_STACK_SIZE+0x448>	
svcpl	0x00304354		
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
ldrbpl	r5, [pc, #-3840]	; fffffd58 <LRemap+0x1fffd49>	
subpl	r4, r6, #76, 24	; 0x4c00	
svcpl	0x00544341		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
eorcc	r5, r0, pc, asr pc		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
subcc	r5, r9, #55, 30	; 0xdc	
svcpl	0x00315f43		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
teqmi	r2, #1556480	; 0x17c000	
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
strbpl	r4, [lr], #-2304	; 0xfffff700	
cmpmi	pc, #905969664	; 0x36000000	
eorcs	r7, r9, r8, lsr #16		
mcrmi	15, 2, r5, cr9, cr15, {2}		
svcpl	0x00343654		
ldmdbcs	r8!, {r0, r1, r6, fp, sp}^		
ldrbpl	r5, [pc, -r0, lsl #30]		
subpl	r4, r1, #4390912	; 0x430000	
svcpl	0x005f545f		
svcpl	0x005f0020		
ldrbmi	r5, [r2], #-1104	; 0xfffffbb0	
svcpl	0x00464649		
svcpl	0x0058414d		
teqcc	r2, pc, asr r0		
ldmdacc	r4!, {r2, r4, r5, r8, r9, sl, ip, sp}		
		; <UNDEFINED> instruction: 0x37343633	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
movtmi	r4, #64578	; 0xfc42	
svcmi	0x004e5f4b		
svcmi	0x00465f54		
subcs	r4, r4, r5, asr lr		
stmdapl	r0, {r0, r1, r4, r5, sl, fp, lr}		
svcpl	0x00474552		
cmpcc	r2, r7, asr #32		
cmncc	r2, r5, lsr r0		
svcpl	0x005f0035		
strbtvs	r6, [r5], #-1390	; 0xfffffa92	
usaxvc	r5, pc, pc	; <UNPREDICTABLE>	
stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00007473		
mcrrmi	6, 5, r5, r1, cr15		
subscs	r5, r4, r9, asr #6		
mcrvs	15, 3, r5, cr7, cr15, {2}		
		; <UNDEFINED> instruction: 0x765f6375	
stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^		
movwvc	r7, #1139	; 0x473	
stmdbvs	lr!, {r2, r4, r5, r6, r9, ip, sp, lr}^		
rsbscs	r6, r0, r3, ror #26		
mrcvs	4, 3, r7, cr2, cr3, {3}		
ldrbvs	r6, [r3, #-355]!	; 0xfffffe9d	
rsbseq	r6, r0, r3, ror #26		
strbtvs	r7, [r1], #-1393	; 0xfffffa8f	
cmnvs	r5, r0, lsr #2		
rsbseq	r5, r4, r4, ror #30		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
cmpmi	r4, r5, lsr pc		
		; <UNDEFINED> instruction: 0x465f4154	
strbpl	r5, [ip], #-1345	; 0xfffffabf	
strbmi	r4, [r4], #-351	; 0xfffffea1	
cmppl	r3, #343932928	; 0x14800000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r6, lsr ip		
eorcs	r3, ip, r3, rrx		
svcpl	0x00002230		
strbvs	r6, [r9, -r1, asr #24]!		
ldmdacs	r3!, {r1, r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x00202978		
stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
eoreq	r7, r9, r8, lsr #16		
svcpl	0x00535058		
svcpl	0x00514946		
svcpl	0x00544e49		
eorcc	r4, r0, #1224736768	; 0x49000000	
svcpl	0x005f0038		
rsbsvc	r2, r0, #80, 16	; 0x500000	
cmnvc	pc, #1862270976	; 0x6f000000	
rsbsvc	r2, r0, #41	; 0x29	
cmnvc	pc, #1862270976	; 0x6f000000	
cmpmi	r4, #0, 16		
movtpl	r5, #13407	; 0x345f	
		; <UNDEFINED> instruction: 0x464f5f52	
strbpl	r5, [r5], #-838	; 0xfffffcba	
svcpl	0x00003020		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
svcpl	0x00525450		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
stmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
stmdapl	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
svcpl	0x00524150		
subspl	r5, r3, r8, asr r1		
svcpl	0x00535049		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
cmppl	pc, r0, asr r3	; <UNPREDICTABLE>	
svcpl	0x00495053		
svcpl	0x00544e49		
svcpl	0x00004449		
svcpl	0x0051445f		
strbpl	r4, [r9], #-582	; 0xfffffdba	
qsaxcc	r5, r0, pc	; <UNPREDICTABLE>	
svcpl	0x005f0033		
movtmi	r4, #12629	; 0x3155	
ldrbmi	r4, [pc, #-3413]	; c7 <L2CCControl+0xc6>	
mcrrmi	3, 5, r5, r9, cr0		
svcpl	0x005f4e4f		
cmncc	r8, r0, lsr #32		
		; <UNDEFINED> instruction: 0x36312d50	
stmdapl	r0, {r0, r2, r4, r6, r8, r9, fp, lr}		
cmpmi	pc, #84, 6	; 0x50000001	
cmpmi	r3, r1, asr #6		
cfldr64mi	mvdx4, [pc, #-272]	; d2c <_SUPERVISOR_STACK_SIZE+0x52c>	
svcpl	0x0045444f		
ldmdbmi	r4, {r0, r1, r2, r3, r6, ip, lr}^		
eorcc	r4, r0, pc, asr #28		
eorscc	r3, r0, r8, ror r0		
ldmdacc	r0!, {r4, r5, ip, sp}		
subeq	r5, ip, r0, lsr r5		
svcpl	0x00545358		
svcpl	0x00434949		
		; <UNDEFINED> instruction: 0x464c4553	
ldrbpl	r4, [r3], #-1364	; 0xfffffaac	
stmdbmi	r1, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subcs	r4, r4, ip, asr #10		
		; <UNDEFINED> instruction: 0x36373031	
cmpmi	r0, r0, lsl #16		
subpl	r5, r3, r2, asr pc		
strbmi	r5, [r9], #-3925	; 0xfffff0ab	
svcpl	0x00003020		
strbpl	r4, [ip], #-1631	; 0xfffff9a1	
movtpl	r4, #6239	; 0x185f	
		; <UNDEFINED> instruction: 0x464e495f	
strbpl	r4, [r9], #-3657	; 0xfffff1b7	
subscs	r5, pc, r9, asr pc	; <UNPREDICTABLE>	
subspl	r0, r8, #49	; 0x31	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
subscc	r4, r0, #312	; 0x138	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
teqvs	r0, #14080	; 0x3700	
eorcs	r3, ip, r1, lsr r3		
svcpl	0x00002231		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cmpmi	r5, pc, asr ip		
		; <UNDEFINED> instruction: 0x36315453	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
teqcc	r0, #380	; 0x17c	
		; <UNDEFINED> instruction: 0x37363732	
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cfldrdmi	mvd5, [pc, #-312]	; da8 <_SUPERVISOR_STACK_SIZE+0x5a8>	
svcpl	0x005f5841		
ldrtcc	r3, [r1], #-544	; 0xfffffde0	
teqcc	r8, #922746880	; 0x37000000	
eorseq	r3, r7, r6, lsr r4		
ldmdacs	sl!, {r0, r1, r5, r6, sl, fp, sp, lr}^		
stmdbcs	r7!, {r0, r5, r6, r9, ip, sp, lr}^		
ldrbvc	r2, [fp, #-2080]!	; 0xfffff7e0	
strbvs	r7, [r9, -lr, ror #6]!		
rsbcs	r6, r4, lr, ror #10		
rsbvc	r6, r1, #6488064	; 0x630000	
cmnvs	r6, r0, lsr #4		
svcpl	0x00203b6c		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
svcpl	0x00205f5f		
stclvs	6, cr7, [pc], #-380	; da0 <_SUPERVISOR_STACK_SIZE+0x5a0>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
sfmvs	f2, 2, [r3], #-128	; 0xffffff80	
eorcc	r0, r5, sl, ror r9		
eorscs	r2, r1, #44, 10	; 0xb000000	
eorcs	r3, r0, #32, 20	; 0x20000	
eorcs	r7, r2, sp, lsr r2		
cmnvs	r6, r8, lsr #4		
bcc	80b4f0 <__undef_stack+0x6f4990>		
rsbscs	r2, r2, #32, 4		
rsbvc	r2, r1, #32, 16	; 0x200000	
stmdbcs	r0!, {r0, r1, r2, r5, r6, r8, fp, sp}		
		; <UNDEFINED> instruction: 0x7672203b	
eorscs	r6, fp, r1, ror #24		
stmdapl	r0, {r0, r2, r3, r4, r5, r6, r8, fp, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
smlsldpl	r5, pc, pc, r0	; <UNPREDICTABLE>	
cmpmi	pc, #1342177284	; 0x50000004	
subcs	r5, ip, r4, asr r2		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
ldrcc	r6, [r1, #-800]!	; 0xfffffce0	
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r0, lsr ip		
svcpl	0x005f0022		
strbcc	r4, [r3], -r4, asr #10		
stmdbmi	sp, {r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
stmdapl	r5, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r0, asr pc	; <UNPREDICTABLE>	
ldmdacc	r3!, {r3, r5, r8, sl, fp, sp}		
stmdapl	r0, {r1, r4, r5, r8, fp, sp}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
stmdapl	r0!, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00435454		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subeq	r4, r4, pc, asr r9		
ldrbpl	r4, [r3], #-3657	; 0xfffff1b7	
mrcmi	3, 2, r5, cr9, cr15, {2}		
cmnvc	r9, #67	; 0x43	
eoreq	r2, r9, r2, ror #16		
subpl	r5, r1, #88	; 0x58	
stmdbmi	r9, {r0, r1, r2, r3, r4, r6, fp, ip, lr}^		
svcpl	0x00535043		
mcrmi	15, 2, r5, cr9, cr1, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
ldmdbmi	pc, {r4, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00314332		
svcpl	0x00544e49		
stmdbmi	r0, {r0, r3, r6, sl, lr}		
ldrbmi	r5, [pc], -lr, asr #8		
ldrbcc	r5, [r4], -r1, asr #6		
cmpmi	sp, r4, lsr pc		
svcpl	0x005f2058		
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
cfldrdmi	mvd3, [pc, #-216]	; f48 <_SUPERVISOR_STACK_SIZE+0x748>	
svcpl	0x005f5841		
cmpmi	r4, #0, 16		
subpl	r5, r3, #1593835520	; 0x5f000000	
		; <UNDEFINED> instruction: 0x46464f5f	
subscs	r4, r4, r3, asr r5		
subspl	r0, r8, r8, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subspl	r4, r4, r7, asr r4		
svcpl	0x00305f53		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
strbpl	r5, [r4], #-1887	; 0xfffff8a1	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
cfldrdmi	mvd3, [pc, #-216]	; f8c <_SUPERVISOR_STACK_SIZE+0x78c>	
stmdacs	r0!, {r0, r3, r6, r9, sl, fp, lr}		
ldmdbmi	pc, {r0, r2, r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], -lr, asr #8		
ldrbcc	r5, [r4], -r1, asr #6		
cmpmi	sp, r4, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldmdbcs	r1!, {r0, r2, r3, r5, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r7, r7, asr #30		
eorvc	r3, r0, #1375731712	; 0x52000000	
subspl	r0, r8, #52	; 0x34	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
strbpl	r5, [r9], #-3916	; 0xfffff0b4	
ldrbpl	r4, [pc, #-588]	; e58 <_SUPERVISOR_STACK_SIZE+0x658>	
movtmi	r4, #64590	; 0xfc4e	
subcs	r4, r4, fp, asr #10		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdacc	r3!, {r5, sp}^		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r5, lsr ip		
subspl	r0, r8, r2, lsr #32		
subspl	r5, pc, r1, asr #4		
subspl	r3, pc, #21757952	; 0x14c0000	
cmpcc	pc, r1, asr #26		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
subsmi	r4, pc, #88, 18	; 0x160000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
		; <UNDEFINED> instruction: 0x46467830	
eorscc	r4, r0, r6, asr #6		
svcpl	0x00003030		
ldrbvs	r7, [r2, #-95]!	; 0xffffffa1	
strbtvc	r6, [r3], #-2404	; 0xfffff69c	
ldrbvc	r7, [r2, #-1119]!	; 0xfffffba1	
stmdavc	r5!, {r0, r2, r5, r6, fp, sp}^		
svcpl	0x00202970		
ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r9, sp, lr}^		
cdpvs	4, 6, cr7, cr9, cr12, {3}		
rsbsvc	r6, r8, pc, asr r5		
ldmdacs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^		
rsbsvc	r6, r8, r8, lsr #10		
teqcc	r0, r9, lsr #24		
svcpl	0x005f0029		
cmpmi	ip, r5, asr ip		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
stmdapl	r0, {r0, r1, r4, r5, r9, ip, sp}		
mrcmi	4, 2, r5, cr15, cr3, {2}		
ldrbmi	r5, [pc, #-1103]	; ced <_SUPERVISOR_STACK_SIZE+0x4ed>	
stfmie	f4, [r2], {78}	; 0x4e	
eorcc	r4, r0, #1157627904	; 0x45000000	
stmdapl	r0, {r0, r3, r4, r5, sl, fp, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00433249		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
ldmdbmi	pc, {r4, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00304332		
svcpl	0x00544e49		
svcpl	0x00004449		
cfldr64mi	mvdx4, [r7], {78}	; 0x4e	
ldrbpl	r4, [pc], -r9, asr #4		
ldmdbmi	r3, {r0, r2, r6, r9, ip, lr}^		
eorcs	r4, r0, #1264	; 0x4f0	
mrccs	14, 1, r2, cr1, cr2, {1}		
stmdapl	r0, {r4, r5, r9, sp}		
ldrbpl	r5, [pc], #-848	; 1188 <CRValMmuCac+0x183>	
svcpl	0x00304354		
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r3, r0, lsr #8		
stclvs	15, cr5, [r1], #-380	; 0xfffffe84	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
ldmdbcs	r8!, {r2, r5, r6, fp, sp}^		
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
stclvs	15, cr5, [r1], #-380	; 0xfffffe84	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
ldmdacs	pc, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
stmdbcs	r9!, {r3, r4, r5, r6, r8, fp, sp}		
mrrcvs	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x006b636f		
ldrbvc	r6, [r1, #-865]!	; 0xfffffc9f	
stmdacs	r5!, {r0, r3, r5, r6, r9, ip, sp, lr}^		
blvs	18dcf88 <__undef_stack+0x17c6428>		
svcpl	0x00282029		
ldrbpl	r4, [r3], #-323	; 0xfffffebd	
stmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbcs	r0!, {r2, r6, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
		; <UNDEFINED> instruction: 0x465f5253	
ldrbmi	r5, [pc, #-329]	; 10af <CRValMmuCac+0xaa>	
stfmie	f4, [r2], {78}	; 0x4e	
ldmdavc	r0!, {r0, r2, r6, sp}		
svcpl	0x00003034		
ldrbpl	r5, [r0], #-3924	; 0xfffff0ac	
		; <UNDEFINED> instruction: 0x46494452	
eoreq	r5, r0, r6, asr #30		
svcpl	0x00535058		
cmpcc	r9, r1, asr #12		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r9, lsr r0		
ldclvs	8, cr5, [r4, #-0]		
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
mcrvs	8, 3, r4, cr1, cr15, {2}		
rsbvc	r6, r5, #100, 24	; 0x6400	
ldrbpl	r5, [r3], #-3840	; 0xfffff100	
submi	r4, r9, #68, 24	; 0x4400	
subscs	r4, pc, pc, asr r8	; <UNPREDICTABLE>	
movtpl	r5, #28416	; 0x6f00	
svcmi	0x00494454		
svcpl	0x005f0020		
ldrtcc	r4, [r6], #-3155	; 0xfffff3ad	
ldmdacc	r8!, {r5, ip, sp}^		
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
subsmi	r5, r3, #398458880	; 0x17c00000	
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r2, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00464950		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldrbmi	r4, [pc, #-1347]	; d51 <_SUPERVISOR_STACK_SIZE+0x551>	
stfmie	f4, [r2], {78}	; 0x4e	
subpl	r5, r5, #276	; 0x114	
subscs	r4, r2, r2, asr pc		
ldcmi	3, cr3, [r5], #-212	; 0xffffff2c	
ldrbvc	r5, [pc, #-3840]	; 3a8 <L2CCDataLatency+0x287>	
strbvc	r6, [pc, #-622]!	; 103e <CRValMmuCac+0x39>	
strbtvs	r6, [r5], #-1134	; 0xfffffb92	
subspl	r0, r8, r0, lsr #32		
subspl	r5, pc, r1, asr #4		
subspl	r3, pc, r3, asr r7	; <UNPREDICTABLE>	
subscc	r5, pc, sp, asr #10		
strbpl	r5, [sp, #-95]	; 0xffffffa1	
svcpl	0x00535f31		
svcpl	0x00495841		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
teqcc	r9, #56, 16	; 0x380000	
eorseq	r3, r0, r0, lsr r0		
cmppl	r5, #380	; 0x17c	
movtmi	r5, #4678	; 0x1246	
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
ldrpl	r2, [r0, #-3632]!	; 0xfffff1d0	
movwpl	r5, #584	; 0x248	
svcpl	0x004b4545		
subscs	r4, r4, r3, asr r5		
smmlarpl	pc, r0, r0, r0	; <UNPREDICTABLE>	
svcpl	0x00544e41		
stmdbmi	r7, {r1, r4, r6, r8, sl, lr}^		
subpl	r5, r5, #1392508928	; 0x53000000	
mcrmi	6, 2, r4, cr9, cr15, {2}		
eorseq	r2, r1, r9, asr #32		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
cmpmi	sp, pc, asr r4		
svcpl	0x00534e5f		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
mcrmi	15, 2, r5, cr7, cr15, {2}		
stmdbmi	ip, {r0, r2, r4, r6, r8, r9, lr}^		
subsmi	r4, pc, #314572800	; 0x12c00000	
strbpl	r4, [ip], #-2389	; 0xfffff6ab	
ldrbpl	r4, [pc], -r9, asr #28		
stmdbmi	ip, {r0, r6, r8, lr}^		
teqcc	r0, r3, asr r4		
svcpl	0x00424d00		
svcpl	0x00525543		
subscs	r4, r8, sp, asr #2		
svcvs	0x006c5f5f		
strbvs	r6, [ip, #-355]!	; 0xfffffe9d	
svcpl	0x00626d5f		
svcpl	0x00727563		
ldmdacs	r8!, {r0, r2, r3, r5, r6, r8, sp, lr}^		
subspl	r0, r8, r9, lsr #32		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc, #-1875]	; c29 <_SUPERVISOR_STACK_SIZE+0x429>	
subpl	r4, r5, #84, 16	; 0x540000	
svcpl	0x0054454e		
mcrmi	15, 2, r5, cr5, cr0, {1}		
cmppl	pc, #1157627904	; 0x45000000	
svcpl	0x0052434c		
ldcmi	0, cr3, [r0, #-196]!	; 0xffffff3c	
svcpl	0x00535042		
subscc	r4, r6, r4, asr #18		
svcpl	0x00003820		
cfstrdmi	mvd4, [r2], {95}	; 0x5f	
movtpl	r4, #6239	; 0x185f	
		; <UNDEFINED> instruction: 0x464e495f	
strbpl	r4, [r9], #-3657	; 0xfffff1b7	
subscs	r5, pc, r9, asr pc	; <UNPREDICTABLE>	
ldclmi	0, cr0, [pc, #-196]	; 12f4 <CRValMmuCac+0x2ef>	
strbmi	r5, [ip, #-3906]	; 0xfffff0be	
cmpmi	sp, lr, asr #30		
eorseq	r2, r1, r8, asr r0		
subpl	r5, r1, #88	; 0x58	
cmpmi	r3, pc, asr r8		
svcpl	0x0053504e		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
cmpmi	pc, #80, 6	; 0x40000001	
svcpl	0x00304e41		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
subscc	r5, pc, #80, 6	; 0x40000001	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
ldmdacc	r0!, {r0, r4, r5, ip, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldrbpl	r5, [pc], #-595	; 1414 <CRValMmuCac+0x40f>	
submi	r5, sp, #72, 10	; 0x12000000	
strbmi	r4, [pc], #-3423	; 141c <CRValMmuCac+0x417>	
ldmdavc	r0!, {r0, r2, r6, sp}		
svcpl	0x00003032		
ldfmie	f4, [pc], {86}	; 0x56	
svcpl	0x00545349		
stmdbmi	r6, {r2, r6, r8, sl, lr}^		
subcs	r4, r4, lr, asr #10		
ldrbmi	r5, [pc], #-3840	; 1438 <CRValMmuCac+0x433>	
eorscc	r4, r1, #335544321	; 0x14000001	
cmpmi	sp, r8, lsr pc		
ldrbmi	r5, [pc], #-1102	; 1444 <CRValMmuCac+0x43f>	
svcpl	0x005f4749		
eorseq	r3, r4, r0, lsr #6		
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
lfmmi	f3, 2, [pc, #-204]	; 138c <CRValMmuCac+0x387>	
stmdacs	r0!, {r0, r3, r6, r9, sl, fp, lr}		
ldmdbmi	pc, {r0, r2, r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], -lr, asr #8		
cmpcc	r4, #67108865	; 0x4000001	
cmpmi	sp, r2, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldmdbcs	r1!, {r0, r2, r3, r5, sp}		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #1073741843	; 0x40000013	
ldrbmi	r3, [pc], #-95	; 1484 <CRValMmuCac+0x47f>	
svcpl	0x00454e4f		
subspl	r4, r4, #1168	; 0x490	
stmdapl	r0!, {r0, r1, r2, r3, r4, r6, ip, sp}		
ldrbmi	r5, [pc], #-848	; 1494 <CRValMmuCac+0x48f>	
svcpl	0x0030414d		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
ldmdbmi	r0, {r3, r4, r6, r8, r9, sl, lr}^		
svcpl	0x0053504f		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
eorscc	r4, r0, r0, lsr r1		
svcpl	0x005f0030		
svcpl	0x004d5241		
cdpmi	5, 4, cr4, cr15, cr14, {2}		
subscs	r4, r0, pc, asr r6		
subspl	r0, r8, r6, lsr r0		
cmppl	pc, #268435460	; 0x10000004	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
subpl	r5, r9, pc, asr r8		
strbmi	r4, [pc], #-3423	; 14e4 <CRValMmuCac+0x4df>	
eorseq	r2, r0, r5, asr #32		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x00435f35		
svcmi	0x0052544e		
stclmi	15, cr5, [lr, #-304]	; 0xfffffed0	
subsmi	r4, pc, #1146880	; 0x118000	
eorcc	r5, r0, r9, asr #8		
eorscc	r3, r8, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r3, r4, asr r4		
svcpl	0x00305f53		
movtmi	r4, #64579	; 0xfc43	
bpl	1219250 <__undef_stack+0x11026f0>		
cmpmi	r0, r0, lsr #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
ldrbpl	r3, [pc], #-95	; 1534 <CRValMmuCac+0x52f>	
cmpmi	pc, #84, 6	; 0x50000001	
ldrbmi	r4, [pc], -ip, asr #22		
svcpl	0x00514552		
svcpl	0x00005a48		
bpl	12562c4 <__undef_stack+0x113f764>		
cmpmi	sp, r5, asr #30		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldrtcc	r3, [r9], #-564	; 0xfffffdcc	
eorscc	r3, r7, #59768832	; 0x3900000	
subseq	r3, r5, r9, lsr r5		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
ldrbpl	r5, [pc, -lr, asr #8]		
ldrbpl	r5, [r2], #-835	; 0xfffffcbd	
movtpl	r4, #11599	; 0x2d4f	
cmpmi	r4, pc, asr r3		
eorvc	r4, r8, r4, asr r5		
eorcs	r7, r9, r4, ror r2		
ldrbtvc	r2, [r0], #-2088	; 0xfffff7d8	
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction: 0x77656e5f	
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
cmnvc	r3, #24903680	; 0x17c0000	
cfstrdvs	mvd7, [pc, #-456]!	; 13cc <CRValMmuCac+0x3c7>	
cmpvc	pc, #-2013265919	; 0x88000001	
ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c	
cmnvc	r9, #41	; 0x29	
rsbvc	r7, r1, r7, ror #4		
svcpl	0x005f2868		
stmdacs	r0!, {r0, r1, r5, r6, r8, fp, sp}		
strbtvc	r5, [r3], #-3935	; 0xfffff0a1	
svcpl	0x00657079		
blvs	1bdd368 <__undef_stack+0x1ac6808>		
svcpl	0x00287075		
		; <UNDEFINED> instruction: 0x2629635f	
mrrcvc	15, 2, r5, r0, cr8		
svcpl	0x007c555f		
cdpmi	12, 5, cr7, cr15, cr12, {2}		
movwvc	r2, #2345	; 0x929	
cmnvs	lr, #116, 4	; 0x40000007	
rsbcs	r7, r9, sp, rrx		
mrcvs	4, 3, r7, cr2, cr3, {3}		
ldrbvs	r6, [r3, #-355]!	; 0xfffffe9d	
rsbseq	r6, r0, r3, ror #26		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
		; <UNDEFINED> instruction: 0x465f5453	
strbpl	r5, [ip], #-1345	; 0xfffffabf	
strbmi	r4, [r4], #-351	; 0xfffffea1	
cmppl	r3, #343932928	; 0x14800000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r6, lsr ip		
eorcs	r3, ip, r3, rrx		
strpl	r2, [r0], #-562	; 0xfffffdce	
ldclmi	0, cr5, [pc, #-308]	; 14ec <CRValMmuCac+0x4e7>	
eorcc	r5, r0, #4259840	; 0x410000	
svcpl	0x005f0036		
ldrbtvc	r6, [r3], #-358	; 0xfffffe9a	
stfvse	f6, [ip], #-396	; 0xfffffe74	
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cmnvs	r6, pc, asr pc		
smcvs	14147	; 0x3743	
svcpl	0x005f6c6c		
stmdapl	r0, {r0, r3, r5, r8, fp, sp}		
		; <UNDEFINED> instruction: 0x465f5350	
		; <UNDEFINED> instruction: 0x36414750	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r1, r2, r4, r5, r8, r9, sl, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
subscc	r4, pc, r3, asr r4	; <UNPREDICTABLE>	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r1, r5, asr #32		
eorscc	r3, r0, r0, lsr r0		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #1073741843	; 0x40000013	
ldrbmi	r3, [pc], #-95	; 1694 <CRValMmuCac+0x68f>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r0, r0, lsr #16		
cmppl	r0, #328	; 0x148	
stclmi	15, cr5, [r4, #-220]	; 0xffffff24	
movtpl	r5, #61249	; 0xef41	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
svcpl	0x00004449		
strbmi	r4, [r9], #-3141	; 0xfffff3bb	
strbmi	r4, [ip, #-577]	; 0xfffffdbf	
mcrrmi	9, 5, r4, lr, cr15		
subcs	r4, r5, r9, asr #28		
ldrbvs	r7, [r4, #-2149]!	; 0xfffff79b	
svcpl	0x00206e72		
stclvs	9, cr6, [lr], #-380	; 0xfffffe84	
svcpl	0x00656e69		
cmpmi	pc, pc, asr r0	; <UNPREDICTABLE>	
ldmdbmi	r2, {r2, r4, r6, sl, ip, lr}^		
ldrbmi	r5, [r4, #-1346]	; 0xfffffabe	
svcpl	0x00282820		
		; <UNDEFINED> instruction: 0x776c615f	
svcpl	0x00737961		
stmdbvs	ip!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^		
svcpl	0x005f656e		
svcpl	0x00002929		
cdpmi	15, 4, cr4, cr9, cr14, {2}		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cdpvs	15, 5, cr5, cr15, cr8, {1}		
stclvs	9, cr6, [lr], #-444	; 0xfffffe44	
svcpl	0x00656e69		
eoreq	r2, r9, pc, asr r9		
cmpmi	r0, pc, asr r8		
strbmi	r4, [sp, #-338]	; 0xfffffeae	
cmppl	r2, #84, 10	; 0x15000000	
svcpl	0x0053505f		
eoreq	r5, r0, r8, asr #30		
mcrrmi	15, 5, r5, ip, cr15		
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
stmdbmi	sp, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
ldmdapl	r0!, {r3, r5, r8, sl, fp, sp}		
teqcc	r3, r1, lsr r0		
stclcs	12, cr4, [fp, #-304]	; 0xfffffed0	
eorspl	r5, r1, r0, lsr r8		
stfmie	f3, [ip], {51}	; 0x33	
svcpl	0x0000294b		
movtmi	r4, #14175	; 0x375f	
svcmi	0x0054415f		
svcpl	0x0043494d		
subpl	r4, r1, #4390912	; 0x430000	
movtmi	r4, #64607	; 0xfc5f	
subpl	r5, r6, #300	; 0x12c	
eorcc	r4, r0, #289406976	; 0x11400000	
cmppl	pc, #0, 30		
eorcc	r5, r0, r7, asr r2		
eorscc	r3, r0, r8, ror r0		
subspl	r0, r8, #56	; 0x38	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
svcpl	0x004c4f52		
svcpl	0x00455254		
subscs	r4, r4, r2, asr #18		
eorscc	r7, r1, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00494641		
svcpl	0x00535f30		
svcpl	0x00495841		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
ldmdacc	r0!, {r3, r4, r5, ip, sp}		
subeq	r4, r6, r6, asr #12		
subpl	r5, r5, #1409286145	; 0x54000001	
svcpl	0x0057525f		
ldrbmi	r4, [r2, #-2132]	; 0xfffff7ac	
subspl	r4, pc, r1, asr #8		
eorcs	r4, r0, #1224736768	; 0x49000000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldfcss	f3, [r3], #-396	; 0xfffffe74	
rsbcc	r2, r3, r0, lsr #32		
eorscs	r2, r2, #44	; 0x2c	
ldrbmi	r5, [pc], #-3840	; 1808 <CRValMmuCac+0x803>	
ldrbmi	r4, [pc, #-3138]	; bca <_SUPERVISOR_STACK_SIZE+0x3ca>	
mcrrmi	3, 5, r5, r9, cr0		
svcpl	0x005f4e4f		
strtvs	r2, [r8], #-2080	; 0xfffff7e0	
cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44	
cdpcs	9, 3, cr2, cr2, cr5, {3}		
ldrtcc	r3, [r0], #-562	; 0xfffffdce	
ldrtcc	r3, [r0], #-1588	; 0xfffff9cc	
eorscc	r3, r5, r9, lsr r2		
teqcc	r3, r3, lsr r1		
ldrtcc	r2, [r1], -r5, ror #26		
stmdapl	r0, {r2, r3, r6, r8, fp, sp}		
svcpl	0x00524150		
ldmdbmi	r0, {r3, r4, r6, r8, r9, ip, lr}^		
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
subspl	r5, r3, r3, asr pc		
ldmdbmi	pc, {r0, r3, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r4, asr #32		
cmppl	pc, #268435460	; 0x10000004	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
ldrbmi	r5, [r3, #-1375]	; 0xfffffaa1	
cmpmi	r4, pc, asr r3		
subspl	r5, r5, r2, asr r4		
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00474552		
subscc	r5, r2, #71	; 0x47	
eorseq	r7, r2, r0, lsr #4		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, lr}^		
cmppl	pc, #2080374785	; 0x7c000001	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r2, asr #32		
cmppl	pc, #0, 30		
svcmi	0x00455a49		
cdpmi	15, 4, cr5, cr9, cr6, {2}		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x005f0034		
strbmi	r5, [sp, #-577]	; 0xfffffdbf	
subscs	r5, pc, ip, asr #30		
subspl	r0, r8, r1, lsr r0		
subspl	r5, pc, r1, asr #4		
cmpmi	pc, #21757952	; 0x14c0000	
cmpcc	pc, r1, asr #28		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
cmpmi	r3, r3, asr pc		
ldmdbmi	pc, {r1, r2, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0044		
ldrbvs	r7, [r2, #-1392]!	; 0xfffffa90	
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
ldrbvc	r5, [r0, #-3935]!	; 0xfffff0a1	
svcpl	0x005f6572		
stmdapl	r0, {r0, r3, r5, r8, fp, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x004d4152		
svcpl	0x00535f30		
svcpl	0x00495841		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00435458		
svcpl	0x00525343		
cdpmi	15, 5, cr4, cr7, cr4, {2}		
strbpl	r4, [pc, #-863]	; 15e5 <CRValMmuCac+0x5e0>	
cfldrdmi	mvd5, [pc, #-312]	; 1810 <CRValMmuCac+0x80b>	
subcs	r5, fp, r1, asr #6		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
svcpl	0x00003230		
smlsldmi	r5, r9, pc, r3	; <UNPREDICTABLE>	
svcmi	0x0054415f		
svcpl	0x0043494d		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
stmdbvs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
stmdapl	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
cmpmi	pc, #84, 6	; 0x50000001	
ldrbmi	r5, [pc, #-595]	; 1725 <CRValMmuCac+0x720>	
stfmie	f4, [r2], {78}	; 0x4e	
cdpmi	15, 4, cr5, cr9, cr5, {2}		
cmpmi	sp, r4, asr pc		
eorcc	r4, r0, r3, asr fp		
eorscc	r3, r0, r8, ror r0		
ldrtcc	r3, [r0], #-48	; 0xffffffd0	
cmppl	r8, #48	; 0x30	
subspl	r5, r3, r4, asr pc		
svcmi	0x00435f49		
cdpmi	13, 4, cr4, cr1, cr13, {2}		
subpl	r5, r5, #68, 30	; 0x110	
subscs	r4, r2, r2, asr pc		
eorscc	r3, r6, #1073741836	; 0x4000000c	
ldrbmi	r5, [pc, -r0, lsl #30]		
cfstr64mi	mvdx5, [r3], {78}	; 0x4e	
svcpl	0x00454b49		
subpl	r5, pc, #1124073472	; 0x43000000	
movtmi	r5, #21343	; 0x535f	
mcrmi	9, 2, r4, cr15, cr4, {2}		
mcrmi	8, 2, r4, cr1, cr15, {2}		
cdpmi	12, 4, cr4, cr9, cr4, {2}		
eorseq	r2, r1, r7, asr #32		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
ldmdami	r4, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^		
strbmi	r5, [lr, #-581]	; 0xfffffdbb	
svcpl	0x00305f54		
strbpl	r4, [r5], #-3653	; 0xfffff1bb	
movtmi	r5, #50015	; 0xc35f	
eorscc	r5, r1, r2, asr pc		
submi	r3, sp, #48	; 0x30	
ldrbmi	r5, [pc], #-848	; 19f8 <CRValMmuCac+0x9f3>	
eorscs	r5, r0, r9, asr #12		
subspl	r0, r8, r8, lsr r0		
subspl	r5, pc, r1, asr #4		
ldmdapl	pc, {r0, r1, r4, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>	
svcpl	0x00434441		
stmdbmi	r8, {r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r3, r1, #48, 14	; 0xc00000	
ldmdami	pc, {r4, r5}^	; <UNPREDICTABLE>	
svcpl	0x00455641		
movtmi	r5, #17491	; 0x4453	
subspl	r0, r8, r0, lsr #32		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc], #-1875	; 1a38 <CRValMmuCac+0xa33>	
cmpmi	pc, #72351744	; 0x4500000	
subscc	r4, pc, r6, asr #14		
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmpmi	r5, #2080374785	; 0x7c000001	
cmppl	r3, #281018368	; 0x10c00000	
subeq	r3, ip, r0, lsr #32		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cfldrdmi	mvd5, [pc], {78}	; 0x4e	
ldrbpl	r4, [r3], #-325	; 0xfffffebb	
cfldrdmi	mvd3, [pc, #-216]	; 1994 <CRValMmuCac+0x98f>	
svcpl	0x005f5841		
ldrtcc	r3, [r8], #-288	; 0xfffffee0	
ldrtcc	r3, [r7], #-1588	; 0xfffff9cc	
teqcc	r7, #52	; 0x34	
ldrcc	r3, [r9, #-55]!	; 0xffffffc9	
teqcc	r6, r5, lsr r1		
cfstr64mi	mvdx5, [ip], {53}	; 0x35	
ldclvs	8, cr5, [r4, #-0]		
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
ldrbpl	r5, [pc, #-3840]	; b94 <_SUPERVISOR_STACK_SIZE+0x394>	
cmpcc	r4, r9, asr #28		
stmdacs	r3, {r1, r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
teqvs	r0, #1622016	; 0x18c000	
subspl	r5, pc, r0, lsl #30		
stfmie	f4, [r7, #-328]	; 0xfffffeb8	
ldrbmi	r5, [r2, #-3905]	; 0xfffff0bf	
stmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldrbmi	r4, [pc, #-1358]	; 1566 <CRValMmuCac+0x561>	
cmpmi	lr, r8, asr r4		
teqcc	r0, sp, asr #10		
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r1, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
qdsubcc	r2, r2, r3		
strbmi	r5, [r4, #-3840]	; 0xfffff100	
svcpl	0x004e5546		
strbmi	r4, [r9], #-3926	; 0xfffff0aa	
stclvs	14, cr6, [r1, #-160]!	; 0xffffff60	
cdpvs	9, 2, cr2, cr0, cr5, {3}		
stmdacs	r5!, {r0, r5, r6, r8, sl, fp, sp, lr}^		
cmpmi	pc, pc, asr lr	; <UNPREDICTABLE>	
ldmdbcs	r3, {r1, r4, r6, r8, r9, sl, lr}^		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
strbpl	r5, [r5], #-3895	; 0xfffff0c9	
cdpmi	5, 5, cr4, cr2, cr8, {2}		
subscc	r5, pc, r5, asr #8		
strbmi	r4, [lr, #-1375]	; 0xfffffaa1	
mcrrmi	15, 5, r5, r3, cr4		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r2, r1, #90	; 0x5a	
eorscc	r3, r0, r5, lsr r0		
eorseq	r3, r0, r0, lsr r0		
ldmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcvs	0x00635f6d		
strbtvc	r7, [r1], #-109	; 0xffffff93	
ldclvs	3, cr7, [r9, #-160]!	; 0xffffff60	
rsbvc	r6, sp, ip, lsr #18		
ldrbvs	r2, [r6, #-3180]!	; 0xfffff394	
stmdbcs	r4!, {r1, r4, r5, r6, r8, fp, sp, lr}^		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
teqvc	lr, #40, 4	; 0x80000002	
ldrbvs	r6, [r6, #-3449]!	; 0xfffff287	
eorcs	r2, r2, r2, ror r0		
rsbvc	r6, sp, r3, lsr #18		
stccs	0, cr2, [r2], #-432	; 0xfffffe50	
teqcs	r0, #32, 4		
rsbcs	r7, sp, r3, ror r9		
eorcs	r4, r2, r2, lsr #32		
rsbvc	r7, r5, #36700160	; 0x2300000	
eoreq	r6, r9, r9, ror #8		
subpl	r5, r1, #88	; 0x58	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
mrcmi	0, 2, r3, cr15, cr15, {2}		
cmppl	pc, #5440	; 0x1540	
stmdbmi	r2, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
teqcc	r0, r4, asr r3		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
strbmi	r5, [r4, #-3910]	; 0xfffff0ba	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
mcrmi	0, 2, r5, cr5, cr15, {2}		
strbmi	r4, [lr, -r4, asr #18]		
subspl	r4, r2, #398458880	; 0x17c00000	
strcc	r5, [r0, #-591]!	; 0xfffffdb1	
subeq	r3, ip, r3, lsr r9		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
movtcc	r5, #49247	; 0xc05f	
subscc	r3, pc, r1, lsr r0	; <UNPREDICTABLE>	
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
ldmdami	pc, {r3, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
ldrtmi	r3, [r2], -r6, asr #32		
svcpl	0x00004646		
mcrvs	15, 3, r5, cr9, cr15, {2}		
cmnvs	r7, #116, 30	; 0x1d0	
svcpl	0x00726168		
rsbcs	r5, r8, r4, ror pc		
cmppl	pc, #0, 30		
mrrcmi	3, 5, r5, pc, cr9	; <UNPREDICTABLE>	
svcpl	0x004b434f		
subscs	r5, pc, r8, asr #30		
cmpmi	r2, r0, lsl #30		
ldmdacc	r4!, {r1, r2, r3, r6, sl, lr}		
strbmi	r4, [r4], #-351	; 0xfffffea1	
ldmdavc	r0!, {r5, fp, sp}		
eorsvs	r3, r0, #48	; 0x30	
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
		; <UNDEFINED> instruction: 0x36203650	
cmpmi	r0, r0, lsl #16		
ldclmi	15, cr5, [r4, #-328]	; 0xfffffeb8	
subspl	r4, r4, #1207959553	; 0x48000001	
ldrbmi	r3, [pc], #-95	; 1c40 <CRValMmuCac+0xc3b>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
svcpl	0x00003020		
mcrmi	5, 2, r4, cr5, cr2, {2}		
stmdami	r3, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x004b4345		
strbpl	r5, [r3], #-833	; 0xfffffcbf	
svcpl	0x00454d49		
stmdacs	r6, {r1, r6, r8, sl, ip, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
svcpl	0x005f0020		
		; <UNDEFINED> instruction: 0x465f5151	
svcpl	0x00544942		
eorseq	r2, r7, pc, asr r0		
svcpl	0x006c6958		
stmdavs	pc!, {r1, r2, r3, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
hvcvs	17027	; 0x4283	
eorcs	r6, r9, r4, ror r1		
svcpl	0x006c6958		
stmdbvs	r4!, {r0, r2, r6, r9, sl, fp, sp, lr}^		
ldrbvc	r6, [r3, -r1, ror #28]		
ldrtcc	r7, [r1], -r1, rrx		
strbtvc	r4, [r1], #-1064	; 0xfffffbd8	
stmdapl	r0, {r0, r5, r6, r8, fp, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
ldrbpl	r4, [r2], #-3907	; 0xfffff0bd	
stmdbcc	r1, {r0, r2, r6, fp, ip, lr}^		
cmpmi	pc, #95	; 0x5f	
cmpmi	pc, #80, 10	; 0x14000000	
ldrbmi	r4, [pc], -ip, asr #22		
svcpl	0x00514552		
strtcc	r5, [r0], -r8, asr #20		
		; <UNDEFINED> instruction: 0x36363636	
		; <UNDEFINED> instruction: 0x37383636	
cmppl	r0, #0, 16		
strbpl	r5, [r3, #-863]	; 0xfffffca1	
subpl	r5, r5, #95	; 0x5f	
svcpl	0x00485049		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorscc	r4, r0, r8, lsr r6		
eorseq	r3, r0, r0, lsr r0		
ldrbcc	r4, [r4], -r9, asr #28		
stmdbmi	sp, {r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
stccs	0, cr2, [r8, #-312]!	; 0xfffffec8	
mcrmi	15, 2, r5, cr9, cr15, {2}		
svcpl	0x00343654		
svcpl	0x0058414d		
eorcs	r2, sp, pc, asr r0		
stmdapl	r0, {r0, r4, r5, r8, fp, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
svcpl	0x0041565f		
subspl	r4, pc, r4, asr pc	; <UNPREDICTABLE>	
strbpl	r5, [pc], #-3905	; 1d20 <CRValMmuCac+0xd1b>	
svcpl	0x00524548		
eorvc	r2, r2, r0, lsr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #14		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #8		
rsbsvc	r6, r2, #427819008	; 0x19800000	
eorvc	r7, r8, pc, ror #4		
svcpl	0x005f2029		
rsbvc	r6, r5, #120586240	; 0x7300000	
ldmdacs	r2!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^		
svcpl	0x00002970		
svcpl	0x0061765f		
ldrbtvc	r6, [r3], #-2412	; 0xfffff694	
eoreq	r5, r0, pc, asr pc		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
teqmi	r2, #24320	; 0x5f00	
strbmi	r4, [r8, #-833]	; 0xfffffcbf	
svcpl	0x00305f43		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbmi	r8, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction: 0x46384678	
		; <UNDEFINED> instruction: 0x46463230	
svcpl	0x005f0046		
strbmi	r4, [r7, -r2, asr #18]		
svcpl	0x00545345		
strbmi	r4, [r9, -r1, asr #24]		
cdpmi	13, 4, cr4, cr5, cr14, {2}		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
subspl	r0, r8, r8, lsr r0		
subspl	r5, pc, r1, asr #4		
cmppl	pc, r3, asr r7	; <UNPREDICTABLE>	
svcpl	0x00495053		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
cmppl	pc, r0, asr r3	; <UNPREDICTABLE>	
svcpl	0x00495053		
svcpl	0x00544e49		
svcpl	0x00004449		
mcrmi	5, 2, r5, cr9, cr15, {2}		
ldrbpl	r3, [pc], #-2132	; 1dd8 <CRValMmuCac+0xdd3>	
svcpl	0x00455059		
mrcvs	0, 3, r2, cr5, cr15, {2}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
teqvs	r0, #1694498816	; 0x65000000	
rsbseq	r6, r2, r8, ror #2		
eorcc	r4, r0, pc, asr lr		
svcpl	0x005f0034		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
movtpl	r4, #5727	; 0x165f	
svcpl	0x00363154		
svcpl	0x0058414d		
eorscc	r2, r4, #95	; 0x5f	
		; <UNDEFINED> instruction: 0x36393439	
ldrcc	r3, [r9, #-567]!	; 0xfffffdc9	
ldmdbmi	r5, {r0, r2, r4, r6}^		
eorscc	r5, r3, #1308622848	; 0x4e000000	
stmdavc	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, lr}		
svcpl	0x005f2029		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	pc, #805306371	; 0x30000003	
eoreq	r7, r9, r8, lsr #16		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
cmpmi	sp, pc, asr r4		
ldmdami	pc, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
		; <UNDEFINED> instruction: 0x46333030	
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
ldmdbmi	pc, {r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>	
cfldrdmi	mvd5, [pc, #-312]	; 1d20 <CRValMmuCac+0xd1b>	
svcpl	0x0045444f		
ldmdbmi	r4, {r0, r1, r2, r3, r6, ip, lr}^		
eorcc	r4, r0, pc, asr #28		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
subeq	r5, ip, r8, lsr r5		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cfldrdmi	mvd5, [pc, #-312]	; 1d40 <CRValMmuCac+0xd3b>	
cdpmi	12, 4, cr4, cr5, cr2, {2}		
cmpmi	r4, pc, asr r3		
eorvc	r4, r8, r4, asr r5		
eorcs	r7, r9, r4, ror r2		
ldrbtvc	r2, [r0], #-2088	; 0xfffff7d8	
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction: 0x77656e5f	
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
stclvs	13, cr6, [r2], #-380	; 0xfffffe84	
cmpvc	pc, #1616	; 0x650	
ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c	
cmppl	r8, #41	; 0x29	
stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0	
ldrbmi	r5, [r3, -r1, asr #30]		
strbpl	r4, [pc, #-863]	; 1b59 <CRValMmuCac+0xb54>	
ldrbmi	r5, [pc, #-1102]	; 1a6e <CRValMmuCac+0xa69>	
strbmi	r4, [r5, #-856]	; 0xfffffca8	
subcs	r4, r4, r4, asr #10		
lfmmi	f3, 4, [r1], #-212	; 0xffffff2c	
svcpl	0x00646600		
rsbscs	r6, r4, r3, ror r5		
rsbsvc	r7, r9, pc, asr r4		
ldrbvs	r7, [pc], -r5, ror #6		
ldrbvs	r5, [r3, #-3940]!	; 0xfffff09c	
subspl	r0, r8, r4, ror r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
cmppl	r0, #1392508928	; 0x53000000	
ldclmi	14, cr4, [r5, #-380]	; 0xfffffe84	
movtpl	r4, #59743	; 0xe95f	
movtmi	r4, #57684	; 0xe154	
teqcc	r0, r5, asr #6		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmpmi	sp, pc, asr r4		
svcpl	0x0047535f		
ldrbpl	r4, [r3], #-2380	; 0xfffff6b4	
mrrcmi	6, 5, r4, r5, cr15		
teqcc	r5, ip, asr #32		
smladxmi	r0, r7, ip, r4		
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcmi	0x00435f52		
ldrbmi	r4, [r4, #-3669]	; 0xfffff1ab	
subspl	r5, r5, r2, asr pc		
svcpl	0x00524550		
movtpl	r4, #26191	; 0x664f	
eorcc	r5, r0, r5, asr #8		
eorseq	r3, r4, r8, ror r0		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cfldrdmi	mvd5, [pc], {78}	; 0x4e	
ldrbpl	r4, [r3], #-325	; 0xfffffebb	
cmpmi	sp, r8, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
eorseq	r3, r5, r2, lsr r5		
svcvs	0x00635f5f		
rsbscs	r7, r4, lr, ror #6		
cmnvc	lr, #396	; 0x18c	
subspl	r0, r8, #116	; 0x74	
ldrbmi	r4, [pc, -r5, asr #14]		
eorscs	r5, r0, r0, asr r2		
stmdapl	r0, {r1, r4, r5, r6, ip, sp}		
svcpl	0x00524150		
		; <UNDEFINED> instruction: 0x47554353	
subscc	r4, pc, r9, asr #6		
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
cmpmi	r0, r0, lsl #16		
subspl	r5, r3, r2, asr pc		
svcpl	0x00305f49		
svcmi	0x00464946		
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^		
teqcc	r0, r3, asr r4		
cmpmi	sp, r0, lsl #30		
ldrbpl	r4, [r3], #-2115	; 0xfffff7bd	
submi	r4, r9, #68, 24	; 0x4400	
subscs	r4, pc, pc, asr r8	; <UNPREDICTABLE>	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
strbpl	r5, [sp], -r7, asr #30		
svcpl	0x00305246		
subsmi	r5, pc, #83	; 0x53	
stmdacs	r0!, {r0, r3, r6, sl, ip, lr}		
smladxvs	r0, r4, r9, r2		
stmdavs	r3!, {r0, r2, r5, r6, sl, ip, sp, lr}^		
stmdbcs	r8!, {r0, r5, r6, r9, ip, sp, lr}		
strbtvc	r6, [r5], #-1824	; 0xfffff8e0	
ldrbtvc	r2, [r3], #-2147	; 0xfffff79d	
stmdbcs	lr!, {r2, r5, r6, r8, fp, sp, lr}^		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r3, #55, 30	; 0xdc	
movtmi	r4, #38741	; 0x9755	
ldrbmi	r3, [pc], #-95	; 1fe8 <CRValMmuCac+0xfe3>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcmi	0x00495047		
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
svcmi	0x00495047		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
strbvs	r5, [r4, #-3954]!	; 0xfffff08e	
svcpl	0x005f0076		
movtmi	r4, #12627	; 0x3153	
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorseq	r2, r8, pc, asr r0		
movtpl	r4, #57695	; 0xe15f	
movtmi	r4, #21577	; 0x5449	
svcpl	0x00485f4c		
svcpl	0x005f0020		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
ldrbpl	r3, [pc], #-1585	; 204c <_HEAP_SIZE+0x4c>	
svcpl	0x00455059		
ldmdavs	r3!, {r0, r1, r2, r3, r4, r6, sp}^		
rsbscs	r7, r4, pc, ror #4		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
smmlarpl	pc, r1, r5, r3	; <UNPREDICTABLE>	
ldrbmi	r4, [r4, #-2386]	; 0xfffff6ae	
submi	r5, ip, #1593835520	; 0x5f000000	
strbpl	r4, [lr], #-1375	; 0xfffffaa1	
eorcs	r5, r0, #1343488	; 0x148000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #10		
eorcs	r3, ip, r5, lsr #32		
ldfcss	f3, [r5], #-396	; 0xfffffe74	
strbtcc	r2, [r3], #-32	; 0xffffffe0	
eorscs	r2, r4, #44	; 0x2c	
mcrrmi	8, 0, r5, r9, cr0		
stclmi	3, cr4, [pc, #-380]	; 1f24 <CRValMmuCac+0xf1f>	
strbmi	r4, [lr, #-3920]	; 0xfffff0b0	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [r2, #-3923]	; 0xfffff0ad	
subscs	r4, r9, r1, asr #8		
teqcc	r1, r0, lsr r8		
teqcc	r1, r1, lsr r1		
movwvc	r3, #305	; 0x131	
strbvc	r6, [pc, #-1140]!	; 1c4c <CRValMmuCac+0xc47>	
svcpl	0x00282074		
mcrmi	5, 2, r4, cr5, cr2, {2}		
svcpl	0x003e2d54		
svcvs	0x00647473		
eoreq	r7, r9, r5, ror r4		
stmdapl	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
strbtvs	r0, [ip], #-80	; 0xffffffb0	
strbtvs	r2, [r1], #-2162	; 0xfffff78e	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
cmnvc	lr, #515899392	; 0x1ec00000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
svcvs	0x006c2064		
eorvc	r6, r0, #28835840	; 0x1b80000	
blcc	1b1a6d0 <__undef_stack+0x1a03b70>		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
ldrbvc	r5, [pc], -r0, lsr #30		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
svcpl	0x00656c69		
eorcs	r2, r0, #6225920	; 0x5f0000	
ldmdbeq	r2!, {r2, r3, r5, r6, sl, sp, lr}^		
blpl	b0e1ac <__undef_stack+0x9f764c>		
subscs	r3, sp, #1073741833	; 0x40000009	
eorcs	r3, r0, #32, 20	; 0x20000	
eorcs	r7, r2, sp, lsr r2		
cmnvs	r6, r8, lsr #4		
bcc	80c6dc <__undef_stack+0x6f5b7c>		
rsbscs	r2, r2, #32, 4		
strbtvs	r2, [r1], #-2080	; 0xfffff7e0	
stmdbcs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
		; <UNDEFINED> instruction: 0x7672203b	
eorscs	r6, fp, r1, ror #24		
svcpl	0x0000297d		
ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r4, pc, sl, asr r5	; <UNPREDICTABLE>	
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #1073741843	; 0x40000013	
ldmdami	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
		; <UNDEFINED> instruction: 0x46343030	
svcpl	0x00004646		
svcmi	0x0053495f		
		; <UNDEFINED> instruction: 0x565f435f	
submi	r5, r9, #603979777	; 0x24000001	
eorcc	r4, r0, #76, 10	; 0x13000000	
eorseq	r3, r1, r0, lsr r1		
subpl	r5, r1, #88	; 0x58	
cmpmi	r3, #6225920	; 0x5f0000	
cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac	
subscc	r5, pc, r5, asr #4		
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
stmdapl	r0!, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
ldrbpl	r4, [r5], #-851	; 0xfffffcad	
subpl	r4, r5, #4672	; 0x1240	
ldrbmi	r3, [pc], #-95	; 21b4 <_HEAP_SIZE+0x1b4>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r5, [r0], #-1102	; 0xfffffbb2	
cmpmi	sp, r2, asr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x37343132	
		; <UNDEFINED> instruction: 0x36333834	
svcpl	0x00003734		
subpl	r5, r6, #2080374785	; 0x7c000001	
svcpl	0x00544341		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
eorcc	r5, r0, pc, asr pc		
cmppl	r0, #0, 16		
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
eorscc	r3, r0, r0, lsr r6		
cmpmi	pc, r0, lsr r0	; <UNPREDICTABLE>	
ldmdbmi	r8, {r2, r4, r6, r8, sl, lr}^		
ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
teqcc	r0, #377487360	; 0x16800000	
subspl	r0, r8, #50	; 0x32	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
subpl	r5, r2, #76, 30	; 0x130	
stmdami	r3, {r0, r6, r9, sl, fp, lr}^		
subspl	r4, r2, #-1073741801	; 0xc0000017	
ldmdbmi	pc, {r0, r6, r8, fp, ip, lr}^	; <UNPREDICTABLE>	
eorvc	r2, r2, r3, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #14		
ldccs	3, cr6, [r1], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #12		
stclvs	3, cr7, [r2], #-420	; 0xfffffe5c	
stmdacs	fp!, {r0, r5, r6, r9, sl, fp, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbvs	r5, [pc, #-3872]	; 1340 <CRValMmuCac+0x33b>	
mcrvs	4, 3, r7, cr5, cr8, {3}		
mcrvs	9, 3, r6, cr15, cr3, {3}		
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcpl	0x005f207b		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcpl	0x005f666f		
svcpl	0x005f2820		
svcpl	0x00202963		
stccc	8, cr7, [r0, #-380]!	; 0xfffffe84	
svcpl	0x005f2820		
eorscs	r2, fp, r3, ror #18		
cmpvs	pc, #40, 30	; 0xa0	
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcvs	0x006f6c5f		
ldmdacs	r0!, {r0, r1, r3, r5, r6, r8, sl, ip, sp, lr}^		
ldmdbcs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbcs	r2, {r1, r2, r5, r8, r9, sl, fp, ip, lr}^		
rsbscs	r7, ip, r0, lsr #24		
strbtvc	r6, [lr], #-2344	; 0xfffff6d8	
svcpl	0x00282029		
eorcs	r7, r9, pc, asr r8		
		; <UNDEFINED> instruction: 0x27203d3d	
blcc	9df42c <__undef_stack+0x8c88cc>		
stmdapl	r0, {r0, r2, r3, r4, r5, r6, r8, fp, sp}		
cmppl	pc, #1392508928	; 0x53000000	
mrcmi	9, 2, r4, cr15, cr0, {2}		
cfldrdmi	mvd5, [pc, #-316]	; 2190 <_HEAP_SIZE+0x190>	
ldrbmi	r5, [r4, #-833]	; 0xfffffcbf	
teqcc	r1, r2, asr r0		
stmdapl	r0, {r0, r2, r4, r5, r8, r9, sl, ip, sp}		
ldrbmi	r5, [pc, #-1107]	; 1e89 <CRValMmuCac+0xe84>	
svcpl	0x0043414d		
mcrrmi	15, 4, r4, ip, cr3		
svcmi	0x00495349		
subpl	r5, r5, #312	; 0x138	
subscs	r4, r2, r2, asr pc		
		; <UNDEFINED> instruction: 0x37303031	
ldrbpl	r0, [r8], #-76	; 0xffffffb4	
movtpl	r5, #16195	; 0x3f43	
mcrmi	15, 2, r5, cr5, cr2, {2}		
strbmi	r4, [ip, #-577]	; 0xfffffdbf	
ldclmi	0, cr5, [r7, #-380]	; 0xfffffe84	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r2		
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x0038544e		
stmdbcs	r3!, {r0, r1, r6, fp, sp}^		
strmi	r6, [r0, -r0, lsr #6]		
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcmi	0x00435f52		
svcmi	0x0052544e		
strbmi	r5, [pc], -ip, asr #30		
strbpl	r5, [r5], #-838	; 0xfffffcba	
rsbscc	r3, r8, r0, lsr #32		
subspl	r0, r8, r8, lsr r0		
cmppl	pc, #268435460	; 0x10000004	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x00305f43		
svcpl	0x00555043		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorscc	r4, r0, r8, lsr r6		
eorseq	r3, r0, r1, lsr r0		
subpl	r5, r1, #380	; 0x17c	
cmpmi	r5, sp, asr #30		
svcpl	0x005f4942		
svcpl	0x00003120		
ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, sp, lr}^		
rsbcc	r7, r6, lr, ror #8		
strbvs	r6, [fp, #-2412]!	; 0xfffff694	
strbtvc	r6, [sp], #-1576	; 0xfffff9d8	
sfmcs	f7, 2, [r7], #-388	; 0xfffffe7c	
cmnvc	r2, #1671168	; 0x198000	
rsbvc	r7, r1, #116, 12	; 0x7400000	
stmdbcs	r7!, {r0, r5, r6, r9, ip, sp, lr}^		
subspl	r0, r8, #32		
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
svcpl	0x00585541		
cmpmi	r4, r4, asr #2		
strbpl	r4, [r1, #-1631]	; 0xfffff9a1	
cmppl	pc, #76, 8	; 0x4c000000	
ldrbpl	r4, [r4, #-340]	; 0xfffffeac	
eorvc	r2, r2, r3, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #10		
ldccs	3, cr6, [r1], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #32		
svcpl	0x00435458		
submi	r4, r1, #1104	; 0x450	
cmpmi	pc, ip, asr #10		
svcmi	0x005f4c4c		
svcmi	0x00495450		
ldmdavc	r0!, {r1, r2, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r4, r0, lsr r0		
stcmi	12, cr4, [r0], {85}	; 0x55	
rsbvc	r7, sp, pc, asr r4		
rsbcs	r6, sp, lr, ror #2		
strbmi	r4, [ip, #-2374]	; 0xfffff6ba	
strbmi	r4, [sp, #-334]	; 0xfffffeb2	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
rsbsvs	r6, r3, #0, 8		
svcpl	0x00202928		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
svcpl	0x00205f5f		
stclvs	6, cr7, [pc], #-380	; 22a4 <_HEAP_SIZE+0x2a4>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
subscs	r5, pc, r5, ror #30		
cmnvc	r4, #40, 4	; 0x80000002	
bcc	80adb8 <__undef_stack+0x6f4258>		
bcc	810cb4 <__undef_stack+0x6fa154>		
strbvs	r2, [sp, #-544]!	; 0xfffffde0	
ldmdbvc	r2!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^		
stmdapl	r0, {r1, r5, r8, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
		; <UNDEFINED> instruction: 0x575f7274	
ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldclcs	3, cr7, [r3], #-404	; 0xfffffe6c	
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
strbvs	r5, [r5, -ip, lsr #4]!		
cmnvc	r6, #82837504	; 0x4f00000	
strtpl	r7, [ip], -r5, ror #8		
ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f	
subsvc	r6, r7, #84, 30	; 0x150	
stmdbcs	r5!, {r0, r3, r5, r6, sl, ip, sp, lr}^		
stclvs	8, cr5, [r9], #-128	; 0xffffff80	
ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1	
stmdacs	r8!, {r0, r1, r4, r5, r9, ip, sp}		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
eorcs	r2, fp, r9, lsr #32		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
cmnvc	r6, #82837504	; 0x4f00000	
blpl	1cdf640 <__undef_stack+0x1bc8ae0>		
rsbvc	r5, sp, #40, 8	; 0x28000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
subscs	r2, sp, r2, ror r9		
eorpl	r2, r8, #43	; 0x2b	
strbvs	r6, [pc], -r5, ror #14		
strbtvc	r7, [r5], #-870	; 0xfffffc9a	
eorcs	r2, ip, r9, lsr #18		
stclvs	6, cr5, [r1], #-160	; 0xffffff60	
svcvs	0x00546575		
strbtvc	r7, [r9], #-599	; 0xfffffda9	
eoreq	r2, r9, r5, ror #18		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
ldclmi	8, cr3, [pc, #-336]	; 2398 <_HEAP_SIZE+0x398>	
svcpl	0x00205841		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cmpmi	r5, pc, asr ip		
svcpl	0x00385453		
svcpl	0x0058414d		
subspl	r0, r8, #95	; 0x5f	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
svcmi	0x004d454d		
		; <UNDEFINED> instruction: 0x465f5952	
ldrbpl	r4, [r4, #-325]	; 0xfffffebb	
cmpcc	pc, r2, asr r5	; <UNPREDICTABLE>	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #2		
svcpl	0x00002235		
strbmi	r4, [r5, #-2399]	; 0xfffff6a1	
stmdbmi	ip, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r5, [ip, #-1108]	; 0xfffffbac	
strbmi	r4, [lr], #-1375	; 0xfffffaa1	
subcs	r4, lr, r9, asr #2		
ldrbmi	r5, [pc], -r0, lsl #30		
cfldrdmi	mvd5, [pc, #-304]	; 2420 <_HEAP_SIZE+0x420>	
ldrbmi	r5, [pc, #-2113]	; 1d13 <CRValMmuCac+0xd0e>	
svcpl	0x005f5058		
ldmdacc	r2!, {r5, r8, ip, sp}		
cmpmi	pc, #0, 30		
ldrbpl	r5, [r3, #-3907]	; 0xfffff0bd	
subpl	r5, pc, #80	; 0x50	
svcpl	0x005f5354		
mcrrmi	9, 5, r4, lr, cr15		
subcs	r4, r5, r9, asr #28		
svcpl	0x005f0031		
cfstrdmi	mvd5, [pc, #-260]	; 2478 <_HEAP_SIZE+0x478>	
cmppl	pc, #603979777	; 0x24000001	
cmpmi	pc, #1073741841	; 0x40000011	
strcc	r5, [r0, #-1107]!	; 0xfffffbad	
rsbsvc	r7, r4, #0, 6		
rsbvc	r6, sp, r9, ror #6		
rsbsvc	r7, r4, #32, 6	; 0x80000000	
ldrbvs	r6, [r3, #-355]!	; 0xfffffe9d	
rsbseq	r6, r0, r3, ror #26		
movtmi	r4, #14175	; 0x375f	
bpl	1257320 <__undef_stack+0x11407c0>		
subscs	r5, r4, r5, asr #30		
subscs	r5, r8, r0, lsl #30		
eorscc	r3, r0, r0, lsr r1		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
movtmi	r4, #22595	; 0x5843	
ldmdbmi	r3, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^		
mcrrmi	14, 4, r4, r1, cr7		
		; <UNDEFINED> instruction: 0x4655425f	
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x00002029		
eorscc	r2, r0, #76	; 0x4c	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
stclmi	13, cr4, [r5, #-380]	; 0xfffffe84	
ldrbpl	r4, [r3], #-1364	; 0xfffffaac	
stmdbmi	r1, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subcs	r4, r4, ip, asr #10		
ldcmi	0, cr3, [r1], #-208	; 0xffffff30	
cmnvc	r0, #0, 6		
stmdacs	r6!, {r0, r3, r5, r6, sl, sp, lr}^		
svcpl	0x005f2029		
svcpl	0x006d7361		
svcpl	0x005f205f		
smcvs	50934	; 0xc6f6	
strbvs	r6, [ip, #-2420]!	; 0xfffff68c	
eorcs	r5, r8, #380	; 0x17c	
ldmdbvs	r3!, {r0, r1, r5, r6, ip, sp, lr}^		
stclpl	9, cr0, [r6], #-400	; 0xfffffe70	
eoreq	r2, r9, lr, ror #4		
svcpl	0x00535058		
cmpmi	r7, r6, asr #32		
ldmdbmi	pc, {r0, r4, r5, r8, r9, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbcc	r8!, {r2, r6, sp}		
cmpmi	pc, #0, 30		
ldrbpl	r5, [r3, #-3907]	; 0xfffff0bd	
subpl	r5, pc, #80	; 0x50	
		; <UNDEFINED> instruction: 0x575f5354	
stmdbmi	lr, {r0, r6, r9, ip, lr}^		
teqcc	r0, lr, asr #14		
stclvs	8, cr5, [r9], #-0		
cmnvc	r3, #-1073741801	; 0xc0000017	
ldrbtpl	r7, [r4], -r5, ror #4		
cmnmi	r4, pc, ror #18		
stmdbvc	r1!, {r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}^		
eorcs	r2, r9, r3, ror r8		
ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sp}^		
movtvc	r5, #8044	; 0x1f6c	
ldrbtvc	r6, [r2], #-1395	; 0xfffffa8d	
ldrbmi	r5, [pc], -r8, lsr #30		
svcpl	0x00454c49		
svcpl	0x00202c5f		
mcrmi	12, 2, r4, cr9, cr15, {2}		
ldmdbcs	pc, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldmdbvs	r8, {r0, r1, r3, r4, r5, sp}^		
movtvc	r5, #8044	; 0x1f6c	
ldrbtvc	r6, [r2], #-1395	; 0xfffffa8d	
strbtvc	r7, [r1], #-1107	; 0xfffffbad	
stccc	3, cr7, [r0, #-468]!	; 0xfffffe2c	
mcrrmi	8, 2, r5, r9, cr0		
cmppl	r3, #-1073741801	; 0xc0000017	
svcpl	0x00545245		
strbpl	r4, [r3, #-847]	; 0xfffffcb1	
strbmi	r5, [r5], #-594	; 0xfffffdae	
ldrbvs	r2, [r2, #-59]!	; 0xffffffc5	
mrcvs	5, 3, r7, cr2, cr4, {3}		
rsbseq	r2, sp, fp, lsr r0		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbmi	r5, [pc], -lr, asr #8		
ldmdacc	r4, {r0, r6, r8, r9, ip, lr}^		
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmppl	r5, #1090519040	; 0x41000000	
eoreq	r4, r0, pc, asr r8		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x00435f35		
svcpl	0x00544e55		
submi	r4, r1, #1104	; 0x450	
cmpmi	pc, #76, 10	; 0x13000000	
eorcs	r5, r0, #76, 4	; 0xc0000004	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r9], #-128	; 0xffffff80	
eorscc	r6, r1, #32, 6	; 0x80000000	
eorscs	r2, r2, #44	; 0x2c	
ldrbvc	r5, [pc, #-3840]	; 1814 <CRValMmuCac+0x80f>	
mcrvs	12, 3, r6, cr15, cr15, {2}		
strbvs	r5, [r4, #-3943]!	; 0xfffff099	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
svcpl	0x00002064		
cmpmi	r4, pc, asr r5		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
stmdbvs	r0, {r1, r2, r4, r5, sl, ip, sp}		
		; <UNDEFINED> instruction: 0x776f6c73	
svcpl	0x00287265		
eorcs	r6, r9, pc, asr r3		
svcpl	0x005f2828		
rsbsvc	r7, r9, r3, ror #8		
svcvs	0x006c5f65		
rsbsvc	r6, r5, pc, ror #22		
cmpvs	pc, #40, 30	; 0xa0	
svcpl	0x00282629		
mrrcmi	12, 5, r7, pc, cr5	; <UNPREDICTABLE>	
ldccc	9, cr2, [sp, #-164]!	; 0xffffff5c	
eoreq	r4, r9, pc, asr ip		
submi	r5, r4, #380	; 0x17c	
stmdbmi	r4, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r7, asr #30		
stmdbmi	r0, {r0, r4, r5, r8, sl, ip, sp}		
ldrbpl	r5, [r0], #-1102	; 0xfffffbb2	
cmpmi	sp, r2, asr pc		
svcpl	0x005f2058		
subspl	r4, r4, r9, asr #28		
lfmmi	f5, 2, [pc, #-336]	; 2638 <_HEAP_SIZE+0x638>	
svcpl	0x005f5841		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
strbpl	r5, [sp], -r7, asr #30		
svcpl	0x00305246		
strbmi	r4, [pc], #-3410	; 279c <_HEAP_SIZE+0x79c>	
stmdbmi	r2, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
eorcc	r2, r8, #84	; 0x54	
svcpl	0x00002938		
subspl	r4, r8, pc, asr r5		
eorcs	r7, r9, r8, lsr #16		
teqcs	r0, #380	; 0x17c	
teqcs	r0, #2293760	; 0x230000	
subseq	r5, pc, r3, lsr #30		
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
cmpmi	sp, r3, asr #18		
stmdbmi	r4, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r7, asr #30		
stmdbmi	r0, {r0, r4, r5, r8, r9, sl, ip, sp}		
ldrbmi	r5, [pc], -lr, asr #8		
ldmdacc	r4, {r0, r6, r8, r9, ip, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldmdbmi	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], -lr, asr #8		
ldmdacc	r4, {r0, r6, r8, r9, ip, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
svcpl	0x00005f5f		
mcrvs	12, 3, r6, cr15, cr15, {2}		
svcvs	0x00645f67		
strbvs	r6, [ip, #-629]!	; 0xfffffd8b	
cfstrsvs	mvf7, [r0], #-380	; 0xfffffe84	
rsbcs	r6, r7, pc, ror #28		
rsbsvs	r6, r5, #100, 30	; 0x190	
stmdapl	r0, {r2, r3, r5, r6, r8, sl, sp, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
ldmdami	pc, {r0, r1, r2, r3, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
ldclmi	3, cr5, [pc, #-260]	; 271c <_HEAP_SIZE+0x71c>	
cfstrdmi	mvd4, [r5, #-316]	; 0xfffffec4	
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00425355		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
ldrbpl	r5, [pc, #-848]	; 24f0 <_HEAP_SIZE+0x4f0>	
svcpl	0x00304253		
svcpl	0x00544e49		
svcpl	0x00004449		
cmppl	r5, pc, asr r4		
stmdbmi	ip, {r0, r2, r4, r6, r8, lr}^		
strtvc	r5, [r8], #-2374	; 0xfffff6ba	
stclcs	0, cr7, [r5], #-484	; 0xfffffe1c	
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
strtvc	r2, [r8], #-2080	; 0xfffff7e0	
stmdbcs	r5!, {r0, r3, r4, r5, r6, ip, sp, lr}^		
ldrbvc	r5, [pc, #-3880]	; 1944 <CRValMmuCac+0x93f>	
rsbsvc	r6, r4, r9, ror #28		
ldrbvc	r7, [pc], #-628	; 2874 <_HEAP_SIZE+0x874>	
svcvs	0x00632829		
rsbscs	r7, r4, lr, ror #6		
smcvs	50934	; 0xc6f6	
strbvs	r6, [ip, #-2420]!	; 0xfffff68c	
stmdbvs	pc!, {r5, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
stmdbcs	sl!, {r2, r5, r6, sp}		
rsbvc	r7, r1, #40, 12	; 0x2800000	
stmdapl	r0, {r0, r3, r5, r8, fp, sp}		
cmpmi	pc, #80, 6	; 0x40000001	
svcpl	0x00314e41		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
ldmdbcc	r0!, {r4, r5, ip, sp}		
eorseq	r3, r0, r0, lsr r0		
cmnvs	r8, pc, asr pc		
strbvs	r5, [r6, #-3955]!	; 0xfffff08d	
rsbsvc	r7, r5, #1627389952	; 0x61000000	
ldmdbcs	r8!, {r0, r2, r5, r6, fp, sp}^		
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00524150		
		; <UNDEFINED> instruction: 0x46434458	
strbpl	r5, [lr, #-3911]	; 0xfffff0b9	
cdpmi	15, 4, cr5, cr9, cr13, {2}		
mcrmi	4, 2, r5, cr1, cr3, {2}		
subscs	r4, r3, r3, asr #10		
subspl	r0, pc, #49	; 0x31	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
strbmi	r4, [sp, #-1375]	; 0xfffffaa1	
mcrmi	7, 2, r4, cr5, cr2, {2}		
cmppl	pc, #1097728	; 0x10c000	
subcs	r5, r5, r9, asr #20		
svcpl	0x00003532		
cmpmi	r4, pc, asr r5		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x00003436		
mcrmi	2, 2, r5, cr1, cr15, {2}		
cmpmi	sp, r4, asr #30		
ldmdavc	r0!, {r3, r4, r6, sp}		
		; <UNDEFINED> instruction: 0x66666637	
strbtvs	r6, [r6], -r6, ror #12		
ldrbmi	r5, [pc, -r0, lsl #30]		
ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>	
ldrbcc	r4, [pc, #-837]	; 25e3 <_HEAP_SIZE+0x5e3>	
cmpmi	pc, #868352	; 0xd4000	
mrrcmi	13, 4, r4, r0, cr15		
eorcc	r5, r0, #4521984	; 0x450000	
rsbvs	r6, sp, #0, 8		
svcpl	0x00202928		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
svcpl	0x00205f5f		
stclvs	6, cr7, [pc], #-380	; 27cc <_HEAP_SIZE+0x7cc>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
subscs	r5, pc, r5, ror #30		
sfmvs	f2, 2, [r4, #-160]!	; 0xffffff60	
bcc	80b2e0 <__undef_stack+0x6f4780>		
bcc	8111dc <__undef_stack+0x6fa67c>		
strbvs	r2, [sp, #-544]!	; 0xfffffde0	
ldmdbvc	r2!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^		
stmdapl	r0, {r1, r5, r8, fp, sp}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
usaxmi	r5, r5, r2		
teqcc	r8, r3, asr #32		
eorscs	r3, ip, r0, lsr #24		
stmdapl	r0, {r0, r1, r4, r5, r8, fp, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
teqcc	r3, r0, asr ip		
svcpl	0x00305f30		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	r2, r9, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction: 0x46384678	
eorscc	r3, r0, r0, lsr r2		
ldrbpl	r0, [r8], #-48	; 0xffffffd0	
movtpl	r5, #16195	; 0x3f43	
cmpmi	r3, r2, asr pc		
subspl	r5, r5, #80, 8	; 0x50000000	
svcmi	0x004d5f45		
cfldr64mi	mvdx4, [pc, #-272]	; 28b0 <_HEAP_SIZE+0x8b0>	
subcs	r5, fp, r1, asr #6		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, r8, ip, sp}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
strbmi	r5, [ip, #-3922]	; 0xfffff0ae	
ldmdami	r4, {r1, r2, r3, r6, r8, r9, sl, lr}^		
movtpl	r4, #7519	; 0x1d5f	
strcc	r2, [r8, -fp, asr #32]!		
eorscs	r3, ip, r0, lsr #24		
cmpmi	r3, #70	; 0x46	
strbmi	r5, [ip, #-3922]	; 0xfffff0ae	
ldmdami	r4, {r1, r2, r3, r6, r8, r9, sl, lr}^		
strbpl	r4, [r9], #-607	; 0xfffffda1	
subspl	r0, r8, r9, lsr #32		
ldrbmi	r5, [r7], #-3923	; 0xfffff0ad	
cmpmi	r2, r4, asr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r3, r0, r0, lsr r5		
cmppl	r8, #48	; 0x30	
mcrrmi	15, 5, r5, r6, cr4		
svcpl	0x00485341		
svcmi	0x00525245		
teqcc	r1, r2, asr r0		
subeq	r3, ip, r2, lsr r8		
mcrmi	3, 2, r4, cr15, cr15, {2}		
teqvs	r0, #1392508928	; 0x53000000	
ldrbtvc	r6, [r3], #-3695	; 0xfffff191	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
strbpl	r5, [r5], #-3895	; 0xfffff0c9	
cdpmi	5, 5, cr4, cr2, cr8, {2}		
subscc	r5, pc, r5, asr #8		
strbmi	r4, [lr, #-1375]	; 0xfffffaa1	
mrrcmi	15, 5, r5, r3, cr4		
cmpcc	pc, r3, asr #4		
subpl	r4, r2, r0, lsr sp		
stmdbmi	r4, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
strcc	r3, [r0, #-342]!	; 0xfffffeaa	
svcpl	0x005f0030		
cmpmi	r2, ip, asr #12		
ldmdbmi	pc, {r0, r1, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorseq	r2, r0, pc, asr r0		
svcpl	0x00535058		
svcpl	0x004d434f		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
teqmi	r0, #56	; 0x38	
eorseq	r3, r0, r0, lsr r0		
cmppl	r5, #380	; 0x17c	
lfmmi	f5, 2, [pc], {69}	; 0x45	
sfmmi	f4, 2, [r5], {65}	; 0x41	
ldrbmi	r5, [r2, #-95]	; 0xffffffa1	
svcpl	0x00584946		
svcpl	0x0000205f		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
cfldr64vs	mvdx6, [pc, #-464]	; 28ec <_HEAP_SIZE+0x8ec>	
svcvs	0x006c6c61		
subscs	r5, pc, r3, ror #30		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
movtmi	r4, #39263	; 0x995f	
subspl	r4, r4, #1593835520	; 0x5f000000	
cmpmi	r5, pc, asr r2		
movtmi	r4, #4676	; 0x1244	
subpl	r5, r5, #300	; 0x12c	
subscs	r4, r2, r2, asr pc		
ldrtcc	r3, [r8], #-49	; 0xffffffcf	
ldmdbmi	r3, {r8, r9, sl, fp, ip, lr}^		
ldrbpl	r4, [pc], #-1370	; 2aec <_HEAP_SIZE+0xaec>	
movtmi	r4, #21599	; 0x545f	
ldrbmi	r4, [r2, #-332]	; 0xfffffeb4	
stmdapl	r0, {r2, r6, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00414d44		
subsmi	r5, pc, #939524097	; 0x38000001	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r4, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
subspl	r5, pc, r3, asr r4	; <UNPREDICTABLE>	
subpl	r4, r1, #76, 4	; 0xc0000004	
cmpmi	r6, r2, asr #30		
cmppl	pc, #18688	; 0x4900	
strbpl	r4, [r6], #-3141	; 0xfffff3bb	
subscs	r5, r4, r5, asr #6		
		; <UNDEFINED> instruction: 0x36373231	
subspl	r0, r8, ip, asr #32		
subspl	r5, pc, r1, asr #4		
mrrcmi	7, 5, r3, pc, cr3	; <UNPREDICTABLE>	
movtmi	r4, #4914	; 0x1332	
svcpl	0x00434548		
svcpl	0x00535f30		
svcpl	0x00495841		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorscc	r4, r0, #56, 12	; 0x3800000	
eorseq	r3, r0, r0, lsr r0		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
ldrbpl	r5, [pc], #-1102	; 2b70 <_HEAP_SIZE+0xb70>	
ldrbtvc	r2, [r0], #-2125	; 0xfffff7b3	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
ldrbtvc	r2, [r0], #-2086	; 0xfffff7da	
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction: 0x77656e5f	
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
cmnvs	pc, #24320	; 0x5f00	
ldmdbvs	r4!, {r0, r5, r6, sl, fp, sp, lr}^		
subsvs	r6, pc, #457179136	; 0x1b400000	
eoreq	r6, r9, r5, ror r6		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #2080374785	; 0x7c000001	
stmdbmi	r6, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcmi	0x004d5f51		
eorcc	r4, r0, r4, asr #10		
eorseq	r3, r1, r8, ror r1		
ldrbcc	r4, [r4], -r9, asr #28		
cmpmi	sp, r4, lsr pc		
svcpl	0x005f2058		
ldrbcc	r4, [r4], -r9, asr #28		
cmpmi	sp, r4, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
smlsldmi	r4, r5, pc, r2	; <UNPREDICTABLE>	
cmppl	pc, #1168	; 0x490	
cmpmi	pc, #84, 8	; 0x54000000	
svcpl	0x005f0020		
ldmdbmi	pc, {r0, r4, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorseq	r2, r0, pc, asr r0		
ldclvs	15, cr5, [r4, #-320]!	; 0xfffffec0	
rsbvc	r6, r9, #112, 8	; 0x70000000	
strtvc	r2, [pc], #-544	; 2bf4 <_HEAP_SIZE+0xbf4>	
eoreq	r7, r2, sp, rrx		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
ldrbcc	r4, [r0, #-863]	; 0xfffffca1	
svcpl	0x00003520		
movtmi	r4, #21599	; 0x545f	
ldrbpl	r4, [r3], #-3663	; 0xfffff1b1	
rsbsvc	r7, r9, r8, lsr #8		
cmnvs	r6, r5, ror #24		
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
rsbsvc	r7, r9, r8, lsr #8		
svcpl	0x00282965		
mcrvs	5, 3, r7, cr9, cr15, {2}		
rsbsvc	r7, r4, #116	; 0x74	
stmdacs	r9!, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}		
cmnvc	lr, #396	; 0x18c	
svcvs	0x00762074		
bcs	81bddc <__undef_stack+0x70527c>		
cmnvs	r6, r9, lsr #16		
eoreq	r2, r9, r2, ror r9		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
strbmi	r5, [r1], #-2143	; 0xfffff7a1	
svcpl	0x00305f43		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
		; <UNDEFINED> instruction: 0x37303038	
eorseq	r3, r0, r1, lsr r0		
svcpl	0x00535058		
subcc	r5, r3, r4, asr r4		
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r2, r4, #68	; 0x44	
ldrbmi	r5, [pc], #-3840	; 2c7c <_HEAP_SIZE+0xc7c>	
ldclmi	12, cr4, [pc, #-264]	; 2b78 <_HEAP_SIZE+0xb78>	
svcpl	0x005f4e49		
strtvs	r2, [r8], #-2080	; 0xfffff7e0	
cfstr64vs	mvdx7, [r2], #-444	; 0xfffffe44	
cdpcs	9, 3, cr2, cr2, cr5, {3}		
eorscc	r3, r5, r2, lsr r2		
ldrcc	r3, [r8, #-823]!	; 0xfffffcc9	
		; <UNDEFINED> instruction: 0x37303538	
ldrtcc	r3, [r1], #-50	; 0xffffffce	
eorscc	r2, r3, r5, ror #26		
eoreq	r4, r9, r8, lsr ip		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
svcpl	0x004c4156		
submi	r5, ip, #1426063360	; 0x55000000	
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, lr}^		
eorvc	r2, r2, r4, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #16		
ldccs	3, cr6, [r7], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #4		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
ldmdbcc	r2, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^		
ldmdbcc	r2!, {r5, r8, r9, sp, lr}^		
ldrbmi	r5, [pc, -r0, lsl #30]		
svcpl	0x0043554e		
cmpmi	r4, #80, 2		
strbpl	r4, [r5], -r8, asr #24		
svcpl	0x005f4c45		
svcpl	0x00003120		
movtmi	r4, #14175	; 0x375f	
		; <UNDEFINED> instruction: 0x5641485f	
ldmdbpl	r3, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	pc, #939524097	; 0x38000001	
cmpmi	r0, pc, asr #26		
cmpmi	pc, r2, asr r5	; <UNPREDICTABLE>	
cmppl	pc, #1308622848	; 0x4e000000	
svcpl	0x00504157		
eorseq	r2, r1, r8, lsr r0		
svcpl	0x00535058		
cmpcc	sp, r7, asr #10		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r3, asr #32		
ldrbvc	r5, [pc], #-3840	; 2d44 <_HEAP_SIZE+0xd44>	
cmnvc	r5, #6720	; 0x1a40	
svcpl	0x00636570		
stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^		
rsbcs	r6, r4, lr, ror #10		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00444953		
stmdami	r3, {r0, r6, r9, ip, lr}^		
movtpl	r4, #7519	; 0x1d5f	
eorcc	r2, r8, fp, asr #32		
stccc	6, cr4, [r0], #-480	; 0xfffffe20	
subpl	r2, r6, ip, lsr r0		
svcpl	0x00444953		
stmdami	r3, {r0, r6, r9, ip, lr}^		
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldrbtvc	r0, [r3], #-41	; 0xffffffd7	
rsbvc	r6, sp, r2, ror r3		
ldrbtvc	r2, [r3], #-105	; 0xffffff97	
cmnvc	r1, #-939524095	; 0xc8000001	
rsbvc	r6, sp, r5, ror #6		
cdpvs	15, 5, cr5, cr15, cr0, {0}		
strbvc	r6, [lr, #-3695]!	; 0xfffff191	
stmdavc	r8!, {r2, r3, r5, r6, sl, fp, sp, lr}		
svcpl	0x005f2029		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cdpvs	15, 5, cr5, cr15, cr8, {1}		
strbvc	r6, [lr, #-3695]!	; 0xfffff191	
svcpl	0x005f6c6c		
stmdbcs	r9!, {r3, r5, fp, ip, sp, lr}		
svcpl	0x005f0029		
cfstrdmi	mvd4, [r2], {76}	; 0x4c	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
teqcc	r0, pc, asr pc		
ldrcc	r3, [r9, -lr, lsr #14]!		
teqcc	r3, r6, lsr r9		
		; <UNDEFINED> instruction: 0x36383433	
ldrcc	r3, [r1, #-818]!	; 0xfffffcce	
teqcc	fp, #230686720	; 0xdc00000	
subeq	r3, ip, r0, lsr r8		
svcpl	0x00535058		
cmpcc	r2, r5, asr r3		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r0, r1, r2, r4, r5, r9, sl, ip, sp}		
subspl	r5, pc, r3, asr r4	; <UNPREDICTABLE>	
svcmi	0x00464946		
movtmi	r4, #7263	; 0x1c5f	
strbmi	r5, [pc], -fp, asr #30		
strbpl	r4, [r1], #-1119	; 0xfffffba1	
eorscc	r2, r5, r1, asr #32		
svcpl	0x00004c31		
cmpmi	ip, pc, asr ip		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, pc, asr pc		
		; <UNDEFINED> instruction: 0x46463758	
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
teqcc	sp, #70	; 0x46	
blmi	1315f04 <__undef_stack+0x11ff3a4>		
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
cmpmi	r2, ip, asr #12		
cfldrdmi	mvd5, [pc, #-268]	; 2d40 <_HEAP_SIZE+0xd40>	
svcpl	0x005f4e49		
eorcc	r2, sp, r0, lsr #16		
cfstr64mi	mvdx3, [ip], {46}	; 0x2e	
mrccs	13, 1, r2, cr0, cr2, {2}		
subpl	r4, ip, #13568	; 0x3500	
subspl	r0, r8, r9, lsr #32		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc, #-1875]	; 2719 <_HEAP_SIZE+0x719>	
subpl	r4, r5, #84, 16	; 0x540000	
svcpl	0x0054454e		
mcrmi	15, 2, r5, cr5, cr0, {1}		
cmppl	pc, #1157627904	; 0x45000000	
svcpl	0x0052434c		
eorscc	r3, r0, r1, lsr r0		
cmppl	r0, #-805306364	; 0xd0000004	
		; <UNDEFINED> instruction: 0x5649445f	
eorseq	r2, r1, r1, lsr r0		
strbmi	r5, [ip], #-3935	; 0xfffff0a1	
ldclmi	12, cr4, [pc, #-264]	; 2d90 <_HEAP_SIZE+0xd90>	
ldrbmi	r4, [pc, #-3657]	; 2053 <_HEAP_SIZE+0x53>	
svcpl	0x005f5058		
teqcc	sp, r0, lsr #16		
ldmdbcs	r1!, {r4, r5, r9, ip, sp}		
cmpmi	r0, r0, lsl #16		
subspl	r5, r3, r2, asr pc		
svcpl	0x00305f49		
svcpl	0x00495053		
		; <UNDEFINED> instruction: 0x56414c53	
cdpmi	15, 4, cr5, cr15, cr5, {2}		
eorcc	r5, r0, ip, asr #18		
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldmdbpl	r4, {r1, r2, r3, r6, sl, ip, lr}^		
svcpl	0x00534550		
stmdbmi	r6, {r2, r6, r8, sl, lr}^		
svcpl	0x0044454e		
svcpl	0x0000205f		
cfstrdmi	mvd4, [r2], {95}	; 0x5f	
mcrmi	13, 2, r4, cr9, cr15, {2}		
svcpl	0x0030315f		
svcpl	0x00505845		
stccs	0, cr2, [r8, #-380]!	; 0xfffffe84	
ldmdbcs	r7!, {r0, r1, r4, r5, ip, sp}		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
movtmi	r4, #39263	; 0x995f	
cmpmi	r2, pc, asr r4		
smlsldmi	r5, r5, pc, r2	; <UNPREDICTABLE>	
movtpl	r5, #21087	; 0x525f	
ldrbmi	r5, [pc, #-1093]	; 2ac7 <_HEAP_SIZE+0xac7>	
subpl	r5, pc, #536870917	; 0x20000005	
ldmdacc	r0!, {r5, r8, ip, sp}		
svcpl	0x005f0032		
cmpmi	r2, r5, asr r6		
cfldrdmi	mvd5, [pc, #-268]	; 2e14 <_HEAP_SIZE+0xe14>	
svcpl	0x005f4e49		
eorcc	r3, lr, r0, lsr #32		
svcpl	0x00005255		
svcpl	0x00434347		
ldrbmi	r5, [r2], #-1104	; 0xfffffbb0	
svcpl	0x00464649		
stmdapl	r0, {r2, r4, r6, sp}		
cmppl	pc, #80, 6	; 0x40000001	
ldrbpl	r5, [pc], #-1347	; 2f44 <_HEAP_SIZE+0xf44>	
ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbcc	r2!, {r2, r6, sp}		
ldmdbpl	r3, {r8, r9, sl, fp, ip, lr}^		
strbmi	r5, [r6, #-3923]	; 0xfffff0ad	
subspl	r5, r5, #1090519040	; 0x41000000	
ldmdami	pc, {r0, r2, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0020		
svcpl	0x00544c46		
svcpl	0x004e494d		
ldrbmi	r3, [pc, #-49]	; 2f3f <_HEAP_SIZE+0xf3f>	
svcpl	0x005f5058		
teqcc	sp, #32, 16	; 0x200000	
svcpl	0x00002937		
mcrmi	5, 2, r5, cr9, cr15, {2}		
svcpl	0x00323354		
svcpl	0x0058414d		
eorscc	r2, r4, #95	; 0x5f	
		; <UNDEFINED> instruction: 0x36393439	
ldrcc	r3, [r9, #-567]!	; 0xfffffdc9	
mcrmi	12, 0, r4, cr0, cr5, {2}		
subscs	r4, r9, r2, asr #4		
subspl	r0, r8, #56	; 0x38	
ldclmi	7, cr4, [pc, #-276]	; 2e90 <_HEAP_SIZE+0xe90>	
cmpcc	r2, r6, asr r6		
eorseq	r6, r6, r0, lsr #6		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x00435f35		
svcmi	0x0052544e		
cmpmi	r8, ip, asr #30		
strbpl	r4, [r9], #-607	; 0xfffffda1	
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r2, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00343654		
subscs	r4, r8, sp, asr #2		
mcrmi	15, 2, r5, cr9, cr15, {2}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
ldrbcc	r5, [r4], -r1, asr #6		
cmpmi	sp, r4, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
svcpl	0x006c6958		
stmdavs	pc!, {r1, r2, r3, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
cmpvs	r4, ip, ror #16		
eorcs	r6, r9, r4, ror r1		
svcpl	0x006c6958		
stmdbvs	r4!, {r0, r2, r6, r9, sl, fp, sp, lr}^		
ldrbvc	r6, [r3, -r1, ror #28]		
eorscc	r7, r3, #97	; 0x61	
strbtvc	r4, [r1], #-1064	; 0xfffffbd8	
stmdapl	r0, {r0, r5, r6, r8, fp, sp}		
svcpl	0x00474552		
ldmdbmi	r3, {r1, r2, r6, ip, lr}^		
cmpmi	r6, r4, asr #30		
mcrmi	9, 2, r4, cr1, cr2, {2}		
stmdbmi	r2, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
strtcc	r2, [r8], #-84	; 0xffffffac	
svcpl	0x005f0029		
svcpl	0x00514455		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
eorcc	r5, r0, pc, asr pc		
ldrbmi	r5, [pc], #-3840	; 3048 <_HEAP_SIZE+0x1048>	
ldclmi	12, cr4, [pc, #-264]	; 2f44 <_HEAP_SIZE+0xf44>	
svcpl	0x00544e41		
svcpl	0x00474944		
teqcc	r5, #95	; 0x5f	
cmppl	pc, #0, 30		
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
stmdbmi	sp, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
ldmdapl	r0!, {r3, r5, r8, sl, fp, sp}		
ldmdami	r7!, {r0, r4, r5, ip, lr}		
ldmdapl	r0!, {r0, r1, r3, r6, r8, sl, fp, sp}		
ldmdami	r7!, {r0, r4, r5, ip, lr}		
svcpl	0x0000294b		
movtmi	r4, #14175	; 0x375f	
svcmi	0x0054415f		
svcpl	0x0043494d		
cmpmi	r8, r7, asr r3		
svcpl	0x00545f52		
blmi	10d6dc4 <__undef_stack+0xfc0264>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
eorseq	r2, r2, r5, asr #32		
subspl	r5, r3, #380	; 0x17c	
ldmdavc	r0!, {r2, r6, sp}		
ldrtcc	r3, [r0], #-48	; 0xffffffd0	
ldrbmi	r5, [pc], -r0, lsl #30		
stmdbmi	r4, {r1, r6, r8, r9, ip, lr}^		
ldmdbcs	r3!, {r2, r6, fp, sp}^		
rsbsvc	r7, r4, #32, 6	; 0x80000000	
rsbscs	r6, r4, r5, ror r3		
cmnvs	r8, pc, asr pc		
movwpl	r6, #2915	; 0xb63	
strbpl	r4, [pc, #-1108]	; 2c74 <_HEAP_SIZE+0xc74>	
movtpl	r5, #40788	; 0x9f54	
		; <UNDEFINED> instruction: 0x3753505f	
subpl	r5, r1, #398458880	; 0x17c00000	
stmdapl	r0, {r2, r4, r6, sp}		
		; <UNDEFINED> instruction: 0x465f5350	
strbcc	r4, [r1, #-1872]	; 0xfffff8b0	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
svcpl	0x00003636		
cfstr64mi	mvdx5, [ip], {95}	; 0x5f	
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
stmdbmi	sp, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
ldrpl	r2, [r0, #-3632]!	; 0xfffff1d0	
subeq	r4, fp, ip, asr #24		
mcrmi	15, 2, r5, cr9, cr15, {2}		
cmpmi	r7, #84, 30	; 0x150	
svcpl	0x00524148		
subcs	r5, r8, r4, asr pc		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
movtmi	r4, #39263	; 0x995f	
subpl	r4, r4, #-1073741801	; 0xc0000017	
cmpmi	r5, pc, asr r2		
movtmi	r4, #4676	; 0x1244	
subpl	r5, r5, #300	; 0x12c	
subscs	r4, r2, r2, asr pc		
		; <UNDEFINED> instruction: 0x36383031	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
ldrbpl	r5, [r4], #-3895	; 0xfffff0c9	
svcpl	0x00315f43		
svcpl	0x00435454		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subscs	r4, sl, pc, asr r8		
teqcc	r1, r1, lsr r1		
teqcc	r1, r1, lsr r1		
svcpl	0x005f0035		
movtcc	r4, #13636	; 0x3544	
subpl	r5, r5, r2, lsr pc		
svcmi	0x004c4953		
subscs	r5, pc, lr, asr #30		
		; <UNDEFINED> instruction: 0x362d4531	
svcpl	0x00004644		
subpl	r4, r1, #312	; 0x138	
strtvc	r5, [r0], -r7, asr #6		
rsbeq	r6, r4, pc, ror #18		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
ldrbmi	r5, [pc], #-579	; 3190 <_HEAP_SIZE+0x1190>	
strbpl	r4, [r1, #-1605]	; 0xfffff9bb	
cdpmi	4, 5, cr5, cr15, cr12, {2}		
stmdacs	r0!, {r0, r6, r9, sl, fp, lr}		
ldccc	0, cr2, [ip], #-196	; 0xffffff3c	
ldmdbcs	r5!, {r5, r9, ip, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
strbpl	r5, [sp], -r7, asr #30		
svcpl	0x00305246		
ldmdbmi	r6, {r2, r6, r8, fp, lr}^		
cfldr64mi	mvdx4, [pc, #-272]	; 30a8 <_HEAP_SIZE+0x10a8>	
subcs	r5, fp, r1, asr #6		
ldrbtmi	r3, [r8], -r8, lsr #32		
eorscs	r3, ip, r0, lsr #24		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x46564d5f	
ldrbmi	r3, [pc], #-82	; 31d0 <_HEAP_SIZE+0x11d0>	
strbmi	r5, [r9], #-1609	; 0xfffff9b7	
stmdbmi	r2, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00002954		
cmpmi	r8, r7, asr r3		
svcpl	0x00545f52		
stmdbmi	r6, {r2, r6, r8, sl, lr}^		
subcs	r4, r4, lr, asr #10		
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], -lr, asr #8		
ldmdacc	r4, {r0, r6, r8, r9, ip, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, #380	; 0x17c	
ldrtcc	r3, [r7], #-1073	; 0xfffffbcf	
ldrtcc	r3, [r6], #-824	; 0xfffffcc8	
svcpl	0x005f0037		
ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d	
eoreq	r7, r0, pc, asr r4		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
subpl	r5, r1, #398458880	; 0x17c00000	
svcpl	0x00305f54		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
subpl	r5, r1, #398458880	; 0x17c00000	
ldmdbmi	pc, {r2, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r4, asr #32		
ldrbmi	r5, [pc], #-577	; 3240 <_HEAP_SIZE+0x1240>	
lfmmi	f5, 2, [pc, #-272]	; 3134 <_HEAP_SIZE+0x1134>	
subsmi	r4, pc, #4416	; 0x1140	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00495841		
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcpl	0x00305f52		
movtmi	r4, #64579	; 0xfc43	
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r2, r1, sl, asr r0		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
svcpl	0x006c6958		
ldrbvs	r7, [r3, #-833]!	; 0xfffffcbf	
svcvs	0x004e7472		
stmdbvs	pc!, {r1, r2, r3, r5, r6, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
stmdavc	r5, {r2, r5, r6, fp, sp}^		
cmnvc	r5, #112, 4		
mcrvs	9, 3, r6, cr15, cr3, {3}		
rsbscs	r2, fp, r9, lsr #32		
stmdacs	r0!, {r0, r3, r5, r6, r9, sl, sp, lr}		
rsbsvc	r7, r0, #4521984	; 0x450000	
ldmdbvs	r3!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^		
eorcs	r6, r9, pc, ror #28		
ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sp}^		
movtvc	r5, #8044	; 0x1f6c	
ldrbtvc	r6, [r2], #-1395	; 0xfffffa8d	
strbtvc	r7, [r1], #-1107	; 0xfffffbad	
stccc	3, cr7, [r0, #-468]!	; 0xfffffe2c	
mcrrmi	8, 2, r5, r9, cr0		
cmppl	r3, #-1073741801	; 0xc0000017	
svcpl	0x00545245		
strbmi	r4, [lr, #-3918]	; 0xfffff0b2	
rsbscs	r2, sp, fp, lsr r0		
ldrbvs	r6, [r3, #-3173]!	; 0xfffff39b	
stmdapl	r0!, {r5, r8, r9, fp, ip, sp, lr}		
cmpmi	pc, r9, ror #24		
rsbvc	r7, r5, #-872415231	; 0xcc000001	
svcpl	0x005f2874		
strbmi	r4, [ip, #-2374]	; 0xfffff6ba	
eorcs	r5, ip, pc, asr pc		
stmdbmi	ip, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f454e		
stmdapl	r0!, {r0, r3, r5, r8, r9, fp, ip, sp}		
cmpmi	pc, r9, ror #24		
rsbvc	r7, r5, #-872415231	; 0xcc000001	
cmnvs	r4, r4, ror r3		
rsbscs	r7, r3, r4, ror r5		
ldmdbmi	r8, {r0, r2, r3, r4, r5, sp}^		
movtpl	r5, #8012	; 0x1f4c	
ldrbpl	r4, [r2], #-1363	; 0xfffffaad	
movtmi	r4, #16223	; 0x3f5f	
ldrbmi	r5, [r2, #-597]	; 0xfffffdab	
eorvc	r3, r0, #68, 22	; 0x11000	
rsbsvc	r7, r5, #1694498816	; 0x65000000	
blcc	c0b4ec <__undef_stack+0xaf498c>		
stcvc	13, cr7, [r0, #-128]!	; 0xffffff80	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
svcpl	0x0043495f		
svcpl	0x00554f50		
eorcs	r5, r0, #603979777	; 0x24000001	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r7], #-128	; 0xffffff80	
cmncc	r3, r0, lsr #32		
eorscs	r2, r0, #44	; 0x2c	
subspl	r5, pc, r0, lsl #30		
ldrbmi	r4, [r4], -ip, asr #2		
svcpl	0x004d524f		
eoreq	r5, r0, r8, asr #30		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
subpl	r4, r4, #1593835520	; 0x5f000000	
svcpl	0x00305f43		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	r2, r9, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r3, r0, r0, lsr r6		
svcpl	0x005f0030		
svcpl	0x00434347		
cfstrdmi	mvd5, [pc, #-260]	; 32ac <_HEAP_SIZE+0x12ac>	
ldrbpl	r4, [pc], #-841	; 33b4 <_HEAP_SIZE+0x13b4>	
svcpl	0x00545345		
svcpl	0x00444e41		
svcpl	0x00544553		
ldrbmi	r5, [r5, #-596]	; 0xfffffdac	
subcs	r4, ip, r6, asr r1		
mcrmi	0, 2, r0, cr9, cr1, {1}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
cmpcc	r4, r1, asr #6		
stmdbmi	sp, {r1, r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
stccs	0, cr2, [r8, #-312]!	; 0xfffffec8	
mcrmi	15, 2, r5, cr9, cr15, {2}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
cmpcc	r4, r1, asr #6		
cmpmi	sp, r6, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldmdbcs	r1!, {r0, r2, r3, r5, sp}		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
		; <UNDEFINED> instruction: 0x564e495f	
strbmi	r4, [r9], #-3137	; 0xfffff3bf	
subpl	r5, r1, #95	; 0x5f	
teqcc	r0, r1, asr #26		
svcpl	0x00004c35		
strbpl	r4, [ip], #-1631	; 0xfffff9a1	
cmppl	r0, #398458880	; 0x17c00000	
cdpmi	12, 4, cr4, cr15, cr9, {2}		
teqcc	r0, pc, asr pc		
eorscc	r3, r9, #-2147483637	; 0x8000000b	
ldmdacc	r2!, {r4, r5, r8, fp, ip, sp}		
eorscc	r3, r5, r9, lsr r5		
eorscc	r3, r1, #3604480	; 0x370000	
		; <UNDEFINED> instruction: 0x372d6535	
svcpl	0x005f0046		
cmpmi	r5, #1136	; 0x470	
strbmi	r4, [fp, #-2380]	; 0xfffff6b4	
svcmi	0x005f5f5f		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
subcs	r4, r6, r4, asr pc		
cmppl	r8, #49	; 0x31	
stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0	
strbmi	r5, [r2], #-3905	; 0xfffff0bf	
subspl	r4, r2, #398458880	; 0x17c00000	
strcc	r5, [r0, #-591]!	; 0xfffffdb1	
subeq	r3, ip, r2, lsr r7		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x0038544e		
stmdbcs	r3!, {r0, r1, r6, fp, sp}^		
stmdapl	r0, {r5, r8, r9, sp, lr}		
ldrbmi	r5, [pc], #-1107	; 3474 <_HEAP_SIZE+0x1474>	
cmppl	pc, #1073741843	; 0x40000013	
movtpl	r5, #40775	; 0x9f47	
cmpmi	r4, pc, asr r3		
strbmi	r5, [r5], #-1106	; 0xfffffbae	
ldrtcc	r3, [r1], #-1312	; 0xfffffae0	
svcpl	0x005f004c		
cmppl	pc, #201326593	; 0xc000001	
svcmi	0x00505055		
svcpl	0x00535452		
stmdbmi	ip, {r0, r3, r6, r9, sl, fp, lr}^		
teqcc	r0, lr, asr #10		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmppl	r1, #55, 30	; 0xdc	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
subspl	r5, r3, pc, asr r1		
svcmi	0x004d5f49		
eorcc	r4, r0, r4, asr #10		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmpmi	sp, pc, asr r4		
svcpl	0x0047535f		
ldmdami	r4, {r1, r2, r3, r6, r8, r9, sl, fp, lr}^		
svcpl	0x00474e49		
cmpmi	pc, #84, 30	; 0x150	
stmdbmi	sp, {r0, r1, r2, r3, r6, r8, sl, fp, lr}^		
teqcc	r5, r4, asr r0		
strpl	r4, [r0], #-3129	; 0xfffff3c7	
subcs	r5, r5, r2, asr r5		
subspl	r0, r8, r1, lsr r0		
ldrbmi	r5, [pc, -r1, asr #4]		
svcpl	0x004f4950		
mcrmi	15, 2, r5, cr9, cr0, {1}		
subspl	r4, r2, #84, 10	; 0x15000000	
svcpl	0x00545055		
movtpl	r5, #21072	; 0x5250	
subscs	r4, r4, r5, asr #28		
svcpl	0x005f0030		
cmpmi	r5, #1136	; 0x470	
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
mcrrmi	9, 5, r4, lr, cr15		
svcpl	0x00454e49		
eorseq	r2, r1, pc, asr r0		
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction: 0x464f455a	
mcrmi	7, 2, r5, cr9, cr15, {2}		
svcpl	0x00545f54		
eorseq	r2, r4, pc, asr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
svcpl	0x004c4156		
mrrcmi	3, 4, r4, pc, cr9	; <UNPREDICTABLE>	
svcpl	0x00454e49		
svcpl	0x0041564d		
subscs	r4, r5, r0, asr pc		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
teqvs	r0, #44	; 0x2c	
teqcc	r0, r5, lsr ip		
cmppl	r8, #34	; 0x22	
mrrcmi	15, 5, r5, r0, cr4		
subpl	r3, pc, r2, asr #4		
cmpmi	r6, r2, asr #30		
cmppl	pc, #18688	; 0x4900	
strbpl	r4, [r6], #-3141	; 0xfffff3bb	
subscs	r5, r4, r5, asr #6		
teqcc	r0, r1, lsr r3		
ldmdbmi	r5, {r2, r3, r6}^		
ldrtcc	r5, [r1], -lr, asr #8		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldrbpl	r5, [pc, #-3872]	; 2678 <_HEAP_SIZE+0x678>	
cmpcc	r4, r9, asr #28		
cmpmi	sp, r6, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
ldrbpl	r5, [r4], #-3889	; 0xfffff0cf	
mcrrmi	15, 4, r5, r3, cr3		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
teqcc	r1, sl, asr r0		
teqcc	r1, r1, lsr r1		
eorseq	r3, r5, r1, lsr r1		
svcpl	0x00545358		
svcpl	0x00414d44		
ldmdbmi	pc, {r0, r1, r4, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>	
ldrbpl	r5, [r3], #-3923	; 0xfffff0ad	
ldrbmi	r5, [r0, #-79]	; 0xffffffb1	
teqcc	r5, r4, asr #32		
svcpl	0x00004c35		
strbvs	r6, [ip, #-1631]!	; 0xfffff9a1	
rsbsvc	r6, r2, #120, 2		
vldmdbpl	r0!, {d5-d20}		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
strbmi	r4, [lr], #-338	; 0xfffffeae	
cmpmi	pc, r4, lsr r8	; <UNPREDICTABLE>	
eorvc	r4, r8, r4, asr #8		
eorcs	r7, r9, r4, ror r2		
ldrbtvc	r2, [r0], #-2088	; 0xfffff7d8	
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction: 0x77656e5f	
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}		
strbtvs	r5, [r1], #-3886	; 0xfffff0d2	
stmdapl	r0, {r2, r5, r6, r8, fp, sp}		
svcpl	0x00524150		
		; <UNDEFINED> instruction: 0x46434458	
svcpl	0x00305f47		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
		; <UNDEFINED> instruction: 0x37303038	
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00535058		
cmpmi	r7, r6, asr #32		
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
svcpl	0x0030535f		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtcc	r3, [r8], #-32	; 0xffffffe0	
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^		
svcpl	0x00305f4f		
ldrbmi	r5, [pc], #-841	; 3684 <_HEAP_SIZE+0x1684>	
subcs	r4, ip, r5, asr r1		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00525350		
cmpmi	r4, r4, asr #2		
svcmi	0x0042415f		
cfldrdmi	mvd5, [pc, #-328]	; 3558 <_HEAP_SIZE+0x1558>	
subcs	r4, r5, pc, asr #8		
		; <UNDEFINED> instruction: 0x37317830	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmppl	r9, #2080374785	; 0x7c000001	
svcpl	0x00454341		
mrrcmi	15, 4, r4, pc, cr14	; <UNPREDICTABLE>	
subcs	r4, fp, pc, asr #6		
teqcc	r5, r1, lsr r3		
subspl	r0, r8, ip, asr #32		
ldrbpl	r5, [pc], #-577	; 36c8 <_HEAP_SIZE+0x16c8>	
strbpl	r5, [r3], #-589	; 0xfffffdb3	
svcpl	0x00305f52		
movtmi	r4, #64579	; 0xfc43	
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
subspl	r2, r8, sl, asr r0		
cmpmi	pc, r1, asr #4		
ldrbpl	r4, [pc], #-2392	; 36e8 <_HEAP_SIZE+0x16e8>	
subpl	r4, r5, #4672	; 0x1240	
cmpmi	pc, #95	; 0x5f	
blmi	10d7424 <__undef_stack+0xfc08c4>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	121b440 <__undef_stack+0x11048e0>		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
cdpmi	5, 4, cr4, cr1, cr12, {2}		
svcpl	0x0043445f		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
cmpmi	r6, pc, asr sp		
movtmi	r5, #61535	; 0xf05f	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
teqvs	r0, #14080	; 0x3700	
eorcs	r3, ip, r1, lsr r0		
svcpl	0x00002231		
mcrmi	12, 2, r4, cr15, cr15, {2}		
svcmi	0x004c5f47		
ldclmi	7, cr4, [pc, #-312]	; 360c <_HEAP_SIZE+0x160c>	
svcpl	0x005f5841		
eorscc	r3, r2, #32, 18	; 0x80000	
eorscc	r3, r7, #-872415232	; 0xcc000000	
ldmdacc	r6!, {r4, r5, r8, r9, ip, sp}		
		; <UNDEFINED> instruction: 0x37373435	
		; <UNDEFINED> instruction: 0x37303835	
stmdapl	r0, {r2, r3, r6, sl, fp, lr}		
subspl	r5, pc, #1392508928	; 0x53000000	
movtpl	r4, #38725	; 0x9745	
svcpl	0x00524554		
svcmi	0x00525245		
ldrtcc	r2, [r1], #-82	; 0xffffffae	
ldrbpl	r0, [pc], -ip, asr #32		
strbpl	r4, [r1], #-3151	; 0xfffff3b1	
subcs	r4, r5, r9, asr #24		
smcvs	50934	; 0xc6f6	
strbvs	r6, [ip, #-2420]!	; 0xfffff68c	
cmnvc	r0, #0, 6		
stmdacs	r9!, {r0, r3, r5, r6, sl, sp, lr}^		
svcpl	0x005f2029		
svcpl	0x006d7361		
svcpl	0x005f205f		
smcvs	50934	; 0xc6f6	
strbvs	r6, [ip, #-2420]!	; 0xfffff68c	
eorcs	r5, r8, #380	; 0x17c	
ldmdbvs	r3!, {r0, r1, r5, r6, ip, sp, lr}^		
stclpl	9, cr0, [r9], #-400	; 0xfffffe70	
eoreq	r2, r9, lr, ror #4		
subpl	r5, pc, #380	; 0x17c	
svcpl	0x00524544		
ldrbpl	r4, [r4], #-2380	; 0xfffff6b4	
ldrbmi	r4, [pc, #-1356]	; 3278 <_HEAP_SIZE+0x1278>	
cmpmi	r9, lr, asr #8		
subscs	r5, pc, lr, asr #30		
ldrtcc	r3, [r3], #-561	; 0xfffffdcf	
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
mcrmi	9, 2, r4, cr7, cr3, {2}		
stmdacs	sp, {r0, r1, r2, r6, r8, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
eorvc	r2, r8, r0, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
cmnvs	r7, lr, lsr #30		
svcpl	0x00616d6d		
mcrvs	9, 3, r6, cr7, cr3, {3}		
stmdbcs	sp!, {r0, r1, r2, r5, r6, r8, sp, lr}^		
ldrbpl	r5, [pc, #-3840]	; 290c <_HEAP_SIZE+0x90c>	
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00343654		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
stcvs	15, cr5, [r0], #-380	; 0xfffffe84	
rsbcs	r6, r7, pc, ror #28		
strbvs	r6, [lr, -ip, ror #30]!		
cmnvc	lr, #32, 10	; 0x8000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
cdpvs	0, 6, cr2, cr9, cr4, {3}		
subspl	r0, r8, r4, ror r0		
subspl	r5, pc, r1, asr #4		
subspl	r3, pc, r3, asr r7	; <UNPREDICTABLE>	
subscc	r5, pc, sp, asr #10		
strbpl	r5, [sp, #-95]	; 0xffffffa1	
svcpl	0x00535f31		
svcpl	0x00495841		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
teqcc	r9, #56, 16	; 0x380000	
subeq	r4, r6, r6, asr #12		
stmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>	
svcvs	0x00762044		
stmdapl	r0, {r0, r3, r5, r6, sl, sp, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
movtmi	r4, #54095	; 0xd34f	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r3, asr #32		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
cmpmi	r2, pc, asr r4		
stmdbmi	sp, {r1, r2, r3, r6, r8, r9, ip, lr}^		
mrcmi	15, 2, r5, cr5, cr4, {2}		
subspl	r4, r2, #68, 10	; 0x11000000	
teqcc	r0, r5, asr lr		
eorseq	r3, r3, r1, lsr r5		
mcrrmi	15, 5, r5, r6, cr15		
stmdbmi	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r7, asr #30		
svcpl	0x005f0036		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00343654		
svcpl	0x0058414d		
eorscc	r2, r9, #95	; 0x5f	
		; <UNDEFINED> instruction: 0x37333332	
		; <UNDEFINED> instruction: 0x36333032	
		; <UNDEFINED> instruction: 0x37343538	
eorscc	r3, r8, r7, lsr r5		
subeq	r4, ip, r7, lsr ip		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
strbpl	r5, [r1, #-3893]	; 0xfffff0cb	
svcmi	0x00435f58		
svcmi	0x0052544e		
eorvc	r2, r2, ip, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #2		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #2		
submi	r5, r4, #380	; 0x17c	
cmpmi	sp, ip, asr #30		
stmdapl	r5, {r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r0, asr pc	; <UNPREDICTABLE>	
ldrtcc	r3, [r2], #-49	; 0xffffffcf	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, #284	; 0x11c	
rsbvc	r2, r3, #54	; 0x36	
subspl	r0, r8, r6, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r2, r5, asr r3		
strbpl	r5, [lr, #-3923]	; 0xfffff0ad	
cdpmi	15, 4, cr5, cr9, cr13, {2}		
mcrmi	4, 2, r5, cr1, cr3, {2}		
subscs	r4, r3, r3, asr #10		
mrcvs	0, 3, r0, cr5, cr1, {1}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
teqvc	r0, #1694498816	; 0x65000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
svcpl	0x005f0064		
subpl	r4, r6, #76, 24	; 0x4c00	
svcpl	0x00544341		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
eorcc	r5, r0, pc, asr pc		
strbmi	r5, [r9, -r0, lsl #6]		
svcmi	0x0054415f		
svcpl	0x0043494d		
subscs	r4, r8, sp, asr #2		
ldrbpl	r5, [r3], #-3935	; 0xfffff0a1	
strbpl	r4, [lr], #-2372	; 0xfffff6bc	
subspl	r4, r8, pc, asr r5		
strbpl	r4, [lr], #-2344	; 0xfffff6d8	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
cmppl	r8, #41	; 0x29	
stclmi	15, cr5, [r5, #-336]	; 0xfffffeb0	
subspl	r4, pc, r1, asr #6		
ldrbmi	r5, [r3, #-577]	; 0xfffffdbf	
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
ldcmi	0, cr3, [r6], #-192	; 0xffffff40	
svcpl	0x00444600		
ldmdacs	r4, {r0, r1, r4, r6, r8, sl, lr}^		
ldmdbcs	r0!, {r1, r2, r3, r5, r6, sl, fp, sp}^		
eorvc	r2, r8, r0, lsr #16		
ldrtvs	r2, [lr], -r9, lsr #26		
subsvs	r7, pc, #100, 6	; 0x90000001	
blpl	1ce0b80 <__undef_stack+0x1bca020>		
svccs	0x00296e28		
submi	r4, r4, #81788928	; 0x4e00000	
cfldrdpl	mvd5, [r3, #-292]	; 0xfffffedc	
eorscs	r7, sp, r0, lsr #24		
subcs	r3, ip, r8, lsr #2		
stmdacs	r0!, {r2, r3, r4, r5, sl, fp, ip, sp}		
eorcs	r6, r9, r8, lsr #28		
strbmi	r2, [lr], -r5, lsr #32		
strbpl	r4, [r9], #-580	; 0xfffffdbc	
stmdbcs	r9!, {r0, r1, r4, r6, r8, fp, sp}		
ldrbmi	r5, [pc, -r0, lsl #30]		
cfstr64mi	mvdx5, [r3], {78}	; 0x4e	
svcpl	0x00454b49		
ldrbmi	r5, [r3, #-3935]	; 0xfffff0a1	
svcmi	0x00495443		
eorseq	r2, r1, lr, asr #32		
mcrmi	5, 2, r5, cr9, cr8, {2}		
svcpl	0x00343654		
ldmdacs	r7, {r2, r3, r6, r8, r9, ip, lr}^		
stmdacs	r0!, {r3, r4, r5, r6, r8, fp, sp}		
cdpcs	8, 2, cr7, cr9, cr8, {1}		
ldrbvs	r6, [r7, #-3916]!	; 0xfffff0b4	
svcpl	0x00002972		
bpl	12587b8 <__undef_stack+0x1141c58>		
svcpl	0x00464f45		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
svcpl	0x005f545f		
stmdapl	r0, {r5, sl, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
svcpl	0x0050435f		
strbmi	r4, [r3, #-833]	; 0xfffffcbf	
cmpmi	pc, #1275068417	; 0x4c000001	
subspl	r4, r4, #1264	; 0x4f0	
eorcs	r4, r0, #20224	; 0x4f00	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r1], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
eorscs	r2, r2, #44	; 0x2c	
ldrbmi	r5, [pc], #-3840	; 3a84 <_HEAP_SIZE+0x1a84>	
eorscc	r4, r1, #335544321	; 0x14000001	
cmpmi	sp, r8, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldmdbcc	r9!, {r0, r3, r4, r5, r9, sl, fp, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldrmi	r3, [r9, #-2361]!	; 0xfffff6c7	
ldrtcc	r3, [r4], #-310	; 0xfffffeca	
stmdapl	r0, {r2, r6, sl, fp, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
svcmi	0x0052505f		
strbmi	r5, [r6, #-3907]	; 0xfffff0bd	
subspl	r5, r5, #1090519040	; 0x41000000	
eorscs	r5, r0, r5, asr #30		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r1, lsr ip		
subspl	r0, r8, #34	; 0x22	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
stmdami	r3, {r0, r1, r6, r8, lr}^		
ldmdbpl	r4, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
eorcs	r4, r0, #80, 10	; 0x14000000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
eorscs	r2, r1, #44	; 0x2c	
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], -lr, asr #8		
cmpcc	r4, r1, asr #6		
ldmdbpl	r4, {r1, r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r3, #55, 30	; 0xdc	
cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac	
subscc	r5, pc, r5, asr #4		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r6, r6, asr #16		
		; <UNDEFINED> instruction: 0x46313630	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
subspl	r4, r4, #1264	; 0x4f0	
bpl	17d6cac <__undef_stack+0x16c014c>		
strbpl	r4, [r9], #-607	; 0xfffffda1	
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r8, lsr r0		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00363154		
subscs	r4, r8, sp, asr #2		
mcrmi	15, 2, r5, cr9, cr15, {2}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
cmpcc	r4, r1, asr #6		
cmpmi	sp, r6, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldrbmi	r4, [r6, #-328]	; 0xfffffeb8	
stmdbmi	lr, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
mcrmi	6, 2, r4, cr9, cr4, {2}		
subpl	r5, r1, #292	; 0x124	
subscs	r4, r9, r2, asr r1		
svcpl	0x005f0031		
svcpl	0x004d5241		
cdpmi	5, 4, cr4, cr15, cr14, {2}		
teqcc	r0, pc, asr pc		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cfldr64mi	mvdx3, [pc, #-196]	; 3b10 <_HEAP_SIZE+0x1b10>	
svcpl	0x004e4941		
svcpl	0x00424c54		
eorcs	r4, r0, #-2147483627	; 0x80000015	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #10		
eorcs	r3, ip, r5, lsr #32		
ldfcss	f3, [r5], #-396	; 0xfffffe74	
strbcc	r2, [r3, #-32]!	; 0xffffffe0	
eorscs	r2, r2, #44	; 0x2c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r7, r7, asr #30		
eorscs	r3, r4, r2, asr r1		
eorseq	r3, r4, r2, ror r1		
svcvs	0x00665f5f		
strbtvc	r6, [r1], #-3442	; 0xfffff28e	
		; <UNDEFINED> instruction: 0x6772615f	
strbtvc	r6, [sp], #-1576	; 0xfffff9d8	
stmdbcs	r7!, {r0, r5, r6, r9, ip, sp, lr}^		
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcvs	0x00665f5f		
strbtvc	r6, [r1], #-3442	; 0xfffff28e	
		; <UNDEFINED> instruction: 0x6772615f	
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cmnvs	r4, r6, ror #26		
stmdbcs	r9!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}		
subspl	r0, r8, r9, lsr #32		
stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4	
ldmdbmi	pc, {r0, r6, sl, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r2, r7, #68	; 0x44	
cmppl	r0, #0, 16		
subpl	r5, r1, #95	; 0x5f	
ldrbpl	r4, [r2], #-3920	; 0xfffff0b0	
ldrbpl	r4, [r2], #-863	; 0xfffffca1	
cmpmi	r2, ip, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
eorscc	r4, r0, r0, lsr r5		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subspl	r4, r2, r0, asr r1		
subspl	r5, r4, pc, asr #4		
strbpl	r5, [r3], #-3923	; 0xfffff0ad	
subsmi	r4, pc, #20992	; 0x5200	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
svcpl	0x00535058		
subspl	r4, r2, r0, asr r1		
svcpl	0x0054524f		
lfmmi	f5, 2, [r4], {67}	; 0x43	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
subspl	r0, r8, #82	; 0x52	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
strbmi	r4, [lr], -r3, asr #30		
subsmi	r4, pc, #19136512	; 0x1240000	
svcpl	0x00455341		
subpl	r4, r4, #1090519040	; 0x41000000	
cmncc	r0, r0, lsr #4		
strtcc	r2, [r0], #-3125	; 0xfffff3cb	
eorcc	r2, r5, ip, lsr #32		
cmncc	r3, ip, lsr #32		
eorcs	r2, r0, r5, lsr ip		
eorcs	r3, ip, r3, rrx		
stmdapl	r0, {r4, r5, r9, sp}		
mrcmi	4, 2, r5, cr15, cr3, {2}		
svcpl	0x00444e41		
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcpl	0x0054554f		
svcmi	0x00525245		
ldrtcc	r2, [r1], #-82	; 0xffffffae	
subeq	r3, ip, r4, lsr r6		
svcpl	0x00545358		
strbmi	r4, [lr], #-334	; 0xfffffeb2	
ldrbpl	r4, [r0], #-3935	; 0xfffff0a1	
strbpl	r4, [pc], #-3679	; 3d18 <_HEAP_SIZE+0x1d18>	
subspl	r5, r5, pc, asr r3		
ldrbpl	r4, [r2], #-3920	; 0xfffff0b0	
teqcc	r0, r5, asr #8		
cfldrsmi	mvf3, [r5], #-208	; 0xffffff30	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00435845		
stmdacs	r0!, {r0, r2, r6, fp, ip, lr}		
ldccc	0, cr2, [ip], #-196	; 0xffffff3c	
ldmdbcs	r1!, {r5, r8, r9, ip, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
teqcc	r0, r1, lsr r3		
ldmdbmi	r5, {r0, r1, r4, r5}^		
ldrbmi	r5, [pc], -lr, asr #8		
ldmdacc	r4, {r0, r6, r8, r9, ip, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldrbpl	r5, [pc, #-3872]	; 2e40 <_HEAP_SIZE+0xe40>	
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
cmpmi	sp, r8, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
usaxmi	r5, r3, pc	; <UNPREDICTABLE>	
strbpl	r4, [r3], #-338	; 0xfffffeae	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
ldrbpl	r0, [r8], #-55	; 0xffffffc9	
stmdapl	r5, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
svcmi	0x00435f54		
subpl	r5, r1, #77	; 0x4d	
subpl	r5, pc, r5, asr #30		
mcrmi	9, 2, r4, cr15, cr4, {2}		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
ldrpl	r3, [r2, #-48]!	; 0xffffffd0	
svcpl	0x005f004c		
movtmi	r4, #7244	; 0x1c4c	
svcpl	0x004d5543		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
ldmdavc	r0!, {r0, r1, r2, r3, r4, r6, sp}		
teqcc	sp, #49	; 0x31	
blmi	1316e88 <__undef_stack+0x1200328>		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cfldr64mi	mvdx3, [pc, #-196]	; 3d0c <_HEAP_SIZE+0x1d0c>	
strbpl	r4, [r9], #-3663	; 0xfffff1b1	
ldrbpl	r5, [pc], -pc, asr #4		
subsmi	r4, pc, #335544321	; 0x14000001	
svcpl	0x00455341		
subpl	r4, r4, #1090519040	; 0x41000000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
cmncc	r3, ip, lsr #32		
eorcs	r2, r0, r2, lsr ip		
eorcs	r3, ip, r3, rrx		
stmdapl	r0, {r0, r4, r5, r9, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
svcpl	0x0041565f		
subspl	r4, pc, r4, asr pc	; <UNPREDICTABLE>	
strbpl	r5, [pc], #-3905	; 3e14 <_HEAP_SIZE+0x1e14>	
svcpl	0x00524548		
eorvc	r2, r2, r2, lsr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #14		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #12		
cmpcc	r4, r9, asr #28		
stmdacs	r3, {r1, r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00202978		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cmpmi	pc, #51380224	; 0x3100000	
eoreq	r7, r9, r8, lsr #16		
ldrbmi	r5, [r2], #-1104	; 0xfffffbb0	
svcpl	0x00464649		
subcs	r4, lr, sp, asr #18		
ldrbpl	r2, [r0], #-3368	; 0xfffff2d8	
		; <UNDEFINED> instruction: 0x46494452	
cmpmi	sp, r6, asr #30		
eorcs	r2, sp, r8, asr r0		
stmdapl	r0, {r0, r4, r5, r8, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
subspl	r7, pc, #116, 4	; 0x40000007	
rsbpl	r6, r4, #1073741849	; 0x40000019	
eormi	r6, r8, #26476544	; 0x1940000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
strtpl	r7, [ip], #-883	; 0xfffffc8d	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
cfldr64cs	mvdx6, [r2], #-392	; 0xfffffe78	
svcmi	0x00676552		
ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a	
stmdapl	r0!, {r2, r4, r5, r6, r8, fp, sp}		
ldmdbmi	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
ldmdacs	r2!, {r1, r2, r3, r5, r6, r8, r9, ip, sp}		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
eorcs	r2, fp, r9, lsr #32		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
cmnvc	r6, #82837504	; 0x4f00000	
blpl	1ce105c <__undef_stack+0x1bca4fc>		
rsbvc	r5, sp, #40, 8	; 0x28000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
subscs	r2, sp, r2, ror r9		
eorpl	r2, r8, #43	; 0x2b	
strbvs	r6, [pc], -r5, ror #14		
strbtvc	r7, [r5], #-870	; 0xfffffc9a	
svcpl	0x00002929		
strbvs	r6, [r5, #-3679]!	; 0xfffff1a1	
cdpvs	15, 6, cr5, cr9, cr4, {3}		
rsbsvc	r7, r9, r4, ror r4		
svcpl	0x00007365		
cfstrdmi	mvd4, [r2], {95}	; 0x5f	
movtmi	r4, #21599	; 0x545f	
mcrrmi	13, 4, r4, r1, cr9		
smlsldmi	r4, r9, pc, r4	; <UNPREDICTABLE>	
teqcc	r0, pc, asr pc		
svcpl	0x005f0037		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
mrrcmi	6, 4, r4, pc, cr15	; <UNPREDICTABLE>	
svcpl	0x00474e4f		
strbmi	r4, [lr, -ip, asr #30]		
stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cmpvc	pc, #0, 30		
strbtvs	r6, [lr], -r3, ror #2		
strbvs	r6, [fp, #-2412]!	; 0xfffff694	
strbtvc	r6, [sp], #-1576	; 0xfffff9d8	
sfmcs	f7, 2, [r7], #-388	; 0xfffffe7c	
cmnvc	r2, #1671168	; 0x198000	
rsbvc	r7, r1, #116, 12	; 0x7400000	
stmdbcs	r7!, {r0, r5, r6, r9, ip, sp, lr}^		
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcvs	0x00665f5f		
strbtvc	r6, [r1], #-3442	; 0xfffff28e	
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cmnvs	r3, #380	; 0x17c	
svcpl	0x00666e61		
		; <UNDEFINED> instruction: 0x66202c5f	
rsbvc	r7, r1, #1828716544	; 0x6d000000	
strtvs	r2, [r0], -r7, ror #24		
ldrbtvc	r7, [r3], #-617	; 0xfffffd97	
cmnvs	r2, r6, ror r1		
stmdbcs	r9!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}		
svcpl	0x005f0029		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00343654		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
stcvs	15, cr5, [r0], #-380	; 0xfffffe84	
rsbcs	r6, r7, pc, ror #28		
strbvs	r6, [lr, -ip, ror #30]!		
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
stmdami	r3, {r8, r9, sl, ip, lr}^		
lfmmi	f5, 2, [pc, #-260]	; 3ea8 <_HEAP_SIZE+0x1ea8>	
svcpl	0x00205841		
stmdami	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
lfmmi	f5, 2, [pc, #-260]	; 3eb4 <_HEAP_SIZE+0x1eb4>	
svcpl	0x005f5841		
ldrbmi	r4, [r5], -r0, lsl #4		
subscs	r4, sl, r3, asr r9		
ldrtcc	r3, [r2], #-49	; 0xffffffcf	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
		; <UNDEFINED> instruction: 0x46415f37	
svcpl	0x00325f49		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	r2, r9, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r4, r0, r0, lsr r1		
subspl	r0, pc, #48	; 0x30	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
movtpl	r4, #11615	; 0x2d5f	
smlsldpl	r5, pc, r2, r4	; <UNPREDICTABLE>	
cmppl	pc, #201326593	; 0xc000001	
ldrbmi	r4, [r4, #-340]	; 0xfffffeac	
rsbsvc	r7, r4, #40	; 0x28	
stmdacs	r8!, {r0, r3, r5, sp}		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
cdpvs	14, 5, cr3, cr15, cr13, {1}		
svcpl	0x002e7765		
mcrvs	5, 3, r6, cr5, cr2, {3}		
ldclvs	14, cr2, [pc, #-464]	; 3e54 <_HEAP_SIZE+0x1e54>	
ldrbtvc	r7, [r2], #-866	; 0xfffffc9e	
cmnvc	r3, #29097984	; 0x1bc0000	
cmnvs	r4, pc, asr r3		
eoreq	r6, r9, r4, ror r5		
ldmdbvs	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbvc	r6, [pc], #-1389	; 403c <_HEAP_SIZE+0x203c>	
		; <UNDEFINED> instruction: 0x6665645f	
strbtvs	r6, [r5], #-3689	; 0xfffff197	
svcpl	0x005f0020		
svcpl	0x004d5241		
stmdami	r3, {r0, r6, r9, ip, lr}^		
svcmi	0x0052505f		
strbmi	r4, [ip, #-2374]	; 0xfffff6ba	
eorseq	r3, r5, r0, lsr #12		
svcpl	0x00545358		
strbmi	r4, [lr], #-334	; 0xfffffeb2	
subpl	r5, r1, #95	; 0x5f	
svcmi	0x004e5f54		
ldrbpl	r5, [r3, #-3924]	; 0xfffff0ac	
subpl	r5, pc, #80	; 0x50	
subcs	r4, r4, r4, asr r5		
ldrtcc	r3, [r4], #-1073	; 0xfffffbcf	
ldrbpl	r0, [r8], #-76	; 0xffffffb4	
strbmi	r5, [r4, #-3907]	; 0xfffff0bd	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84	
cmpmi	pc, #1342177284	; 0x50000004	
strbpl	r5, [lr], #-1359	; 0xfffffab1	
svcpl	0x00003220		
smlsldmi	r5, r9, pc, r3	; <UNPREDICTABLE>	
svcmi	0x0054415f		
svcpl	0x0043494d		
svcpl	0x0058414d		
teqcc	r2, pc, asr r0		
ldmdacc	r4!, {r2, r4, r5, r8, r9, sl, ip, sp}		
		; <UNDEFINED> instruction: 0x37343633	
ldmdapl	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x565f4953	
submi	r5, r9, #603979777	; 0x24000001	
strcc	r4, [r0, -ip, asr #10]!		
movwmi	r3, #48	; 0x30	
blmi	10d7dfc <__undef_stack+0xfc129c>		
movtpl	r4, #37983	; 0x945f	
svcmi	0x004c4c41		
subcs	r4, r4, r7, asr r5		
svcpl	0x005f0030		
cmppl	pc, #201326593	; 0xc000001	
cmpmi	r2, #331350016	; 0x13c00000	
ldrbmi	r5, [r9, -r5, asr #4]		
ldclmi	8, cr5, [pc, #-352]	; 3f8c <_HEAP_SIZE+0x1f8c>	
svcpl	0x005f4e49		
eorseq	r3, r1, r0, lsr #2		
svcvs	0x00625f5f		
strbvs	r6, [r4, #-3701]!	; 0xfffff18b	
svcpl	0x00002064		
mcrmi	7, 2, r5, cr9, cr15, {2}		
ldmdbpl	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
cmnvc	lr, #32, 10	; 0x8000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
cdpvs	0, 6, cr2, cr9, cr4, {3}		
subspl	r0, r8, #116	; 0x74	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cdpmi	6, 4, cr5, cr5, cr5, {2}		
ldmdbpl	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmppl	pc, #80, 10	; 0x14000000	
eorcs	r4, r0, #17664	; 0x4500	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r9], #-128	; 0xffffff80	
teqcc	r1, #32, 6	; 0x80000000	
eorscs	r2, r1, #44	; 0x2c	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmpmi	sp, pc, asr r5		
stmdbmi	sp, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
ldrbmi	r5, [r2, #-3913]	; 0xfffff0b7	
ldrbmi	r4, [pc, #-1089]	; 3d1f <_HEAP_SIZE+0x1d1f>	
subpl	r5, pc, #536870917	; 0x20000005	
eorscc	r3, r0, r0, lsr #2		
svcpl	0x00004c33		
mcrvs	15, 3, r5, cr9, cr15, {2}		
strbvs	r5, [ip, #-3956]!	; 0xfffff08c	
ldmdacc	r4!, {r0, r5, r6, r8, r9, ip, sp, lr}^		
ldrbvs	r7, [pc], #-1119	; 417c <_HEAP_SIZE+0x217c>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
teqcc	r0, r5, ror #8		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmpmi	ip, pc, asr r6		
		; <UNDEFINED> instruction: 0x575f4853	
ldrbmi	r4, [r4, #-2386]	; 0xfffff6ae	
cmppl	r5, #2080374785	; 0x7c000001	
strbmi	r4, [lr], #-1360	; 0xfffffab0	
teqcc	r0, r5, asr #8		
ldcmi	3, cr3, [r0], #-196	; 0xffffff3c	
cmpmi	r0, r0, lsl #16		
stmdapl	r1, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r5, [r1, #-3913]	; 0xfffff0b7	
cmppl	pc, #1090519040	; 0x41000000	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r5, r4, lsr r1		
strbmi	r4, [r6], -r6, asr #12		
cmpvc	pc, #0, 30		
strbtvs	r6, [pc], -r6, ror #10		
eorcs	r7, r9, r8, lsr #32		
eorvc	r2, r8, r8, lsr #16		
svcpl	0x003e2d29		
strbvs	r6, [r1, -r6, ror #24]!		
eorcs	r2, r6, r3, ror r0		
ldrbmi	r5, [r3, #-3935]	; 0xfffff0a1	
eorcs	r4, r9, pc, asr #12		
eorcc	r3, r0, r1, lsr #26		
subspl	r0, r8, r9, lsr #32		
cmpmi	pc, r1, asr #4		
cmppl	pc, r8, asr r9	; <UNPREDICTABLE>	
svcpl	0x00444155		
svcpl	0x00495053		
stmdbmi	r6, {r4, r5, r8, r9, sl, fp, ip, lr}^		
ldrbmi	r4, [pc], #-3910	; 4210 <_HEAP_SIZE+0x2210>	
ldmdami	r4, {r0, r2, r6, ip, lr}^		
eorseq	r3, r6, r0, lsr #2		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
cdpmi	2, 5, cr5, cr15, cr3, {2}		
strbpl	r4, [r9], #-607	; 0xfffffda1	
eorscs	r2, r1, r0, lsr #16		
teqcc	r0, #60, 24	; 0x3c00	
svcpl	0x00002931		
strbpl	r4, [ip], #-1631	; 0xfffff9a1	
mcrmi	13, 2, r4, cr1, cr15, {2}		
stmdbmi	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r7, asr #30		
stmdapl	r0, {r1, r4, r5, sl, ip, sp}		
ldmdbmi	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
ldcmi	3, cr3, [r2], #-440	; 0xfffffe48	
strbvs	r2, [r1], #-2117	; 0xfffff7bb	
eorcs	r7, r9, r4, ror #4		
svcpl	0x006c6958		
eorscc	r6, r3, #1168	; 0x490	
strbtvs	r4, [r4], #-296	; 0xfffffed8	
stmdapl	r0, {r1, r4, r5, r6, r8, fp, sp}		
cmppl	pc, #1392508928	; 0x53000000	
ldrbpl	r4, [pc], #-2384	; 4270 <_HEAP_SIZE+0x2270>	
movtpl	r4, #57682	; 0xe152	
svcpl	0x00524546		
strbmi	r4, [lr, #-3908]	; 0xfffff0bc	
ldrcc	r3, [r1, #-288]!	; 0xfffffee0	
svcpl	0x005f0032		
movtmi	r4, #7253	; 0x1c55	
svcpl	0x004d5543		
strbpl	r4, [r9], #-582	; 0xfffffdba	
teqcc	r0, #380	; 0x17c	
cmppl	r8, #50	; 0x32	
ldrbmi	r5, [r3, #-3924]	; 0xfffff0ac	
ldrbmi	r4, [pc, #-1102]	; 3e52 <_HEAP_SIZE+0x1e52>	
subpl	r5, pc, #536870917	; 0x20000005	
lfmmi	f3, 4, [r8], #-128	; 0xffffff80	
ldrbvc	r5, [pc], -r0, lsl #30		
svcvs	0x00635f61		
strtvs	r7, [r8], #-2416	; 0xfffff690	
eorcs	r7, r9, ip, lsr #6		
strbvc	r5, [r2, #-3935]!	; 0xfffff0a1	
ldmdbvs	r4!, {r0, r3, r5, r6, sl, fp, sp, lr}^		
cmnvs	r6, lr, ror #30		
rsbvc	r6, pc, pc, asr r3	; <UNPREDICTABLE>	
stclcs	8, cr2, [r4], #-484	; 0xfffffe1c	
stmdapl	r0, {r0, r1, r4, r5, r6, r8, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
cmppl	pc, #116, 4	; 0x40000007	
svcvs	0x00437465		
svcvs	0x0072746e		
cmnvs	r4, ip, ror #6		
rsbspl	r7, r3, #116, 10	; 0x1d000000	
eormi	r6, r8, #26476544	; 0x1940000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
strtpl	r7, [ip], #-883	; 0xfffffc8d	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
cfldr64cs	mvdx6, [r2], #-392	; 0xfffffe78	
stmdbvs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
rsbvc	r7, r5, #1929379840	; 0x73000000	
strbvc	r6, [ip, #-342]!	; 0xfffffeaa	
stmdapl	r0!, {r0, r2, r5, r6, r8, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
		; <UNDEFINED> instruction: 0x575f7274	
ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
stmdacs	r0!, {r0, r3, r5, sl, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
stmdapl	r0!, {r0, r3, r5, sl, fp, sp}		
ldrbpl	r4, [pc], #-852	; 4348 <_HEAP_SIZE+0x2348>	
svcpl	0x00525343		
movtpl	r4, #26191	; 0x664f	
eorcs	r5, ip, r5, asr #8		
strbvs	r5, [r5, -r8, lsr #4]!		
ldrbvs	r7, [r4, #-873]!	; 0xfffffc97	
stclvs	6, cr5, [r1], #-456	; 0xfffffe38	
stmdbcs	r9!, {r0, r2, r4, r5, r6, r8, sl, sp, lr}		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
ldrbpl	r5, [r4], #-3895	; 0xfffff0c9	
svcpl	0x00305f43		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8], -r0, lsr #32		
teqcc	r0, r8, lsr r0		
eorseq	r3, r0, r0, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
subspl	r5, pc, #805306372	; 0x30000004	
strbmi	r5, [lr], #-1359	; 0xfffffab1	
bpl	13d9518 <__undef_stack+0x12c29b8>		
subcs	r5, pc, r5, asr #4		
stccc	3, cr3, [r0], #-160	; 0xffffff60	
eorscc	r2, r2, #60	; 0x3c	
svcpl	0x005f0029		
svcpl	0x004d5241		
teqcc	r0, r6, asr #32		
subspl	r0, r8, #52	; 0x34	
ldrbmi	r4, [pc], -r5, asr #14		
subpl	r5, r3, #80, 6	; 0x40000001	
subsmi	r4, pc, #2080374785	; 0x7c000001	
stmdacs	r0!, {r0, r3, r6, sl, ip, lr}		
ldccc	0, cr2, [ip], #-196	; 0xffffff3c	
ldmdbcs	r9!, {r5, r9, ip, sp}		
rsbsvc	r6, r3, r0, lsl #18		
strbtvc	r6, [lr], #-2418	; 0xfffff68e	
cmpvs	pc, #40, 30	; 0xa0	
svcpl	0x00282029		
ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}^		
cfldr64vs	mvdx6, [pc], {112}	; 0x70	
strbvc	r6, [fp, #-3951]!	; 0xfffff091	
svcpl	0x005f2870		
stmdacs	r6!, {r0, r1, r5, r6, r8, fp, sp}		
svcpl	0x007c505f		
mrrcmi	12, 5, r7, pc, cr5	; <UNPREDICTABLE>	
mcrrvc	15, 7, r5, lr, cr12		
stmdbcs	r9!, {r0, r1, r2, r3, r4, r6, r9, lr}		
svcvs	0x00656600		
ldmdbcs	r0!, {r1, r2, r5, r6, fp, sp}^		
cmpvc	pc, #32, 30	; 0x80	
strbtvs	r6, [pc], -r6, ror #10		
eoreq	r7, r9, r8, lsr #32		
bpl	17d5534 <__undef_stack+0x16be9d4>		
stmdacs	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
stmdacs	r0!, {r4, r5, r6, r8, fp, sp}		
stmdavc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmnvc	lr, #116, 10	; 0x1d000000	
svcpl	0x006e6f69		
		; <UNDEFINED> instruction: 0x7628205f	
stmdbcs	r4!, {r0, r1, r2, r3, r5, r6, r8, fp, sp, lr}^		
teqvc	r0, #40, 22	; 0xa000	
svcpl	0x00657a69		
svcpl	0x005f2074		
teqvs	r0, #107520	; 0x1a400	
rsbscs	r6, r2, r8, ror #2		
ldrbvc	r5, [pc], #-3882	; 4450 <_HEAP_SIZE+0x2450>	
stccc	0, cr7, [r0, #-436]!	; 0xfffffe4c	
stmdavs	r3!, {r5, fp, sp}^		
bcs	820de0 <__undef_stack+0x70a280>		
eorscs	r7, fp, r9, lsr #32		
rsbscs	r6, r2, r6, ror #30		
ldmdbvs	pc, {r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
eorcc	r3, r0, r0, lsr #26		
svcpl	0x005f203b		
eorscs	r2, ip, r9, rrx		
ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d	
stmdacs	r0!, {r0, r1, r2, r3, r5, r6, r9, sl, sp, lr}		
ldmdbcs	r0!, {r1, r3, r5, fp, sp}^		
blcs	813128 <__undef_stack+0x6fc5c8>		
ldmdbvs	pc, {r0, r1, r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x002a2029		
rsbvc	r7, sp, pc, asr r4		
fstmdbxcc	r0!, {d2-d22}	;@ Deprecated	
eorscs	r3, fp, r0, lsr #32		
eoreq	r2, r9, sp, ror r9		
subpl	r5, r1, #88	; 0x58	
cmppl	r1, #6225920	; 0x5f0000	
cmppl	r0, #80, 18	; 0x140000	
mrrcmi	0, 5, r3, pc, cr15	; <UNPREDICTABLE>	
cmpmi	r5, r9, asr #28		
cmpmi	r2, r2, asr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
stmdapl	r0!, {r2, r6, r9, ip, lr}		
cmppl	pc, r0, asr r3	; <UNPREDICTABLE>	
svcpl	0x00495053		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
subsmi	r5, pc, #268435460	; 0x10000004	
cmpmi	r5, r1, asr #6		
subseq	r4, r2, r4, asr #8		
ldmdbvs	pc, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r7, [r1], -lr, ror #8		
ldrbvs	r7, [pc], #-1119	; 44e0 <_HEAP_SIZE+0x24e0>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
teqcc	r0, r5, ror #8		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
strbmi	r4, [r8, #-833]	; 0xfffffcbf	
bpl	1259278 <__undef_stack+0x1142718>		
ldrbmi	r5, [r3, #-3909]	; 0xfffff0bb	
eorvc	r2, r2, ip, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3122]!	; 0xfffff3ce	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #32		
mcrmi	15, 2, r5, cr7, cr15, {2}		
stmdbmi	ip, {r0, r2, r4, r6, r8, r9, lr}^		
cfldr64mi	mvdx4, [pc, #-300]	; 43fc <_HEAP_SIZE+0x23fc>	
svcpl	0x00485441		
cfstr64mi	mvdx5, [r9], {66}	; 0x42	
svcpl	0x004e4954		
svcmi	0x004c4552		
eoreq	r5, r0, r0, asr r3		
svcpl	0x00535058		
subcc	r4, lr, r3, asr #2		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r1, r2, r4, r5, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
subpl	r5, r5, #95	; 0x5f	
svcmi	0x004d5f46		
svcmi	0x0054494e		
svcmi	0x00435f52		
subscs	r4, r4, r5, asr lr		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdbcc	r3!, {r5, sp}^		
cmncc	r3, ip, lsr #32		
eorcc	r2, r0, #13056	; 0x3300	
subspl	r0, r8, r2, lsr #32		
cmpmi	pc, r1, asr #4		
cmppl	pc, r8, asr r9	; <UNPREDICTABLE>	
svcpl	0x00444155		
svcpl	0x00495053		
strbpl	r5, [lr, #-3888]	; 0xfffff0d0	
subspl	r5, r4, #308	; 0x134	
ldrbmi	r4, [r3], -r1, asr #28		
subsmi	r5, pc, #1342177284	; 0x50000004	
subscs	r5, r3, r9, asr #8		
svcpl	0x005f0038		
svcpl	0x004d5241		
cdpmi	5, 4, cr4, cr15, cr14, {2}		
svcpl	0x00003120		
strbvs	r6, [r5, #-3679]!	; 0xfffff1a1	
svcpl	0x005f5f64		
ldfvse	f6, [pc], {118}	; 0x76	
rsbscs	r7, r4, r9, ror #6		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00524353		
subcs	r4, r3, r9, asr #30		
stfccs	f3, [r0], #-160	; 0xffffff60	
ldmdbcs	r0!, {r2, r3, r4, r5, sp}		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8, #-3922]	; 0xfffff0ae	
subpl	r4, r3, sp, asr #2		
svcpl	0x00305f53		
strbpl	r4, [r5], #-3653	; 0xfffff1bb	
movtmi	r5, #50015	; 0xc35f	
eorscc	r5, r1, r2, asr pc		
rsbvc	r4, r2, r0, lsr sp		
stmdbmi	r4, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
stmdacc	r0!, {r1, r2, r4, r6, ip, sp}		
cmpmi	r0, r0, lsl #16		
cmppl	r8, #328	; 0x148	
subpl	r4, pc, r4, asr #18		
svcpl	0x00315f53		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
stmdbmi	r4, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r4, asr #32		
svcmi	0x00545f53		
strbpl	r5, [r2, #-3920]	; 0xfffff0b0	
		; <UNDEFINED> instruction: 0x46435f53	
cmpmi	r2, r7, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
ldmdbcc	r8!, {r3, r4, r5, r6, r9, sl, lr}		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
svcmi	0x00435f53		
subspl	r4, pc, r2, asr r5	; <UNPREDICTABLE>	
strbpl	r5, [r9], #-577	; 0xfffffdbf	
ldmdbmi	pc, {r0, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r2, r3, #68	; 0x44	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldrbmi	r3, [pc], #-1329	; 467c <_HEAP_SIZE+0x267c>	
svcpl	0x00415441		
ldfmie	f4, [r5], {70}	; 0x46	
ldrbpl	r5, [r3], #-3924	; 0xfffff0ac	
cmppl	r5, #1090519040	; 0x41000000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r5, lsr ip		
eorcs	r3, ip, r3, rrx		
svcpl	0x00002230		
movtmi	r4, #21599	; 0x545f	
lfmmi	f3, 2, [pc, #-204]	; 45e4 <_HEAP_SIZE+0x25e4>	
svcpl	0x005f4e49		
stfcse	f3, [r5, #-128]	; 0xffffff80	
		; <UNDEFINED> instruction: 0x46443539	
ldrbpl	r5, [pc, #-3840]	; 37c0 <_HEAP_SIZE+0x17c0>	
		; <UNDEFINED> instruction: 0x465f5151	
svcpl	0x00544942		
eorseq	r2, r8, pc, asr r0		
mcrrmi	15, 5, r5, r6, cr15		
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdapl	r5, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r0, asr pc	; <UNPREDICTABLE>	
eorscc	r2, r1, #40, 26	; 0xa00	
stmdapl	r0, {r0, r2, r4, r5, r8, fp, sp}		
cmpmi	pc, #84, 6	; 0x50000001	
ldrbpl	r5, [r4, #-65]	; 0xffffffbf	
cfldr64mi	mvdx4, [pc, #-328]	; 45a8 <_HEAP_SIZE+0x25a8>	
svcpl	0x0045444f		
ldmdbmi	r4, {r0, r1, r2, r3, r6, ip, lr}^		
eorcc	r4, r0, pc, asr #28		
eorscc	r3, r0, r8, ror r0		
teqcc	r0, r0, lsr r0		
subeq	r5, ip, r0, lsr r5		
blmi	1155c58 <__undef_stack+0x103f0f8>		
strbmi	r4, [lr], #-1375	; 0xfffffaa1	
svcpl	0x00003220		
mcrmi	5, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
ldrtcc	r5, [r6], #-1107	; 0xfffffbad	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
teqcc	r0, pc, asr pc		
		; <UNDEFINED> instruction: 0x36343438	
eorscc	r3, r4, r7, lsr r4		
eorscc	r3, r7, r7, lsr r3		
teqcc	r5, r9, lsr r5		
ldrpl	r3, [r5, #-310]!	; 0xfffffeca	
svcpl	0x00004c4c		
ldrbpl	r4, [r9], #-607	; 0xfffffda1	
subpl	r5, pc, #276	; 0x114	
svcpl	0x00524544		
svcpl	0x005f205f		
strbmi	r5, [r4, #-591]	; 0xfffffdb1	
stmdbmi	ip, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r5, [ip, #-1108]	; 0xfffffbac	
strbmi	r4, [lr], #-1375	; 0xfffffaa1	
svcpl	0x004e4149		
ldrbmi	r0, [pc, #-95]	; 4709 <_HEAP_SIZE+0x2709>	
mrcmi	6, 2, r4, cr5, cr8, {2}		
strbpl	r4, [pc], #-3679	; 4770 <_HEAP_SIZE+0x2770>	
strbpl	r5, [pc, -r8, asr #4]		
stclvs	14, cr6, [r1, #-160]!	; 0xffffff60	
rsbsvc	r2, r0, #25856	; 0x6500	
stmdbcs	pc!, {r0, r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
stclvs	14, cr6, [r1, #-128]!	; 0xffffff80	
rsbsvc	r2, r0, #101	; 0x65	
rsbcs	r7, pc, pc, ror #8		
strbpl	r4, [pc], #-3679	; 4790 <_HEAP_SIZE+0x2790>	
strbpl	r5, [pc, -r8, asr #4]		
ldrbpl	r5, [pc, #-3840]	; 3898 <_HEAP_SIZE+0x1898>	
ldrbcc	r4, [r4], -r9, asr #28		
stmdacs	r3, {r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
teqvs	r0, #1622016	; 0x18c000	
eorcs	r2, r3, r0, lsr #6		
subeq	r4, ip, r5, asr ip		
cmnvs	r3, #380	; 0x17c	
rsbvc	r6, r1, #108, 10	; 0x1b000000	
ldmdacs	r2!, {r0, r2, r5, r6, r9, ip, sp, lr}^		
stmdacs	r0!, {r4, r5, r6, r8, fp, sp}		
stmdbvs	pc!, {r3, r5, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
stmdacs	r8!, {r2, r5, r6, r8, fp, sp}		
mcrcc	9, 1, r2, cr13, cr0, {3}		
cmnvs	ip, pc, asr r6		
strtcs	r7, [r0], -r7, ror #6		
ldmdacs	lr!, {r0, r2, r3, r4, r5, sp}^		
ldrbmi	r5, [r3, #-3935]	; 0xfffff0a1	
svcpl	0x007c5252		
svcmi	0x0045535f		
stmdbcs	r9!, {r1, r2, r6, r8, fp, sp}		
ldrbmi	r5, [pc], -r0, lsl #30		
strbpl	r4, [r3], #-338	; 0xfffffeae	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
subspl	r0, r8, r0, lsr r0		
cmpmi	pc, #268435460	; 0x10000004	
cmpmi	pc, #80, 10	; 0x14000000	
ldrbmi	r5, [r4, #-591]	; 0xfffffdb1	
svcpl	0x00394158		
subpl	r5, r3, r0, lsr pc		
mcrrmi	15, 5, r5, r3, cr5		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x3636205a	
		; <UNDEFINED> instruction: 0x36363636	
eorseq	r3, r7, r6, lsr r8		
mcrrmi	15, 5, r5, r6, cr15		
cmpmi	r2, r4, asr pc		
svcpl	0x00584944		
eorseq	r2, r2, pc, asr r0		
cmppl	r5, #380	; 0x17c	
submi	r5, r6, #260	; 0x104	
svcpl	0x005f5449		
eorseq	r3, r6, r0, lsr #2		
rsbvc	r5, sp, #88, 8	; 0x58000000	
cmnpl	r2, #1124073472	; 0x43000000	
cmnvc	r4, #116, 2		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subpl	r5, r9, r6, asr #30		
cmpmi	r4, pc, asr r3		
svcpl	0x00535554		
svcmi	0x00525245		
teqcc	r5, #82	; 0x52	
svcpl	0x00004c36		
cfstr64vs	mvdx7, [lr], #-408	; 0xfffffe68	
strbtvs	r6, [fp], -pc, ror #6		
stmdacs	r5!, {r0, r3, r5, r6, sl, fp, sp, lr}^		
eorcs	r7, r9, r6, rrx		
strtvs	r2, [r8], -r8, lsr #16		
mcrcc	9, 1, r2, cr13, cr0, {3}		
cmnvs	ip, pc, asr r6		
strtcs	r7, [r0], -r7, ror #6		
cmppl	pc, #32, 30	; 0x80	
ldmdbcs	r2, {r0, r1, r4, r6, sl, ip, lr}^		
eorcc	r3, r0, r0, lsr #30		
svcpl	0x00203a20		
cmnvs	pc, #24320	; 0x5f00	
ldrbvs	r5, [r2, #-3947]!	; 0xfffff095	
cmnvc	r1, #108, 10	; 0x1b000000	
ldrbvs	r5, [r2, #-3941]!	; 0xfffff09b	
cmnvc	r2, #415236096	; 0x18c00000	
stmdacs	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^		
ldmdbcs	r0!, {r3, r5, r9, sl, sp, lr}^		
mrrcvs	14, 2, r3, pc, cr13	; <UNPREDICTABLE>	
stmdbcs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^		
subspl	r0, r8, r9, lsr #32		
subspl	r5, r3, r3, asr pc		
ldmdbmi	pc, {r0, r3, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdacc	r5!, {r2, r6, sp}		
cmpvs	pc, #0, 24		
rsbvc	r7, r5, #-738197503	; 0xd4000001	
stmdbcc	r0!, {r0, r3, r5, r6, sl, sp, lr}		
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x004c4244		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
mrccs	0, 1, r2, cr2, cr15, {2}		
ldrtcc	r3, [r0], #-562	; 0xfffffdce	
ldrtcc	r3, [r0], #-1588	; 0xfffff9cc	
eorscc	r3, r5, r9, lsr r2		
teqcc	r3, r3, lsr r1		
ldrtcc	r2, [r1], -r5, ror #26		
subspl	r0, r8, ip, asr #32		
cmpmi	r0, r3, asr pc		
subpl	r5, pc, #82	; 0x52	
subsmi	r3, pc, #84	; 0x54	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, #48, 16	; 0x300000	
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r4		
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
strbpl	r4, [r1, #-1631]	; 0xfffff9a1	
ldmdbmi	pc, {r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
subcc	r4, r1, r4, asr #26		
svcmi	0x0042415f		
ldmdbmi	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0044		
		; <UNDEFINED> instruction: 0x465f5153	
svcpl	0x00544942		
teqcc	r3, pc, asr r0		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
		; <UNDEFINED> instruction: 0x4649465f	
svcmi	0x004e5f4f		
svcmi	0x004f525f		
teqcc	r1, sp, asr #32		
movtvc	r0, #36940	; 0x904c	
strbtvs	r6, [r1], #-1362	; 0xfffffaae	
svcpl	0x005f0079		
svcpl	0x00415355		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
teqcc	r0, pc, asr pc		
svcpl	0x005f0036		
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
subpl	r5, r5, sp, asr #30		
svcmi	0x004c4953		
subscs	r5, pc, lr, asr #30		
eorspl	r7, r1, r0, lsr r8		
blmi	d50e68 <__undef_stack+0xc3a308>		
cmpmi	r6, r0, lsl #30		
movtpl	r4, #40031	; 0x9c5f	
eoreq	r5, r0, r4, asr pc		
mcrmi	15, 2, r5, cr9, cr15, {2}		
svcpl	0x00323354		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
stcvs	15, cr5, [r0], #-380	; 0xfffffe84	
rsbcs	r6, r7, pc, ror #28		
rsbseq	r6, r4, r9, ror #28		
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
ldmdacc	r2!, {r0, r1, r6, r8, ip, sp}		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
subspl	r4, r8, pc, asr r5		
qsaxcc	r5, r0, pc	; <UNPREDICTABLE>	
eorseq	r3, r5, r1, lsr r4		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
subspl	r4, r0, #24903680	; 0x17c0000	
cmncc	r2, r1, lsr r0		
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
cmpmi	sp, sp, asr #30		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x46375830	
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
ldclcs	6, cr4, [r0, #-280]	; 0xfffffee8	
blmi	1310ef0 <__undef_stack+0x11fa390>		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r8, r7, lsr pc		
subscc	r4, pc, r4, asr #6		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
ldmdbpl	r3, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
mcrmi	13, 2, r4, cr15, cr3, {2}		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
subspl	r4, r0, #24903680	; 0x17c0000	
cmncc	r2, #51	; 0x33	
cmpmi	r0, r0, lsl #16		
cmppl	r8, r2, asr pc		
subpl	r5, r9, r3, asr r0		
svcpl	0x00305f53		
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
strbmi	r4, [pc], #-3423	; 4a70 <_HEAP_SIZE+0x2a70>	
eorseq	r2, r0, r5, asr #32		
subpl	r5, r1, #88	; 0x58	
ldrbmi	r5, [r3], #-2143	; 0xfffff7a1	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r1, r5, asr #32		
eorscc	r3, r0, r0, lsr r0		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
ldrbpl	r5, [r4], #-3895	; 0xfffff0c9	
svcpl	0x00315f43		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r1, r4, asr #32		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
		; <UNDEFINED> instruction: 0x465f5453	
ldrbpl	r4, [r4, #-325]	; 0xfffffebb	
cmpcc	pc, r2, asr r5	; <UNPREDICTABLE>	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #4		
svcpl	0x00002231		
movtmi	r4, #21599	; 0x545f	
cmppl	pc, #805306371	; 0x30000003	
svcmi	0x004e4255		
mcrrmi	13, 5, r4, r1, cr2		
mcrmi	13, 2, r4, cr9, cr15, {2}		
eorcc	r5, r0, pc, asr pc		
eorscc	r3, r0, lr, lsr #32		
ldrmi	r3, [r1, #-48]!	; 0xffffffd0	
ldrtmi	r3, [r5], #-2349	; 0xfffff6d3	
svcpl	0x005f0046		
ldrbcc	r4, [r4], -r9, asr #28		
cmpmi	sp, r4, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
teqcc	r2, #-1879048189	; 0x90000003	
eorscc	r3, r2, r3, lsr r7		
ldrcc	r3, [r8, #-1587]!	; 0xfffff9cd	
ldrcc	r3, [r7, #-1844]!	; 0xfffff8cc	
ldcmi	0, cr3, [r7], #-224	; 0xffffff20	
subspl	r0, r8, #76	; 0x4c	
ldrbmi	r4, [pc, -r5, asr #14]		
teqcc	r1, r0, asr r2		
teqcc	r1, r0, lsr #4		
cmpmi	sp, r0, lsl #30		
ldmdbpl	r4, {r0, r1, r6, fp, lr}^		
svcpl	0x00534550		
eoreq	r5, r0, r8, asr #30		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
subsmi	r5, r3, #398458880	; 0x17c00000	
ldrbmi	r3, [pc], #-95	; 4b5c <_HEAP_SIZE+0x2b5c>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00474552		
ldrbpl	r4, [r2], #-3907	; 0xfffff0bd	
stmdbcc	r1, {r0, r2, r6, fp, ip, lr}^		
eoreq	r4, r0, pc, asr r8		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x46564d5f	
ldrbmi	r3, [pc, #-82]	; 4b32 <_HEAP_SIZE+0x2b32>	
svcpl	0x00434558		
subpl	r5, r1, r4, asr r2		
strbpl	r4, [r9], #-607	; 0xfffffda1	
eorscc	r2, r1, #32, 16	; 0x200000	
svcpl	0x005f0029		
blvs	18e094c <__undef_stack+0x17c9dec>		
sfmvs	f7, 2, [r5], #-380	; 0xfffffe84	
ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b	
cmnvs	pc, #40, 24	; 0x2800	
stmdacs	r0!, {r0, r1, r3, r5, r6, r8, fp, sp}		
movtpl	r4, #4959	; 0x135f	
svcmi	0x00565f54		
eorcc	r4, r0, r9, asr #8		
subspl	r0, r8, r9, lsr #32		
stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4	
svcpl	0x00304341		
svcpl	0x004e4f4e		
svcpl	0x00434553		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
ldrtcc	r3, [r0], #-56	; 0xffffffc8	
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00545358		
strbmi	r5, [r9], -r9, asr #32		
svcpl	0x0050495f		
svcpl	0x004b4341		
svcmi	0x00525245		
teqcc	r5, #82	; 0x52	
stmdapl	r0, {r0, r1, r2, r4, r5, sl, fp, lr}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
ldrbpl	r5, [r4], #-3923	; 0xfffff0ad	
subscc	r3, pc, r3, asr #32		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
svcpl	0x00535058		
cmpmi	r7, r6, asr #32		
mcrmi	15, 2, r5, cr9, cr3, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r4, r0, lsr #12		
subpl	r5, r1, #88	; 0x58	
svcmi	0x004c475f		
svcpl	0x004c4142		
svcpl	0x00524d54		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00305f43		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	r2, r9, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction: 0x46384678	
eorscc	r3, r0, r0, lsr r0		
mcrrmi	0, 3, r0, r3, cr0		
svcpl	0x004b434f		
svcmi	0x004c4c41		
subcs	r4, r4, r7, asr r5		
strbmi	r0, [r6], #-49	; 0xffffffcf	
subpl	r4, ip, #2080374785	; 0x7c000001	
eorvc	r6, ip, r8, lsr #28		
stmdacs	r8!, {r0, r3, r5, sp}		
mcrcc	9, 1, r2, cr13, cr0, {3}		
svcpl	0x00736466		
cmnvc	r4, #1605632	; 0x188000	
stmdbcs	lr!, {r0, r1, r3, r4, r6, fp, sp}^		
strbmi	r4, [r6], #-3631	; 0xfffff1d1	
cmppl	r4, #1081344	; 0x108000	
stccc	0, cr2, [r6, #-372]!	; 0xfffffe8c	
teqcc	r8, r0, lsr #28		
ldccc	0, cr2, [ip], #-304	; 0xfffffed0	
cdpvs	8, 2, cr2, cr8, cr0, {1}		
eorcs	r2, r5, r9, lsr #32		
submi	r4, r4, #81788928	; 0x4e00000	
ldmdbcs	r3, {r0, r3, r6, sl, ip, lr}^		
stmdbmi	r0, {r0, r3, r5, r8, fp, sp}		
cmnvs	r4, r3, ror r3		
strbtvs	r7, [r5], #-1138	; 0xfffffb8e	
cmnmi	r2, #84, 26	; 0x1500	
eorseq	r7, r0, r4, ror r2		
ldrbvc	r7, [r3], #-841	; 0xfffffcb7	
ldrbvs	r7, [r4, #-609]!	; 0xfffffd9f	
rsbvc	r5, sp, #100, 8	; 0x64000000	
cmncc	r2, r3, asr #8		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
mrcmi	2, 2, r5, cr15, cr3, {2}		
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldmdacc	r8!, {r5, ip, sp}^		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
svcpl	0x004c4156		
submi	r5, ip, #1426063360	; 0x55000000	
cmpmi	r6, pc, asr sp		
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, lr}^		
eorvc	r2, r2, r4, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #16		
ldccs	3, cr6, [r7], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #6		
ldrbmi	r5, [r5], #-3935	; 0xfffff0a1	
submi	r5, r6, #324	; 0x144	
svcpl	0x005f5449		
eorseq	r3, r4, r0, lsr #12		
mcrvs	15, 3, r5, cr9, cr15, {2}		
smcvs	26100	; 0x65f4	
svcpl	0x00387473		
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
eorseq	r2, r1, r4, rrx		
svcpl	0x00535058		
subcc	r5, r3, r4, asr r4		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r1, lsr r0		
rsbvc	r6, r4, #0, 24		
strbtvs	r2, [r1], #-2146	; 0xfffff79e	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
cmnvc	lr, #515899392	; 0x1ec00000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
stmdavs	r3!, {r2, r5, r6, sp}^		
eorvc	r7, r0, #268435462	; 0x10000006	
blcc	1b1d380 <__undef_stack+0x1a06820>		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
ldrbvc	r5, [pc], -r0, lsr #30		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
svcpl	0x00656c69		
eorcs	r2, r0, #6225920	; 0x5f0000	
rsbsvs	r6, r2, #108, 8	; 0x6c000000	
cfldr32cs	mvfx2, [r0], #-36	; 0xffffffdc	
cfldr32pl	mvfx2, [r1, #-364]!	; 0xfffffe94	
eorscs	r2, sl, r2, lsr #32		
rsbscs	r3, r2, #2176	; 0x880	
ldrbtvc	r2, [r2], -r0, lsr #16		
eorcs	r6, r9, r1, ror #24		
eorvc	r2, r2, #58	; 0x3a	
teqvs	r8, r2, lsr #32		
eorcs	r7, r9, r4, ror #4		
eorvc	r3, r0, #41984	; 0xa400	
blcc	1b1d3c8 <__undef_stack+0x1a06868>		
eoreq	r7, r9, r0, lsr #26		
subpl	r5, r1, #88	; 0x58	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00544457		
stmdbmi	r8, {r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction: 0x46384678	
		; <UNDEFINED> instruction: 0x46363030	
subspl	r0, r8, r6, asr #32		
subspl	r5, pc, r1, asr #4		
cmppl	pc, #21757952	; 0x14c0000	
svcpl	0x00305f44		
svcmi	0x00494453		
blmi	1315ba8 <__undef_stack+0x11ff048>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	121cb78 <__undef_stack+0x1106018>		
eorscc	r3, r0, r0, lsr #10		
eorscc	r3, r0, r0, lsr r0		
svcpl	0x005f0030		
blvs	185e420 <__undef_stack+0x17478c0>		
		; <UNDEFINED> instruction: 0x6665725f	
cdpvs	2, 6, cr7, cr5, cr5, {3}		
teqvc	r8, #415236096	; 0x18c00000	
teqvs	ip, r9, ror sp		
cmnvc	r1, #108, 18	; 0x1b0000	
svcpl	0x005f2029		
svcpl	0x006d7361		
mcrcs	8, 1, r2, cr2, cr15, {2}		
blvs	185e444 <__undef_stack+0x17478e4>		
teqcs	r0, #32, 4		
cmnvs	r9, r1, ror #24		
eorscs	r2, fp, r3, ror r9		
cmnvc	r1, #380	; 0x17c	
ldmdacs	pc, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cmnvc	r5, r2, lsr #28		
eorcs	r2, r2, r5, ror r0		
stmdbvs	ip!, {r0, r1, r5, r8, sp, lr}^		
eorcs	r7, r0, #-2080374783	; 0x84000001	
eorcs	r2, r2, ip, lsr #32		
ldclvs	3, cr7, [r9, #-140]!	; 0xffffff74	
subspl	r0, r8, r9, lsr #32		
stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4	
ldmdbmi	pc, {r0, r6, r9, sl, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r2, [r7], #-68	; 0xffffffbc	
cmnvs	r3, r0, lsl #18		
stmdbvs	r9!, {r0, r1, r4, r5, r6, r8, r9, sp, lr}^		
cmpvs	pc, #40, 30	; 0xa0	
stmdacs	r8!, {r0, r3, r5, sp}		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
svcpl	0x005f2829		
ldccc	9, cr2, [ip, #-396]!	; 0xfffffe74	
		; <UNDEFINED> instruction: 0x37373130	
svcpl	0x005f0029		
strbtvc	r6, [lr], #-2399	; 0xfffff6a1	
ldrbvc	r3, [pc], #-1078	; 4ed8 <_HEAP_SIZE+0x2ed8>	
		; <UNDEFINED> instruction: 0x6665645f	
strbtvs	r6, [r5], #-3689	; 0xfffff197	
stmdapl	r0, {r5, r8, ip, sp}		
svcpl	0x00524150		
svcpl	0x00495053		
ldmdbpl	r4, {r4, r5, r8, r9, sl, fp, ip, lr}^		
svcmi	0x005f4550		
stmdapl	r1, {r1, r2, r6, r8, r9, sl, fp, ip, lr}^		
ldmdbmi	pc, {r0, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>	
subpl	r5, r5, #1308622848	; 0x4e000000	
strbmi	r4, [r3, #-326]	; 0xfffffeba	
svcpl	0x00003020		
strbvs	r6, [r5, #-3679]!	; 0xfffff1a1	
strbpl	r5, [lr, #-3940]	; 0xfffff09c	
eoreq	r4, r0, ip, asr #24		
mcrmi	15, 2, r5, cr7, cr15, {2}		
stmdbmi	ip, {r0, r2, r4, r6, r8, r9, lr}^		
subsmi	r4, pc, #314572800	; 0x12c00000	
strbpl	r4, [ip], #-2389	; 0xfffff6ab	
cdpmi	14, 5, cr4, cr15, cr9, {2}		
svcpl	0x00545845		
subcs	r5, r7, r1, asr #4		
ldrbvc	r0, [pc], #-49	; 4f34 <_HEAP_SIZE+0x2f34>	
rsbsvc	r7, r0, pc, ror #10		
svcpl	0x00287265		
eorcs	r6, r9, pc, asr r3		
cdpvs	8, 7, cr2, cr5, cr8, {1}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
teqvs	r0, #1694498816	; 0x65000000	
ldmdbcs	r2!, {r3, r5, r6, r8, sp, lr}^		
cmpvs	pc, #40, 30	; 0xa0	
eorcs	r2, sp, r9, lsr #32		
eorcs	r6, r7, r7, lsr #2		
teqmi	r7, fp, lsr #32		
stmdapl	r0, {r0, r1, r2, r5, r8, fp, sp}		
svcpl	0x00474552		
subspl	r5, r3, #67	; 0x43	
cmppl	r2, pc, asr r9		
strbmi	r4, [pc], #-3423	; 4f74 <_HEAP_SIZE+0x2f74>	
ldmdavc	r0!, {r0, r2, r6, sp}		
stmdapl	r0, {r0, r4, r5, r9, ip, sp}		
		; <UNDEFINED> instruction: 0x465f5453	
ldmdami	r3, {r2, r3, r6, r8, lr}^		
strbmi	r4, [r4], #-351	; 0xfffffea1	
cmppl	r3, #343932928	; 0x14800000	
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
ldcmi	3, cr3, [r5], #-196	; 0xffffff3c	
cmppl	r0, #0, 16		
subsmi	r5, r3, #398458880	; 0x17c00000	
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
eorscc	r3, r0, r0, lsr r2		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
strbpl	r5, [r4], #-3916	; 0xfffff0b4	
lfmmi	f4, 2, [pc, #-304]	; 4e9c <_HEAP_SIZE+0x2e9c>	
eorcs	r4, r0, #-2147483627	; 0x80000015	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
strbtcc	r2, [r3], -r0, lsr #32		
eorscs	r2, r1, #44	; 0x2c	
ldrbmi	r5, [pc, -r0, lsl #30]		
cmpmi	pc, r3, asr #6		
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, lr}^		
stmdami	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
eorscc	r5, r3, #268435460	; 0x10000004	
cfldrdmi	mvd5, [pc], {95}	; 0x5f	
svcpl	0x004b434f		
strbmi	r5, [r5, #-582]	; 0xfffffdba	
svcpl	0x00003220		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
ldrbpl	r3, [pc], #-1585	; 5014 <_HEAP_SIZE+0x3014>	
svcpl	0x00455059		
ldmdavs	r3!, {r0, r1, r2, r3, r4, r6, sp}^		
rsbscs	r7, r4, pc, ror #4		
rsbseq	r6, r4, r9, ror #28		
svcpl	0x00545358		
subcc	r5, r2, #79	; 0x4f	
svcpl	0x00424c50		
stfmie	f4, [r9], {70}	; 0x46	
mcrrmi	3, 5, r5, r5, cr15		
movtpl	r5, #21574	; 0x5446	
teqcc	r1, #84	; 0x54	
subeq	r3, ip, r2, lsr r6		
eorcc	r4, r0, pc, asr r3		
svcpl	0x00003034		
strbtvc	r6, [lr], #-2399	; 0xfffff6a1	
cmnvc	r1, #99614720	; 0x5f00000	
svcpl	0x00363174		
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
eorseq	r2, r1, r4, rrx		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
subspl	r5, pc, #1308622848	; 0x4e000000	
strbcc	r4, [r4], #-3649	; 0xfffff1bf	
ldrbmi	r5, [r3, #-3896]	; 0xfffff0c8	
eorvc	r4, r8, r5, asr #8		
eorcs	r7, r9, r4, ror r2		
ldrbtvc	r2, [r0], #-2088	; 0xfffff7d8	
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction: 0x77656e5f	
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}		
ldrbvs	r5, [r3, #-3886]!	; 0xfffff0d2	
eoreq	r6, r9, r5, ror #8		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
ldrbmi	r5, [pc, #-596]	; 4e58 <_HEAP_SIZE+0x2e58>	
stfmie	f4, [r2], {78}	; 0x4e	
ldrbmi	r5, [r3, #-3909]	; 0xfffff0bb	
eorvc	r2, r2, r4, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #18		
ldfcss	f3, [r4], #-396	; 0xfffffe74	
eoreq	r3, r2, r0, lsr #2		
subpl	r5, r6, #380	; 0x17c	
svcpl	0x00544341		
svcpl	0x004e494d		
stccs	0, cr2, [r8, #-380]!	; 0xfffffe84	
eorspl	r2, r5, #48, 28	; 0x300	
strcc	r3, [lr, #-45]!	; 0xffffffd3	
svcpl	0x00002952		
		; <UNDEFINED> instruction: 0x464c555f	
strbpl	r4, [r3], #-338	; 0xfffffeae	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x00003233		
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
blmi	1258214 <__undef_stack+0x11416b4>		
strbpl	r5, [r2, #-3909]	; 0xfffff0bb	
ldmdbmi	r4, {r0, r3, r6, sl, fp, lr}^		
strbmi	r5, [sp, #-3918]	; 0xfffff0b2	
ldmdbpl	r0, {r0, r2, r3, r6, r8, r9, lr}^		
svcpl	0x00003120		
mcrvs	15, 3, r5, cr9, cr15, {2}		
ldmdbvs	r3!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldrbvc	r6, [pc], #-1402	; 5128 <_HEAP_SIZE+0x3128>	
eoreq	r6, r0, pc, asr r8		
ldmdbvc	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
strbvs	r5, [r4, #-3949]!	; 0xfffff093	
ldfvse	f6, [r5], #-408	; 0xfffffe68	
ldmdbvc	r3!, {r2, r4, r5, r6, fp, sp}^		
stclvs	12, cr2, [r9, #-436]!	; 0xfffffe4c	
		; <UNDEFINED> instruction: 0x762c6c70	
strbtvs	r7, [r9], #-613	; 0xfffffd9b	
svcpl	0x005f2029		
svcpl	0x006d7361		
mcrcs	8, 1, r2, cr2, cr15, {2}		
		; <UNDEFINED> instruction: 0x766d7973	
eorcs	r7, r0, #1342177286	; 0x50000006	
stclvs	3, cr2, [r9, #-128]!	; 0xffffff80	
eorcs	r6, r0, #112, 24	; 0x7000	
eorcs	r2, r2, ip, lsr #32		
ldclvs	3, cr7, [r9, #-140]!	; 0xffffff74	
submi	r2, r0, r0, lsr #4		
strtvc	r2, [r3], -r2, lsr #32		
strbtvs	r7, [r9], #-613	; 0xfffffd9b	
ldrbpl	r0, [r8], #-41	; 0xffffffd7	
ldmdbmi	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x0052454d		
cdpmi	15, 5, cr4, cr5, cr3, {2}		
svcpl	0x00524554		
movtpl	r4, #26191	; 0x664f	
teqcc	r0, r5, asr #8		
subspl	r0, r8, r6, lsr r0		
ldrbpl	r5, [r4], #-3923	; 0xfffff0ad	
subscc	r3, pc, #-1073741808	; 0xc0000010	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r0, r1, r2, r4, r5, r8, ip, sp}		
ldrbmi	r5, [pc, #-1107]	; 4d5d <_HEAP_SIZE+0x2d5d>	
svcpl	0x0043414d		
svcmi	0x004d454d		
cmppl	pc, #1343488	; 0x148000	
svcpl	0x00455a49		
svcmi	0x00525245		
eorscc	r2, r1, r2, asr r0		
subeq	r3, ip, r0, lsr r1		
movtmi	r5, #32607	; 0x7f5f	
strbpl	r5, [r1], #-3907	; 0xfffff0bd	
movtmi	r4, #40271	; 0x9d4f	
mcrmi	12, 2, r4, cr15, cr15, {2}		
svcmi	0x004c5f47		
ldrbmi	r4, [pc], -r3, asr #22		
subcs	r4, r5, r2, asr r5		
cmppl	r8, #50	; 0x32	
cmpmi	lr, r4, asr pc		
subspl	r4, pc, #1308622848	; 0x4e000000	
stmdbpl	r4, {r0, r2, r6, r8, lr}^		
ldrtcc	r3, [r4], #-288	; 0xfffffee0	
svcpl	0x00004c32		
strbtvc	r6, [lr], #-2399	; 0xfffff6a1	
cmnvc	r1, #99614720	; 0x5f00000	
svcpl	0x00323374		
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
eorseq	r2, r1, r4, rrx		
ldrbmi	r5, [r2], #-1104	; 0xfffffbb0	
svcpl	0x00464649		
subscs	r4, r8, sp, asr #2		
ldrbpl	r5, [r0], #-3935	; 0xfffff0a1	
		; <UNDEFINED> instruction: 0x46494452	
cmpmi	sp, r6, asr #30		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
stmdapl	r7, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldmdbpl	r4, {r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
mcrmi	5, 2, r4, cr9, cr0, {2}		
ldrbmi	r4, [pc, #-3910]	; 42fe <_HEAP_SIZE+0x22fe>	
cfstr64mi	mvdx5, [r1], {81}	; 0x51	
svcpl	0x00595449		
stmdbmi	ip, {r0, r3, r6, r9, sl, fp, lr}^		
eorcc	r4, r0, lr, asr #10		
svcpl	0x005f5f00		
svcpl	0x00746e69		
cmnvc	r1, #108, 10	; 0x1b000000	
svcpl	0x00323374		
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
eorseq	r2, r1, r4, rrx		
subpl	r5, r1, #88	; 0x58	
stclmi	8, cr5, [r5, #-380]	; 0xfffffe84	
cmppl	r0, #67108865	; 0x4000001	
ldclmi	14, cr4, [r5, #-380]	; 0xfffffe84	
movtpl	r4, #59743	; 0xe95f	
movtmi	r4, #57684	; 0xe154	
teqcc	r0, r5, asr #6		
ldrbpl	r5, [pc, #-3840]	; 4390 <_HEAP_SIZE+0x2390>	
ldrbmi	r5, [pc], -r8, asr #2		
svcpl	0x00544942		
		; <UNDEFINED> instruction: 0x3631205f	
cmppl	r0, #0, 16		
stmdbmi	r4, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
ldmdbmi	pc, {r0, r1, r2, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbcc	r7!, {r2, r6, sp}		
strbpl	r4, [lr], #-2304	; 0xfffff700	
svcpl	0x0058414d		
subcs	r4, lr, sp, asr #18		
cdpmi	13, 4, cr2, cr9, cr8, {1}		
stmdapl	r1, {r2, r4, r6, r8, sl, fp, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
teqcc	r0, r0, lsr #26		
svcpl	0x005f0029		
blvs	18e1084 <__undef_stack+0x17ca524>		
stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, sp, lr}^		
svcvs	0x006c2874		
eorcs	r6, r9, r3, ror #22		
cmpmi	r3, r8, lsr #30		
		; <UNDEFINED> instruction: 0x565f5453	
subcs	r4, r4, pc, asr #18		
stmdapl	r0, {r4, r5, r8, fp, sp}		
svcpl	0x00524150		
subsmi	r5, r3, #88, 10	; 0x16000000	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r2, lsr r0		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldrbpl	r3, [pc, #-1329]	; 4deb <_HEAP_SIZE+0x2deb>	
svcpl	0x00524553		
submi	r4, r1, #1104	; 0x450	
eorcs	r4, r0, #76, 10	; 0x13000000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r9], #-128	; 0xffffff80	
ldrtcc	r6, [r1], #-800	; 0xfffffce0	
eorscs	r2, r0, #44	; 0x2c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
		; <UNDEFINED> instruction: 0x565f3531	
svcmi	0x00545f41		
svcpl	0x0041505f		
subspl	r5, r2, #281018368	; 0x10c00000	
svcpl	0x00544e45		
eorvc	r2, r2, r2, lsr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #14		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #4		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r2, pc, asr r3		
rsbvc	r2, r3, #48	; 0x30	
svcpl	0x00003031		
stclvs	3, cr6, [pc, #-380]!	; 5210 <_HEAP_SIZE+0x3210>	
strbvs	r6, [ip, #-2416]!	; 0xfffff690	
strbvs	r5, [sp, #-3954]!	; 0xfffff08e	
rsbvc	r6, r1, #-805306362	; 0xd0000006	
svcpl	0x00202928		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
ldrbvc	r5, [pc], -r0, lsr #30		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
stmdacs	r5!, {r0, r3, r5, r6, sl, fp, sp, lr}^		
eorcs	r2, r2, r2, lsr #32		
eorscs	r2, sl, sl, lsr r0		
stcvs	0, cr2, [r2, #-232]!	; 0xffffff18	
rsbvc	r6, pc, #6464	; 0x1940	
eoreq	r2, r9, r9, ror r2		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #2080374785	; 0x7c000001	
ldmdbpl	r3, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cfstrdmi	mvd5, [r5, #-332]	; 0xfffffeb4	
strbmi	r4, [pc], #-3423	; 53d4 <_HEAP_SIZE+0x33d4>	
ldmdavc	r0!, {r0, r2, r6, sp}		
stmdapl	r0, {r0, r4, r5, r9, sl, lr}		
svcpl	0x00524150		
svcpl	0x00495841		
strbmi	r5, [r1], #-1361	; 0xfffffaaf	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
cmppl	pc, #95	; 0x5f	
ldclmi	9, cr4, [pc, #-320]	; 52b4 <_HEAP_SIZE+0x32b4>	
subcs	r4, r5, pc, asr #8		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r2, r5, asr r3		
svcpl	0x00305f53		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subspl	r2, r8, r4, asr #32		
subspl	r5, pc, r1, asr #4		
ldrbpl	r3, [pc, #-1875]	; 4cc9 <_HEAP_SIZE+0x2cc9>	
subscc	r4, pc, r3, asr r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
stmdapl	r0, {r0, r3, r6, sl, lr}		
ldrbmi	r5, [pc], #-1107	; 5430 <_HEAP_SIZE+0x3430>	
cmppl	pc, #1073741843	; 0x40000013	
stmdbmi	ip, {r0, r1, r2, r6, r8, r9, sl, fp, ip, lr}^		
ldrbmi	r5, [pc, #-1107]	; 4fe9 <_HEAP_SIZE+0x2fe9>	
ldmdbpl	r4, {r0, r2, r3, r6, ip, lr}^		
teqcc	r1, #32, 10	; 0x8000000	
subspl	r0, r8, ip, asr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
		; <UNDEFINED> instruction: 0x46464631	
cmpmi	r0, r0, lsl #16		
cmpmi	r3, #328	; 0x148	
cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac	
ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
svcpl	0x00554353		
svcpl	0x00524d54		
svcpl	0x00544e49		
svcpl	0x00004449		
stmdami	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
lfmmi	f5, 2, [pc, #-260]	; 5394 <_HEAP_SIZE+0x3394>	
svcpl	0x005f4e49		
subseq	r3, r5, r0, lsr #32		
subpl	r5, r1, #88	; 0x58	
stclmi	8, cr5, [r4, #-380]	; 0xfffffe84	
svcpl	0x00535041		
strbmi	r5, [r4, #-3889]	; 0xfffff0cf	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
cmpmi	sp, pc, asr r4		
ldrbmi	r5, [pc], #-863	; 54c8 <_HEAP_SIZE+0x34c8>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
movtmi	r4, #22595	; 0x5843	
subpl	r5, sp, fp, asr #30		
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x00002029		
svcpl	0x00535953		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
subcs	r5, r8, r3, asr pc		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8], #-3922	; 0xfffff0ae	
svcpl	0x00474643		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
ldrbmi	r5, [pc], #-848	; 550c <_HEAP_SIZE+0x350c>	
ldmdbmi	pc, {r1, r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0044		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00323354		
svcpl	0x0058414d		
teqcc	r2, pc, asr r0		
ldmdacc	r4!, {r2, r4, r5, r8, r9, sl, ip, sp}		
		; <UNDEFINED> instruction: 0x37343633	
ldmdbmi	r8, {r2, r3, r6}^		
svcmi	0x00495f4c		
eoreq	r4, r0, pc, asr r8		
movtmi	r4, #14175	; 0x375f	
stmdami	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
ldrbpl	r5, [pc], #-577	; 554c <_HEAP_SIZE+0x354c>	
ldrbpl	r0, [pc, -r0, lsr #32]		
subpl	r4, r1, #4390912	; 0x430000	
ldrbmi	r5, [pc], #-1119	; 5558 <_HEAP_SIZE+0x3558>	
cdpmi	6, 4, cr4, cr9, cr5, {2}		
subscs	r4, pc, r5, asr #8		
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x004b434f		
strbpl	r4, [r9], #-3657	; 0xfffff1b7	
cmnvs	ip, r8, lsr #6		
stcvs	3, cr7, [ip], #-460	; 0xfffffe34	
stmdbcs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^		
cmnvs	r4, r0, lsr #6		
rsbcs	r6, r3, r4, ror r9		
rsbscs	r6, r4, r9, ror #28		
blvs	18e1338 <__undef_stack+0x17ca7d8>		
eorcc	r3, r0, r0, lsr #26		
subspl	r0, r8, fp, lsr r0		
ldrbpl	r5, [pc], #-577	; 5594 <_HEAP_SIZE+0x3594>	
strbpl	r5, [r3], #-589	; 0xfffffdb3	
svcpl	0x00305f52		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtcc	r3, [r8], #-32	; 0xffffffe0	
		; <UNDEFINED> instruction: 0x46303832	
subeq	r4, r6, r6, asr #12		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mrrcmi	15, 3, r5, r4, cr5		
svcmi	0x004c5f42		
strbpl	r4, [r4, -r3, asr #22]		
eorvc	r2, r2, lr, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
teqvs	r0, #48, 24	; 0x3000	
eorcs	r3, ip, r1, lsr r0		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #32		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
subscc	r4, r2, pc, asr r3		
rsbscc	r6, r2, r0, lsr #6		
cmpmi	r0, r0, lsl #16		
cmppl	r8, r2, asr pc		
subpl	r5, r9, r3, asr r0		
svcpl	0x00305f53		
movtmi	r4, #64579	; 0xfc43	
bpl	121d330 <__undef_stack+0x11067d0>		
cmpmi	r0, r0, lsr #16		
cmppl	r8, r2, asr pc		
subpl	r5, r9, r3, asr r0		
svcpl	0x00305f53		
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
blmi	1316398 <__undef_stack+0x11ff838>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	121d368 <__undef_stack+0x1106808>		
ldclvs	8, cr5, [r4, #-0]		
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
cmnvc	r1, #6225920	; 0x5f0000	
cdpvs	6, 6, cr7, cr5, cr5, {2}		
cmnvs	r3, #116, 30	; 0x1d0	
ldrbvs	r7, [r2, #-629]!	; 0xfffffd8b	
cmpvs	r2, r4, ror #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
ldclvs	12, cr2, [r4, #-460]	; 0xfffffe34	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
rsbvs	r7, sp, #327155712	; 0x13800000	
eorcs	r7, r9, r5, ror #4		
ldrbpl	r2, [r8], #-2088	; 0xfffff7d8	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldrbvs	r5, [r2, #-3954]	; 0xfffff08e	
ldrbvs	r6, [r2, #-1121]	; 0xfffffb9f	
eormi	r2, r8, #6750208	; 0x670000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
stccs	3, cr7, [r9], #-460	; 0xfffffe34	
ldclvs	8, cr2, [r4, #-128]	; 0xffffff80	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
rsbvs	r7, sp, #327155712	; 0x13800000	
sfmcs	f7, 4, [r9], #-404	; 0xfffffe6c	
cmpmi	r4, #32, 16	; 0x200000	
movtpl	r5, #13407	; 0x345f	
		; <UNDEFINED> instruction: 0x464f5f52	
strbpl	r5, [r5], #-838	; 0xfffffcba	
eorcs	r2, r6, r9, lsr #32		
svcpl	0x00435458		
svcpl	0x00525343		
svcpl	0x00544e49		
strbpl	r4, [r3, #-847]	; 0xfffffcb1	
svcpl	0x00444552		
blmi	14d5be8 <__undef_stack+0x13bf088>		
ldccc	0, cr2, [sp, #-164]!	; 0xffffff5c	
cmpmi	r4, #32, 16	; 0x200000	
subspl	r4, r3, #2080374785	; 0x7c000001	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
movtmi	r4, #16223	; 0x3f5f	
strbmi	r5, [r5], #-597	; 0xfffffdab	
movtpl	r4, #7519	; 0x1d5f	
stmdapl	r0, {r0, r1, r3, r6, r8, fp, sp}		
svcpl	0x00474552		
subpl	r5, r6, #80740352	; 0x4d00000	
ldmdami	r3, {r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x0054524f		
svcpl	0x00434556		
subscs	r4, r4, r2, asr #18		
ldmdbcs	r4!, {r3, r5, r9, ip, sp}		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
strbpl	r5, [r5], #-3895	; 0xfffff0c9	
cdpmi	5, 5, cr4, cr2, cr8, {2}		
cmpcc	pc, r5, asr #8		
blmi	105b484 <__undef_stack+0xf44924>		
cdpmi	15, 4, cr5, cr9, cr5, {2}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
		; <UNDEFINED> instruction: 0x475f5350	
svcpl	0x00314d45		
strbmi	r4, [fp, #-343]	; 0xfffffea9	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
mcrrmi	15, 5, r5, ip, cr15		
movtmi	r5, #4678	; 0x1246	
subpl	r5, r5, r4, asr pc		
svcmi	0x004c4953		
subscs	r5, pc, lr, asr #30		
eorspl	r7, r1, r0, lsr r8		
ldcmi	6, cr3, [r3], #-180	; 0xffffff4c	
svcpl	0x0000524c		
cmpmi	r2, pc, asr r6		
ldrbmi	r5, [pc], -r3, asr #8		
svcpl	0x00544942		
ldrcc	r2, [r1, #-95]!	; 0xffffffa1	
ldrbvs	r6, [r4, -r0, lsl #26]!		
eorvc	r7, r8, #112, 4		
ldmdbcs	r6!, {r1, r2, r3, r5, r6, sl, fp, sp}^		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
ldrbvc	r5, [pc], -r0, lsr #30		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
svcpl	0x00656c69		
eorcs	r2, r0, #6225920	; 0x5f0000	
rsbscs	r6, r6, sp, ror #30		
teqvc	r0, #536870919	; 0x20000007	
mcrvs	2, 3, r7, cr9, cr4, {3}		
stmdbvc	r6!, {r0, r1, r2, r5, r6, r8, fp, sp, lr}^		
stmdbcs	lr!, {r3, r5, r9, ip, sp, lr}^		
eorcs	r2, ip, r0, lsr #4		
stcpl	0, cr3, [r0], #-148	; 0xffffff6c	
bcc	80e150 <__undef_stack+0x6f75f0>		
eorcs	r3, r0, #32, 20	; 0x20000	
stmdacs	r0!, {r1, r4, r5, r6, r9, sp}		
stmdbcs	r0!, {r1, r2, r4, r5, r6, r8, fp, sp}		
ldrbvs	r5, [pc], #-3840	; 57a8 <_HEAP_SIZE+0x37a8>	
rsbcc	r6, r4, #1073741849	; 0x40000019	
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcvs	0x006e5f5f		
ldrbvc	r6, [r4, #-1394]!	; 0xfffffa8e	
svcpl	0x005f6e72		
stmdapl	r0, {r0, r3, r5, r8, fp, sp}		
svcpl	0x00474552		
subpl	r5, r6, #80740352	; 0x4d00000	
ldmdami	r3, {r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x0054524f		
svcpl	0x00434556		
blmi	14d5d18 <__undef_stack+0x13bf1b8>		
ldmdavc	r0!, {r5, fp, sp}		
ldccc	0, cr2, [ip], #-280	; 0xfffffee8	
ldrbmi	r5, [r2, #-2080]	; 0xfffff7e0	
strbpl	r5, [sp], -r7, asr #30		
svcpl	0x00305246		
subpl	r4, pc, #5439488	; 0x530000	
ldrbmi	r5, [r6, #-3924]	; 0xfffff0ac	
stmdbmi	r2, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00002954		
strbvs	r6, [r5, #-3679]!	; 0xfffff1a1	
ldmdbvs	r3!, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldrbvc	r6, [pc], #-1402	; 5814 <_HEAP_SIZE+0x3814>	
cmnvs	r6, r0, lsr #32		
cmnvs	r4, pc, asr r3		
		; <UNDEFINED> instruction: 0x76287472	
eorcs	r6, r9, ip, lsr #24		
strbvc	r5, [r2, #-3935]!	; 0xfffff0a1	
ldmdbvs	r4!, {r0, r3, r5, r6, sl, fp, sp, lr}^		
cmnvs	r6, lr, ror #30		
cmnvs	r4, pc, asr r3		
		; <UNDEFINED> instruction: 0x76287472	
eoreq	r6, r9, ip, lsr #24		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
ldrtcc	r2, [r1], #-52	; 0xffffffcc	
svcpl	0x005f5f00		
cmncc	r4, #1680	; 0x690	
svcpl	0x00745f32		
stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^		
rsbcs	r6, r4, lr, ror #10		
svcpl	0x005f0031		
smcvs	50934	; 0xc6f6	
strbvs	r6, [ip, #-2420]!	; 0xfffff68c	
stclvs	6, cr7, [pc], #-128	; 57ec <_HEAP_SIZE+0x37ec>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
svcpl	0x005f0065		
subpl	r4, r1, #4390912	; 0x430000	
movtpl	r5, #58719	; 0xe55f	
strbmi	r4, [lr, #-1865]	; 0xfffff8b7	
subscs	r5, pc, r4, asr #30		
subspl	r0, r8, #49	; 0x31	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
		; <UNDEFINED> instruction: 0x46524550	
mcrmi	13, 2, r4, cr15, cr15, {2}		
subpl	r5, pc, #1224736768	; 0x49000000	
subspl	r4, r4, #2080374785	; 0x7c000001	
eorvc	r2, r2, ip, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #18		
ldfcss	f3, [r2], #-396	; 0xfffffe74	
eoreq	r3, r2, r0, lsr #32		
ldrbmi	r4, [r3], #-607	; 0xfffffda1	
stmdami	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
ldrbpl	r5, [pc], #-577	; 58c8 <_HEAP_SIZE+0x38c8>	
subspl	r0, r8, pc, asr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00495053		
svcpl	0x004d554e		
ldrbpl	r4, [r3], #-3657	; 0xfffff1b7	
strbmi	r4, [r3, #-3649]	; 0xfffff1bf	
eorseq	r2, r1, r3, asr r0		
movtmi	r5, #32607	; 0x7f5f	
cmpmi	r8, r3, asr #30		
ldrbmi	r4, [pc], #-1366	; 58f0 <_HEAP_SIZE+0x38f0>	
		; <UNDEFINED> instruction: 0x46524157	
		; <UNDEFINED> instruction: 0x46435f32	
movtpl	r5, #8009	; 0x1f49	
eorseq	r2, r1, sp, asr #32		
subpl	r5, r1, #88	; 0x58	
subpl	r5, sp, #1593835520	; 0x5f000000	
svcpl	0x00525443		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
ldmdacc	r2!, {r3, r4, r5, r6, sl, ip, sp}		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
movtmi	r4, #7493	; 0x1d45	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
strbmi	r4, [lr, #-1375]	; 0xfffffaa1	
mrrcmi	15, 5, r5, r3, cr4		
cmpcc	pc, r3, asr #4		
rsbvc	r4, r2, r0, lsr sp		
stmdbmi	r4, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
stmdacc	r0!, {r1, r2, r4, r6, ip, sp}		
strbpl	r4, [lr], #-2304	; 0xfffff700	
ldclmi	6, cr3, [pc, #-196]	; 588c <_HEAP_SIZE+0x388c>	
svcpl	0x00205841		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
ldclmi	6, cr3, [pc, #-196]	; 5898 <_HEAP_SIZE+0x3898>	
svcpl	0x005f5841		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00524353		
subcs	r4, r3, pc, asr #12		
stfccs	f3, [r0], #-160	; 0xffffff60	
ldmdbcs	r2!, {r2, r3, r4, r5, sp}		
ldrbpl	r5, [pc, #-3840]	; 4a7c <_HEAP_SIZE+0x2a7c>	
ldclmi	14, cr4, [r4, #-292]	; 0xfffffedc	
ldclmi	8, cr5, [pc, #-260]	; 5880 <_HEAP_SIZE+0x3880>	
svcpl	0x005f5841		
ldrtcc	r3, [r8], #-288	; 0xfffffee0	
ldrtcc	r3, [r7], #-1588	; 0xfffff9cc	
teqcc	r7, #52	; 0x34	
ldrcc	r3, [r9, #-55]!	; 0xffffffc9	
teqcc	r6, r5, lsr r1		
cfstr64mi	mvdx5, [ip], {53}	; 0x35	
cmppl	pc, #0, 30		
subscs	r5, r4, lr, asr #32		
ldmdacc	r0!, {r4, r5, fp, ip, sp, lr}		
stmdapl	r0, {r4, r5, ip, sp}		
cmpmi	pc, r0, asr r3	; <UNPREDICTABLE>	
svcpl	0x00334946		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorsmi	r3, r0, #56	; 0x38	
eorseq	r3, r0, r0, lsr r0		
strbvs	r5, [lr, #-3935]!	; 0xfffff0a1	
cmpvc	pc, #1694498816	; 0x65000000	
svcpl	0x00657a69		
subspl	r0, r8, r4, ror r0		
ldrbmi	r5, [r0, #-3923]	; 0xfffff0ad	
ldmdami	r0, {r1, r4, r6, r8, fp, lr}^		
sfmmi	f5, 2, [r1], {69}	; 0x45	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r0, lsr r0		
cmpmi	r0, r0, lsl #16		
cmpmi	r8, #328	; 0x148	
cmppl	r0, #1040	; 0x410	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
cmpcc	lr, r3, asr #2		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
mrrcmi	15, 5, r5, r5, cr15	; <UNPREDICTABLE>	
cmpmi	r2, ip, asr #12		
cfldrdmi	mvd5, [pc, #-268]	; 5920 <_HEAP_SIZE+0x3920>	
svcpl	0x005f5841		
ldrbmi	r3, [r8], -r0, lsr #32		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
subpl	r4, r6, r6, asr #12		
ldrpl	r3, [r4, #-1581]!	; 0xfffff9d3	
subseq	r4, r2, ip, asr #24		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
svcpl	0x004c4156		
svcpl	0x00424c54		
eorcs	r5, r0, #603979777	; 0x24000001	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
cmncc	r3, #32		
eorscs	r2, r0, #44	; 0x2c	
cmppl	r0, #0, 16		
stmdbmi	r6, {r0, r1, r2, r3, r4, r6, r8, lr}^		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r3, r0, r0, lsr r8		
cmppl	r8, #48	; 0x30	
subpl	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
subsmi	r4, r2, #-2147483632	; 0x80000010	
strbpl	r4, [pc], #-3679	; 5aa8 <_HEAP_SIZE+0x3aa8>	
cmppl	r5, #2080374785	; 0x7c000001	
strbmi	r4, [lr], #-1360	; 0xfffffab0	
teqcc	r0, r5, asr #8		
eorseq	r3, r7, r1, lsr r7		
svcpl	0x00545358		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
strbpl	r4, [r1, #-607]	; 0xfffffda1	
subpl	r5, r5, #68, 30	; 0x110	
subscs	r4, r2, r2, asr pc		
ldrcc	r3, [r5, #-49]!	; 0xffffffcf	
svcpl	0x005f004c		
ldmdbmi	pc, {r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorseq	r2, r0, pc, asr r0		
svcpl	0x00545358		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
stmdbmi	lr, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subpl	r5, r5, #84, 30	; 0x150	
subscs	r4, r2, r2, asr pc		
teqcc	r5, r1, lsr r0		
svcpl	0x005f004c		
ldrbmi	r4, [pc], -r8, asr #2		
svcpl	0x00544942		
eorseq	r2, r7, pc, asr r0		
ldrbtvc	r5, [r0], #-3935	; 0xfffff0a1	
stclvs	6, cr7, [r1], #-456	; 0xfffffe38	
eoreq	r6, r0, r5, ror r5		
cmpcc	r4, #1168	; 0x490	
stmdbmi	sp, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^		
stccs	0, cr2, [r8, #-312]!	; 0xfffffec8	
mcrmi	15, 2, r5, cr9, cr15, {2}		
svcpl	0x00323354		
svcpl	0x0058414d		
eorcs	r2, sp, pc, asr r0		
svcpl	0x00002931		
movtmi	r5, #5471	; 0x155f	
svcpl	0x004d5543		
svcpl	0x004e494d		
mrccs	0, 1, r2, cr0, cr15, {2}		
subeq	r5, fp, r0, lsr r5		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x00435f35		
svcmi	0x0052544e		
subspl	r5, r2, #76, 30	; 0x130	
strbpl	r4, [r9], #-607	; 0xfffffda1	
rsbscc	r3, r8, r0, lsr #32		
ldrtcc	r3, [r0], #-48	; 0xffffffd0	
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00323354		
subscs	r4, r8, sp, asr #2		
mcrmi	15, 2, r5, cr9, cr15, {2}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
cmpcc	r4, #67108865	; 0x4000001	
cmpmi	sp, r2, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
cmnvc	r1, #116, 30	; 0x1d0	
stmdacs	r9!, {r0, r1, r5, r6, r8, fp, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00282820		
		; <UNDEFINED> instruction: 0x2629635f	
		; <UNDEFINED> instruction: 0x37373130	
svcpl	0x005f0029		
cmpcc	r3, r4, asr #10		
ldclmi	8, cr3, [pc, #-200]	; 5aec <_HEAP_SIZE+0x3aec>	
svcpl	0x005f4e49		
stfcse	f3, [r5, #-128]	; 0xffffff80	
teqcc	r4, #-2147483635	; 0x8000000d	
svcpl	0x00004c44		
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
blmi	1258cd8 <__undef_stack+0x1142178>		
movtpl	r5, #8005	; 0x1f45	
eorseq	r2, r3, sp, asr #32		
svcpl	0x00545358		
svcpl	0x00434949		
svcpl	0x00535542		
ldmdbpl	r3, {r1, r6, r8, sl, ip, lr}^		
ldrcc	r3, [r0, -r0, lsr #2]!		
svcpl	0x005f0037		
blvs	18e19a0 <__undef_stack+0x17cae40>		
svcvs	0x006c635f		
cfstr32vs	mvfx6, [r8], #-460	; 0xfffffe34	
stmdbcs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^		
cmpmi	pc, #32, 16	; 0x200000	
svcpl	0x00545341		
strbmi	r4, [r9], #-3926	; 0xfffff0aa	
eoreq	r3, r9, r0, lsr #32		
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
svcpl	0x00343643		
strbpl	r4, [lr], #-333	; 0xfffffeb3	
smlsldmi	r4, r9, pc, r4	; <UNPREDICTABLE>	
teqcc	r0, pc, asr pc		
cmppl	r8, #54	; 0x36	
stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0	
ldrbmi	r5, [r3, -r1, asr #30]		
movtpl	r4, #40031	; 0x9c5f	
stmdapl	r5, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmppl	r4, #603979777	; 0x24000001	
eorscc	r3, r2, #32, 10	; 0x8000000	
svcpl	0x005f004c		
svcpl	0x00544c46		
svcpl	0x00534148		
strbmi	r5, [r9, #-1361]	; 0xfffffaaf	
cmpmi	lr, r4, asr pc		
subscs	r5, pc, lr, asr #30		
subspl	r0, r8, r1, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r3, r4, asr r4		
svcpl	0x00345f53		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
cmpmi	r4, #1593835520	; 0x5f000000	
svcpl	0x00315f31		
svcpl	0x00544e49		
movwpl	r4, #1097	; 0x449	
strbpl	r4, [pc, #-1108]	; 582c <_HEAP_SIZE+0x382c>	
cmpmi	r2, r4, asr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
movtpl	r5, #21060	; 0x5244	
ldmdavc	r0!, {r0, r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r1, lsr r0		
movtmi	r5, #32512	; 0x7f00	
subspl	r5, r7, #268	; 0x10c	
cmppl	pc, #65	; 0x41	
mcrmi	4, 2, r4, cr9, cr4, {2}		
subcs	r5, r8, r4, asr pc		
cdpmi	5, 4, cr5, cr9, cr0, {0}		
cmpmi	r6, r4, asr pc		
ldrtcc	r5, [r6], #-1107	; 0xfffffbad	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldrbpl	r5, [pc, #-3872]	; 4da0 <_HEAP_SIZE+0x2da0>	
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
cfldrdmi	mvd3, [pc, #-216]	; 5bf4 <_HEAP_SIZE+0x3bf4>	
svcpl	0x005f5841		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
mcrmi	14, 2, r4, cr1, cr15, {2}		
strbmi	r5, [r1], #-3908	; 0xfffff0bc	
movtpl	r5, #21060	; 0x5244	
subpl	r5, r5, #332	; 0x14c	
subscs	r4, r2, r2, asr pc		
		; <UNDEFINED> instruction: 0x37343431	
ldmdbmi	r4, {r2, r3, r6}^		
svcpl	0x0052454d		
ldrbpl	r4, [r3], #-577	; 0xfffffdbf	
subcs	r4, r5, r9, asr #26		
subspl	r0, r8, r4, lsr r0		
cmppl	pc, #268435460	; 0x10000004	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
subpl	r5, r3, r3, asr #30		
cmpmi	r2, r5, asr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
stmdacs	r0!, {r2, r6, r9, ip, lr}		
svcpl	0x00535058		
svcpl	0x00554353		
ldmdbmi	r2, {r4, r6, r8, sl, lr}^		
subsmi	r4, pc, #80, 16	; 0x500000	
subcs	r5, r5, r1, asr #6		
ldmdavc	r0!, {r0, r1, r3, r5, sp}		
eorscc	r3, r0, r0, lsr r1		
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmppl	r9, #80, 16	; 0x500000	
strbmi	r4, [r4], #-351	; 0xfffffea1	
eorvc	r2, r2, r2, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #14		
ldccs	3, cr6, [r4], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #32		
mcrmi	15, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
ldrtcc	r5, [r6], #-1107	; 0xfffffbad	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
teqcc	r3, #536870915	; 0x20000003	
teqcc	r0, #1879048195	; 0x70000003	
ldrtcc	r3, [r5], #-2102	; 0xfffff7ca	
ldmdacc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}		
mcrrmi	7, 3, r3, ip, cr0		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8, #-3922]	; 0xfffff0ae	
subpl	r4, r3, sp, asr #2		
svcpl	0x00305f53		
strbpl	r4, [r5], #-3653	; 0xfffff1bb	
movtmi	r5, #50015	; 0xc35f	
eorscc	r5, r1, r2, asr pc		
rsbvc	r4, r2, r0, lsr sp		
stmdbmi	r4, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
strcc	r3, [r0, #-342]!	; 0xfffffeaa	
cmpmi	r0, r0, lsl #16		
ldmdbmi	r8, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmppl	r0, #603979777	; 0x24000001	
cmpmi	pc, #95	; 0x5f	
blmi	10d9af8 <__undef_stack+0xfc2f98>		
subscs	r4, sl, pc, asr r8		
subpl	r5, r1, #88	; 0x58	
stmdbmi	r9, {r0, r1, r2, r3, r4, r6, fp, ip, lr}^		
svcpl	0x00535043		
subcc	r5, r9, #48, 30	; 0xc0	
mcrrmi	15, 4, r5, r3, cr3		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r0, [r8], #-90	; 0xffffffa6	
movtpl	r5, #16195	; 0x3f43	
mcrmi	15, 2, r5, cr5, cr2, {2}		
strbmi	r4, [ip, #-577]	; 0xfffffdbf	
stfmie	f4, [ip], {95}	; 0x5f	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r4		
cmppl	r0, #0, 16		
		; <UNDEFINED> instruction: 0x4750465f	
svcpl	0x00303141		
svcpl	0x00544e49		
stmdacc	r0!, {r0, r3, r6, sl, lr}		
subspl	r0, r8, r6, lsr r0		
ldrbmi	r5, [pc, -r1, asr #4]		
cmpmi	r2, ip, asr #30		
ldclmi	15, cr5, [r4, #-304]	; 0xfffffed0	
mcrmi	15, 2, r5, cr9, cr2, {2}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
		; <UNDEFINED> instruction: 0x475f5350	
cmpmi	r2, ip, asr #30		
ldclmi	15, cr5, [r4, #-304]	; 0xfffffed0	
mcrmi	15, 2, r5, cr9, cr2, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmppl	r1, #55, 30	; 0xdc	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
subpl	r5, r1, #398458880	; 0x17c00000	
cmpmi	r2, r4, asr pc		
subspl	r4, pc, #1426063360	; 0x55000000	
strbmi	r4, [r7, #-3649]	; 0xfffff1bf	
ldrcc	r3, [r0, #-288]!	; 0xfffffee0	
stcmi	12, cr4, [r0, #-216]	; 0xffffff28	
ldmdbmi	r2, {r0, r6, sl, ip, lr}^		
ldmdbpl	r4, {r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdapl	r0, {r4, r6, r8, sl, lr}		
svcpl	0x00524150		
		; <UNDEFINED> instruction: 0x47554353	
subscc	r4, pc, r9, asr #6		
ldrbpl	r4, [r0, #-863]	; 0xfffffca1	
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r6, r6, asr #16		
		; <UNDEFINED> instruction: 0x46463130	
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
subspl	r5, pc, #77	; 0x4d	
mrrcmi	3, 4, r5, r5, cr5	; <UNPREDICTABLE>	
stmdacs	fp, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
eorvc	r2, r8, r0, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
ldrbvs	r5, [r2, #-3902]!	; 0xfffff0c2	
strbtvc	r7, [ip], #-1395	; 0xfffffa8d	
eoreq	r6, r9, pc, asr fp		
mcrmi	5, 2, r5, cr9, cr8, {2}		
svcpl	0x00343654		
ldmdacs	r7, {r0, r2, r3, r6, r8, r9, ip, lr}^		
stmdacs	r0!, {r3, r4, r5, r6, r8, fp, sp}		
cdpcs	8, 2, cr7, cr9, cr8, {1}		
ldrbvs	r7, [r0, #-85]!	; 0xffffffab	
svcpl	0x00002972		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cmpmi	pc, #805306371	; 0x30000003	
eorcs	r6, r9, r8, lsr #6		
teqcs	r3, #99	; 0x63	
svcpl	0x00004c20		
mcrmi	12, 2, r4, cr15, cr15, {2}		
cmpmi	sp, r7, asr #30		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x37343132	
		; <UNDEFINED> instruction: 0x36333834	
subeq	r3, ip, r4, lsr r7		
svcpl	0x00535058		
subcc	r3, r3, r9, asr #4		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r4, lsr r0		
svcmi	0x005f5f00		
subpl	r4, r5, #1375731712	; 0x52000000	
subpl	r5, r4, pc, asr r0		
strbmi	r4, [lr], #-1375	; 0xfffffaa1	
svcpl	0x004e4149		
ldrtcc	r2, [r3], #-95	; 0xffffffa1	
svcpl	0x00003231		
mcrmi	5, 2, r5, cr9, cr15, {2}		
svcpl	0x00323354		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
stcvs	15, cr5, [r0], #-380	; 0xfffffe84	
rsbcs	r6, r7, pc, ror #28		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
cmpmi	pc, r0, lsl #30		
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, lr}^		
movtmi	r5, #8003	; 0x1f43	
subpl	r5, r9, #339738624	; 0x14400000	
eorseq	r2, r2, r5, asr #32		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
		; <UNDEFINED> instruction: 0x5650475f	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
ldrtmi	r3, [r9], -r6, asr #16		
strbmi	r4, [r6], -r6, asr #12		
cmpmi	r0, r0, lsl #16		
		; <UNDEFINED> instruction: 0x47585f52	
subpl	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
svcpl	0x00305f53		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^		
cdpmi	15, 4, cr5, cr9, cr15, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8, #-3922]	; 0xfffff0ae	
subpl	r4, r3, sp, asr #2		
svcpl	0x00305f53		
strbpl	r4, [r5], #-3653	; 0xfffff1bb	
movtmi	r5, #50015	; 0xc35f	
eorscc	r5, r1, r2, asr pc		
subvs	r3, sp, #48	; 0x30	
ldrbmi	r7, [pc], #-880	; 6004 <_HEAP_SIZE+0x4004>	
eorscs	r5, r1, r9, asr #12		
subspl	r0, r8, #49	; 0x31	
ldrbmi	r4, [pc], -r5, asr #14		
subpl	r5, r3, #80, 6	; 0x40000001	
subspl	r5, r4, #2080374785	; 0x7c000001	
svcpl	0x00454449		
subscs	r4, r4, r2, asr #18		
ldmdbcs	r0!, {r3, r5, r9, ip, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
eorseq	r2, r9, r9, lsr r0		
strbtvc	r6, [r9], #-3689	; 0xfffff197	
strbtvc	r6, [r1], #-3423	; 0xfffff2a1	
rsbseq	r6, r8, r2, ror r9		
mcrmi	15, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
ldrtcc	r5, [r6], #-1107	; 0xfffffbad	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
strbvs	r6, [lr, -ip, ror #30]!		
cdpvs	12, 6, cr6, cr15, cr0, {1}		
cdpvs	0, 6, cr2, cr9, cr7, {3}		
subspl	r0, pc, #116	; 0x74	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
strbpl	r4, [r2], #-3423	; 0xfffff2a1	
svcpl	0x0043574f		
strbpl	r5, [r1], #-1107	; 0xfffffbad	
ldrbtvc	r2, [r0], #-2117	; 0xfffff7bb	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x003e2d29		
cdpcs	5, 7, cr6, cr7, cr14, {3}		
strbvs	r7, [r5, #-607]!	; 0xfffffda1	
svcpl	0x002e746e		
svcvs	0x0074626d		
cmpvc	pc, #-603979775	; 0xdc000001	
ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c	
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
eorscs	r3, r2, r0, asr r1		
svcpl	0x00003231		
stmdbvs	pc!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
cdpvs	12, 6, cr6, cr9, cr14, {3}		
svcpl	0x005f2065		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
subscs	r5, pc, r5, ror #30		
svcpl	0x005f2828		
cdpvs	15, 6, cr6, cr9, cr14, {3}		
strbvs	r6, [lr, #-2412]!	; 0xfffff694	
stmdbcs	r9!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cmpmi	pc, r0, lsl #30		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
stmdapl	r0, {r0, r4, r5, r8, sl, ip, sp}		
cmppl	pc, #1392508928	; 0x53000000	
cmppl	pc, #80, 18	; 0x140000	
ldrbmi	r4, [r6, #-332]	; 0xfffffeb4	
mcrrmi	15, 5, r4, lr, cr15		
teqcc	r1, r9, asr r0		
stmdapl	r0, {r0, r2, r4, r5, fp, ip, sp}		
		; <UNDEFINED> instruction: 0x465f5453	
ldmdami	r3, {r2, r3, r6, r8, lr}^		
cmppl	r5, #-268435451	; 0xf0000005	
teqcc	r1, r9, asr r0		
subeq	r3, ip, r2, lsr r6		
strbtvc	r5, [r1], #-3935	; 0xfffff0a1	
rsbvs	r7, r9, #116, 4	; 0x40000007	
svcpl	0x00657475		
ldrbvs	r7, [r2, #-1392]!	; 0xfffffa90	
eoreq	r5, r0, pc, asr pc		
		; <UNDEFINED> instruction: 0x5641485f	
svcmi	0x004c5f45		
ldrbmi	r4, [pc], #-1870	; 6130 <_HEAP_SIZE+0x4130>	
cfstr64mi	mvdx5, [r2], {79}	; 0x4f	
eorseq	r2, r1, r5, asr #32		
svcpl	0x00535058		
subcc	r4, r9, #68157440	; 0x4100000	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
eorscc	r3, r0, r1, asr #32		
cmpmi	pc, r0, lsl #30		
		; <UNDEFINED> instruction: 0x465f4d52	
ldrbpl	r4, [r4, #-325]	; 0xfffffebb	
cmppl	pc, r2, asr r5	; <UNPREDICTABLE>	
subscs	r4, r4, r2, asr #18		
stclvs	0, cr0, [r1], #-196	; 0xffffff3c	
cmnvs	r3, ip, ror #30		
bvc	1a62e14 <__undef_stack+0x194c2b4>		
svcpl	0x00202965		
ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r9, sp, lr}^		
cdpvs	4, 6, cr7, cr9, cr12, {3}		
stfvse	f6, [ip], #-380	; 0xfffffe84	
stmdacs	r1!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^		
ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d	
svcpl	0x005f0029		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	pc, #805306371	; 0x30000003	
eorcs	r6, r9, r8, lsr #6		
teqcs	r3, #99	; 0x63	
subeq	r5, ip, r0, lsr #10		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
cmpmi	r4, #1593835520	; 0x5f000000	
ldrbmi	r3, [pc], #-95	; 61b4 <_HEAP_SIZE+0x41b4>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00474552		
subpl	r5, r6, #80740352	; 0x4d00000	
stmdapl	r5, {r4, r5, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r4, [pc], #-837	; 61d0 <_HEAP_SIZE+0x41d0>	
svcpl	0x00504152		
blmi	14d670c <__undef_stack+0x13bfbac>		
ldmdavc	r0!, {r5, fp, sp}		
ldccc	0, cr2, [ip], #-280	; 0xfffffee8	
ldrbmi	r5, [r2, #-2080]	; 0xfffff7e0	
strbpl	r5, [sp], -r7, asr #30		
svcpl	0x00305246		
movtmi	r5, #22597	; 0x5845	
cmpmi	r2, pc, asr r4		
stmdbmi	r2, {r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00002954		
ldfmie	f4, [r2, #-380]	; 0xfffffe84	
cmpmi	r5, pc, asr r6		
ldrbmi	r5, [r2, #-1364]	; 0xfffffaac	
cmpmi	lr, pc, asr r5		
cdpmi	9, 4, cr4, cr7, cr12, {2}		
teqcc	r0, r5, asr #8		
cmppl	r0, #0, 16		
strbpl	r5, [r4], #-1887	; 0xfffff8a1	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
svcpl	0x00003134		
movtmi	r4, #64579	; 0xfc43	
svcpl	0x0044494b		
strvc	r5, [r0, #-3924]!	; 0xfffff0ac	
strbvs	r7, [r9, -lr, ror #6]!		
rsbcs	r6, r4, lr, ror #10		
strbvs	r6, [lr, -ip, ror #30]!		
cmppl	pc, #0, 30		
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
cmpmi	sp, sp, asr #30		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x46375830	
ldclcs	6, cr4, [r0, #-280]	; 0xfffffee8	
subeq	r4, fp, r7, lsr r8		
ldrbvs	r5, [r3, #-3935]!	; 0xfffff0a1	
svcvs	0x00697463		
ldmdbcs	r8!, {r1, r2, r3, r5, r6, fp, sp}^		
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
ldrbvs	r5, [r3, #-3935]!	; 0xfffff0a1	
svcvs	0x00697463		
ldmdacs	pc, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
stmdbcs	r9!, {r3, r4, r5, r6, r8, fp, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
subspl	r4, r4, #1264	; 0x4f0	
cmppl	pc, #20224	; 0x4f00	
stmdbmi	r2, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r4		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
subsmi	r4, r0, #380	; 0x17c	
svcpl	0x00425241		
blmi	14967fc <__undef_stack+0x137fc9c>		
strbpl	r4, [pc], #-3679	; 62c0 <_HEAP_SIZE+0x42c0>	
cmpmi	lr, pc, asr r5		
strbmi	r4, [r5], #-3138	; 0xfffff3be	
ldrcc	r3, [r1, -r0, lsr #2]!		
subspl	r0, r8, r8, lsr r0		
subcc	r5, ip, #332	; 0x14c	
ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r2, [r3], #-68	; 0xffffffbc	
strbpl	r5, [r1], #-3840	; 0xfffff100	
strbpl	r5, [r9], #-2117	; 0xfffff7bb	
mrcmi	4, 2, r4, cr9, cr15, {2}		
movtmi	r4, #40257	; 0x9d41	
stfmie	f4, [ip], {95}	; 0x5f	
teqcc	r0, pc, asr #6		
cmpmi	pc, r0, lsl #30		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
stmdapl	r0, {r0, r4, r5, r9, sl, ip, sp}		
svcpl	0x00524150		
subpl	r5, r4, r8, asr r3		
svcpl	0x00305f53		
svcmi	0x00494453		
blmi	131709c <__undef_stack+0x120053c>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	121e06c <__undef_stack+0x110750c>		
eorscc	r3, r0, r0, lsr #10		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
movtmi	r4, #7493	; 0x1d45	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
blmi	105c0c0 <__undef_stack+0xf45560>		
cdpmi	15, 4, cr5, cr9, cr5, {2}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
		; <UNDEFINED> instruction: 0x475f5350	
svcpl	0x00304d45		
strbmi	r4, [fp, #-343]	; 0xfffffea9	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
subspl	r4, pc, r9, asr #8		
svcpl	0x00545241		
blmi	14d68a8 <__undef_stack+0x13bfd48>		
ldmdavc	r0!, {r5, fp, sp}		
stccc	6, cr4, [r0], #-280	; 0xfffffee8	
subpl	r2, r6, ip, lsr r0		
svcpl	0x00444953		
ldrbpl	r4, [r2], #-336	; 0xfffffeb0	
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldmdbmi	r5, {r0, r3, r5}^		
ldrtcc	r5, [r6], #-1102	; 0xfffffbb2	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldrbpl	r5, [pc, #-3872]	; 547c <_HEAP_SIZE+0x347c>	
ldrbcc	r4, [r4], -r9, asr #28		
cmpmi	sp, r4, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
strbpl	r5, [sp, #-95]	; 0xffffffa1	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
ldmdbcc	r8!, {r1, r2, r6, fp, ip, sp}		
eorscc	r3, r0, r1, lsr r0		
ldrbmi	r5, [pc], -r0, lsl #30		
strbpl	r4, [r3], #-338	; 0xfffffeae	
cmppl	r0, #398458880	; 0x17c00000	
cdpmi	12, 4, cr4, cr15, cr9, {2}		
eorcc	r5, r0, pc, asr pc		
ldfcse	f3, [r0, #-480]	; 0xfffffe20	
subseq	r3, r2, r1, lsr r5		
mcrmi	15, 2, r5, cr7, cr15, {2}		
		; <UNDEFINED> instruction: 0x565f4355	
stmdbmi	ip, {r0, r6, r8, r9, sl, fp, ip, lr}^		
eoreq	r5, r0, r3, asr r4		
svcpl	0x004c4958		
mcrmi	2, 2, r5, cr9, cr0, {2}		
ldmdami	pc, {r2, r4, r6, r9, sl, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r0, lsr #32		
cmpmi	r5, r3, asr pc		
svcpl	0x00315452		
svcpl	0x00544e49		
stmdacc	r0!, {r0, r3, r6, sl, lr}		
subspl	r0, r8, #50	; 0x32	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
ldrbpl	r4, [pc], #-342	; 642c <_HEAP_SIZE+0x442c>	
cmpmi	r0, pc, asr #30		
ldmdami	r4, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, lr}^		
cmpcc	pc, r5, asr #4		
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r7, lsr ip		
eorcs	r3, ip, r3, ror #16		
stmdapl	r0, {r0, r2, r4, r5, r9, sp}		
svcpl	0x00474552		
eorscc	r5, r1, #805306372	; 0x30000004	
cmncc	r2, r0, lsr #6		
subspl	r0, r8, r2, lsr r0		
subspl	r5, pc, r1, asr #4		
ldrbpl	r3, [pc], #-1875	; 646c <_HEAP_SIZE+0x446c>	
subscc	r4, pc, #84, 6	; 0x50000001	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
eorcc	r4, r0, #1224736768	; 0x49000000	
cdpvs	15, 5, cr5, cr15, cr0, {0}		
svcpl	0x00646565		
strbtvc	r6, [lr], #-2423	; 0xfffff689	
stmdapl	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r5		
svcpl	0x00535043		
mcrmi	15, 2, r5, cr5, cr0, {1}		
cmpmi	pc, #1157627904	; 0x45000000	
ldrbmi	r4, [pc], -ip, asr #22		
svcpl	0x00514552		
teqcc	r0, r8, asr #20		
eorscc	r3, r0, r2, lsr r5		
eorscc	r3, r0, r0, lsr r0		
cmpmi	pc, r0, lsl #30		
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, lr}^		
ldrbmi	r5, [r2, #-3907]	; 0xfffff0bd	
ldrbmi	r4, [r8, #-332]	; 0xfffffeb4	
eorseq	r2, r0, r4, asr #32		
		; <UNDEFINED> instruction: 0x464c5f5f	
strbpl	r4, [r3], #-338	; 0xfffffeae	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, pc, asr pc		
		; <UNDEFINED> instruction: 0x46463758	
strbmi	r4, [r6], -r6, asr #12		
teqcc	sp, #70	; 0x46	
subseq	r4, r2, r1, lsr ip		
strbmi	r5, [ip], #-3935	; 0xfffff0a1	
ldclmi	12, cr4, [pc, #-264]	; 63e8 <_HEAP_SIZE+0x43e8>	
svcpl	0x005f4e49		
eorcc	r3, lr, #32, 4		
		; <UNDEFINED> instruction: 0x37303532	
ldmdacc	r5!, {r0, r1, r4, r5, fp, ip, sp}		
eorscc	r3, r7, #53	; 0x35	
ldrvs	r3, [r4, #-304]!	; 0xfffffed0	
ldmdacc	r0!, {r0, r2, r3, r5, r8, r9, ip, sp}		
subspl	r0, r8, ip, asr #32		
cmppl	pc, #268435460	; 0x10000004	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
ldmdbmi	r3, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [ip, #-1870]	; 0xfffff8b2	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
ldrbpl	r5, [pc, #-3840]	; 5630 <_HEAP_SIZE+0x3630>	
movtmi	r4, #12620	; 0x314c	
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorscc	r2, r3, #95	; 0x5f	
cmppl	r0, #0, 16		
stmdbmi	r4, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
subsmi	r3, pc, #-1073741805	; 0xc0000013	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r1, r1, lsr r0		
svcpl	0x00003030		
strbpl	r5, [r8, #-1119]	; 0xfffffba1	
ldmdbmi	pc, {r0, r2, r3, r6, r9, lr}^	; <UNPREDICTABLE>	
subpl	r5, r5, #1308622848	; 0x4e000000	
blmi	149a2cc <__undef_stack+0x138376c>		
teqcc	r0, pc, asr pc		
ldmdbmi	r4, {r8, r9, sl, lr}^		
svcpl	0x0052454d		
cdpmi	15, 5, cr4, cr5, cr3, {2}		
svcpl	0x00524554		
ldrbmi	r4, [r7, #-3916]	; 0xfffff0b4	
		; <UNDEFINED> instruction: 0x464f5f52	
strbpl	r5, [r5], #-838	; 0xfffffcba	
rsbscc	r3, r8, r0, lsr #32		
svcpl	0x005f0030		
svcpl	0x00736168		
cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78	
stmdacs	lr!, {r2, r4, r5, r6, r8, fp, sp, lr}^		
eorcc	r2, r0, r8, ror r9		
subspl	r5, pc, r0, lsl #30		
stmdapl	r9, {r0, r1, r2, r3, r6, r8, r9, ip, lr}^		
movtpl	r5, #38495	; 0x965f	
strbmi	r4, [ip, #-585]	; 0xfffffdb7	
eorscc	r3, r0, r0, lsr #4		
eorseq	r3, r9, r8, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
cmpmi	r4, r5, lsr pc		
cmppl	pc, #84, 2		
svcpl	0x00434e59		
subspl	r4, r2, #-2147483632	; 0x80000010	
subscs	r4, r2, r9, asr #10		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
cmncc	r3, ip, lsr #32		
strtcc	r2, [r0], #-3120	; 0xfffff3d0	
subspl	r0, r8, #34	; 0x22	
ldrbmi	r4, [pc], -r5, asr #14		
strbmi	r5, [r9], #-848	; 0xfffffcb0	
		; <UNDEFINED> instruction: 0x5645525f	
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldmdbcs	r0!, {r5, fp, sp}		
ldrbmi	r5, [pc], -r0, lsl #30		
strbpl	r4, [r3], #-338	; 0xfffffeae	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, pc, asr pc		
		; <UNDEFINED> instruction: 0x46463758	
teqcc	sp, r6, asr #32		
svcpl	0x00005235		
strbpl	r4, [r6, #-1348]	; 0xfffffabc	
cmnvs	lr, lr, asr #16		
teqvs	ip, sp, ror #10		
stmdbvs	ip!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}^		
teqvs	ip, r3, ror r4		
ldmdbcs	r3!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}^		
stclvs	14, cr6, [r1, #-128]!	; 0xffffff80	
rsbvc	r2, r1, #6619136	; 0x650000	
eoreq	r7, r9, r7, ror #6		
ldrbvs	r5, [r2, #-3935]!	; 0xfffff0a1	
mrcvs	5, 3, r7, cr2, cr4, {3}		
		; <UNDEFINED> instruction: 0x77745f73	
rsbcs	r6, r5, r9, ror #6		
strbtvc	r5, [r1], #-3935	; 0xfffff0a1	
rsbvs	r7, r9, #116, 4	; 0x40000007	
svcpl	0x00657475		
svcpl	0x0028285f		
strbtvc	r7, [r5], #-607	; 0xfffffda1	
cmnvc	lr, #1342177287	; 0x50000007	
ldmdbvs	r7!, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}^		
svcpl	0x005f6563		
stmdapl	r0, {r0, r3, r5, r8, fp, sp}		
mrcmi	3, 2, r5, cr15, cr0, {2}		
svcpl	0x00444e41		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
eorscc	r3, r0, r1, lsr r0		
eorseq	r3, r0, r0, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcpl	0x00565f35		
strbmi	r4, [r1, -r6, asr #24]		
cmpmi	r4, pc, asr r3		
subscs	r5, r3, r4, asr r5		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdbcc	r3!, {r5, sp}^		
cmncc	r3, ip, lsr #32		
teqcc	r0, #12800	; 0x3200	
subspl	r0, pc, #34	; 0x22	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
svcpl	0x00504d5f		
ldrbpl	r4, [r3, #-1362]	; 0xfffffaae	
eorvc	r5, r8, ip, asr #8		
eorcs	r7, r9, r4, ror r2		
ldrbtvc	r2, [r0], #-2088	; 0xfffff7d8	
mcrcc	9, 1, r2, cr13, cr2, {3}		
cmnvc	r5, #-268435451	; 0xf0000005	
ldmdbcs	r4!, {r0, r2, r4, r5, r6, sl, fp, sp, lr}^		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
mcrmi	14, 2, r4, cr1, cr15, {2}		
cmpmi	r3, r4, asr #30		
svcpl	0x00454843		
svcmi	0x00525245		
ldrtcc	r2, [r1], #-82	; 0xffffffae	
subeq	r3, ip, r5, lsr r0		
movtmi	r5, #32607	; 0x7f5f	
strbmi	r5, [r9, #-3907]	; 0xfffff0bd	
ldrcc	r5, [r5, #-3907]!	; 0xfffff0bd	
eorseq	r2, r2, r9, lsr r0		
svcpl	0x00545358		
svcpl	0x00414d44		
subsmi	r4, pc, #21757952	; 0x14c0000	
svcmi	0x004c5f44		
strbmi	r4, [r5], #-2883	; 0xfffff4bd	
ldmdacc	r1!, {r5, r8, sl, ip, sp}		
ldrbpl	r0, [r8], #-76	; 0xffffffb4	
mrrcmi	15, 4, r5, r4, cr3		
		; <UNDEFINED> instruction: 0x464f5f52	
strbpl	r5, [r5], #-838	; 0xfffffcba	
stmdapl	r0, {r5, sl, ip, sp}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r4, [pc], #-841	; 6754 <_HEAP_SIZE+0x4754>	
stmdbmi	r6, {r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
subspl	r4, pc, #280	; 0x118	
subspl	r4, pc, #18087936	; 0x1140000	
strbpl	r5, [r5], #-837	; 0xfffffcbb	
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
eorseq	r3, r0, r0, lsr r8		
usaxmi	r5, r5, pc	; <UNPREDICTABLE>	
strbpl	r4, [r3], #-338	; 0xfffffeae	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
cmppl	r8, #48	; 0x30	
mcrmi	15, 2, r5, cr9, cr4, {2}		
cmpmi	pc, #84, 6	; 0x50000001	
strbmi	r4, [lr, #-3663]	; 0xfffff1b1	
ldrbmi	r5, [pc, #-1091]	; 6351 <_HEAP_SIZE+0x4351>	
subpl	r5, pc, #536870917	; 0x20000005	
eorscc	r3, r2, r0, lsr #2		
subspl	r0, r8, r2, lsr r0		
subspl	r5, pc, r1, asr #4		
cmppl	pc, #21757952	; 0x14c0000	
svcpl	0x0052434c		
svcpl	0x00535f30		
svcpl	0x00495841		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorscc	r3, r0, r8, lsr r0		
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00545358		
ldrbmi	r4, [pc], #-3918	; 67d0 <_HEAP_SIZE+0x47d0>	
subcs	r5, r1, r1, asr #8		
subeq	r3, ip, r1, lsr r3		
subpl	r5, r1, #88	; 0x58	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00544457		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
strbpl	r5, [r4], #-1887	; 0xfffff8a1	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
eorscc	r2, r1, r0, lsr r0		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
ldrbmi	r4, [r4], #-1351	; 0xfffffab9	
svcpl	0x00455441		
svcpl	0x00525245		
ldrbtvc	r2, [r0], #-2128	; 0xfffff7b0	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
eorvc	r2, r8, r6, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
strbvs	r5, [r7, #-3886]!	; 0xfffff0d2	
strbtvc	r6, [r1], #-1140	; 0xfffffb8c	
rsbvc	r5, r5, #404	; 0x194	
eoreq	r2, r9, r2, ror r9		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00544457		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction: 0x46384678	
eorscc	r3, r6, #48	; 0x30	
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
mrrcmi	15, 4, r5, r4, cr12		
movtpl	r5, #8002	; 0x1f42	
ldmdbmi	pc, {r0, r3, r6, sl, lr}^	; <UNPREDICTABLE>	
eorvc	r2, r2, r3, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #16		
ldccs	3, cr6, [r3], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #4		
strbmi	r4, [lr], #-1375	; 0xfffffaa1	
ldrbmi	r5, [r4], #-863	; 0xfffffca1	
eoreq	r4, r0, pc, asr r3		
svcpl	0x00535058		
cmpcc	r5, r0, asr sp		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
svcpl	0x00003833		
cfstr64mi	mvdx5, [ip], {78}	; 0x4e	
stmdapl	r0, {r5, ip, sp}		
		; <UNDEFINED> instruction: 0x465f5350	
subcc	r4, r1, #80, 14	; 0x1400000	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
svcpl	0x00003336		
stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^		
ldrbvc	r7, [pc], #-609	; 68e8 <_HEAP_SIZE+0x48e8>	
eoreq	r5, r0, pc, asr pc		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
ldrbtpl	r6, [r4], #-1351	; 0xfffffab9	
rsbvc	r6, r5, #6720	; 0x1a40	
cdpvs	15, 7, cr6, cr5, cr3, {2}		
rsbspl	r6, r2, #116, 10	; 0x1d000000	
eormi	r6, r8, #26476544	; 0x1940000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
strtpl	r7, [ip], #-883	; 0xfffffc8d	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
ldmdbcs	r2!, {r1, r5, r6, r8, sl, sp, lr}^		
ldclvs	8, cr5, [r4, #-128]	; 0xffffff80	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
cmnvs	r5, pc, asr r2		
strbvs	r5, [r5, -r4, ror #4]!		
cmpvs	r2, r8, lsr #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
eorcs	r2, ip, r3, ror r9		
rsbvc	r5, sp, #40, 8	; 0x28000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
eorcs	r2, ip, r2, ror r9		
svcpl	0x00435458		
svcpl	0x00524354		
movtpl	r4, #26191	; 0x664f	
eoreq	r5, r9, r5, asr #8		
svcpl	0x00545358		
		; <UNDEFINED> instruction: 0x46494650	
subpl	r5, r5, #316	; 0x13c	
subscs	r4, r2, r2, asr pc		
ldcmi	0, cr3, [r4], #-212	; 0xffffff2c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00524353		
mrcmi	15, 2, r4, cr5, cr2, {2}		
stmdbmi	sp, {r2, r6, r8, r9, sl, fp, ip, lr}^		
ldmdbmi	r3, {r1, r2, r3, r6, r8, sl, ip, lr}^		
stmdacs	r0!, {r1, r2, r3, r6, r9, sl, lr}		
ldccc	0, cr2, [ip], #-200	; 0xffffff38	
ldmdbcs	r2!, {r5, r9, ip, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
bpl	17db2f0 <__undef_stack+0x16c4790>		
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldrbtcc	r3, [r8], #-32	; 0xffffffe0	
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #380	; 0x17c	
subpl	r5, r1, #308	; 0x134	
ldmdbmi	pc, {r0, r1, r6, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	pc, r3, asr r1	; <UNPREDICTABLE>	
teqcc	r0, r2, asr sp		
cmpmi	r7, #0, 30		
svcpl	0x00524148		
strbmi	r5, [r4, #-3924]	; 0xfffff0ac	
subpl	r4, r1, #17152	; 0x4300	
eoreq	r4, r0, r5, asr #8		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x46564d5f	
subspl	r3, pc, #82	; 0x52	
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
movtpl	r4, #7519	; 0x1d5f	
eorcc	r2, r8, fp, asr #32		
stccc	6, cr4, [r0], #-480	; 0xfffffe20	
subspl	r2, r8, #60	; 0x3c	
ldclmi	7, cr4, [pc, #-276]	; 68ec <_HEAP_SIZE+0x48ec>	
subscc	r4, r2, r6, asr r6		
svcmi	0x004d525f		
subsmi	r4, pc, #68, 10	; 0x11000000	
eoreq	r5, r9, r9, asr #8		
svcvs	0x00635f5f		
stmdbvs	r1!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^		
svcvs	0x0072656e		
ldclcs	8, cr2, [r8], #-408	; 0xfffffe68	
stmdbcs	sp!, {r0, r1, r4, r5, r6, sl, fp, sp}^		
rsbscs	r2, fp, r0, lsr #16		
cmnvc	lr, #396	; 0x18c	
svcvs	0x00762074		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x0020656c		
rsbsvc	r7, r9, pc, asr r4		
svcpl	0x00666f65		
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, fp, sp}		
stmdbcs	sl!, {r0, r1, r4, r5, r6, sp}		
mcrcc	9, 1, r2, cr13, cr0, {1}		
bcs	811004 <__undef_stack+0x6fa4a4>		
rsbscs	r5, r8, pc, asr pc		
stmdavc	r8!, {r0, r2, r3, r4, r5, sp}		
svcpl	0x00203b29		
cmppl	r5, pc, asr r4		
stmdbmi	ip, {r0, r2, r4, r6, r8, lr}^		
teqvc	r8, #1146880	; 0x118000	
eorcs	r2, ip, r0, lsr #20		
cdpvs	3, 6, cr6, cr15, cr8, {1}		
		; <UNDEFINED> instruction: 0x76207473	
strbtvc	r6, [r1], #-3183	; 0xfffff391	
rsbcs	r6, r5, r9, ror #24		
rsbvc	r6, r1, #6488064	; 0x630000	
svcpl	0x00292a20		
stccs	8, cr7, [r0, #-380]!	; 0xfffffe84	
svcvs	0x005f5f20		
ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a	
stmdacs	r6!, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr}^		
stcvs	12, cr2, [r0, #-460]!	; 0xfffffe34	
ldcvc	9, cr2, [fp, #-164]!	; 0xffffff5c	
subspl	r0, pc, #41	; 0x29	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
strbmi	r4, [r8, #-863]	; 0xfffffca1	
ldrbmi	r4, [pc, #-2883]	; 5f69 <_HEAP_SIZE+0x3f69>	
ldrbmi	r4, [r2, -sp, asr #10]		
stmdbpl	r3, {r0, r2, r6, r9, sl, fp, lr}^		
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x00002029		
strbpl	r4, [r2, #-3669]	; 0xfffff1ab	
ldrbpl	r5, [r3], #-3910	; 0xfffff0ba	
cfstr64mi	mvdx4, [r1, #-328]	; 0xfffffeb8	
ldrbpl	r4, [r0], #-3935	; 0xfffff0a1	
stmdapl	r0, {r5, r8, ip, sp}		
ldrbmi	r5, [pc], #-848	; 6ad4 <_HEAP_SIZE+0x4ad4>	
svcpl	0x0031414d		
svcpl	0x00544e49		
strtcc	r4, [r0], #-1097	; 0xfffffbb7	
subspl	r0, r8, r7, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r1, r4, asr #26		
svcpl	0x00305f53		
strbmi	r4, [lr, #-3908]	; 0xfffff0bc	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
eorscs	r5, r1, r2, asr pc		
svcpl	0x00535058		
cmpcc	r1, r4, asr #26		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
stmdapl	r7, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
submi	r5, r1, #88, 30	; 0x160	
ldrbmi	r5, [r6, #-3913]	; 0xfffff0b7	
svcmi	0x00495352		
eorscc	r2, r1, lr, asr #32		
stmdapl	r0, {r4, r5, r9, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
subscc	r4, pc, r3, asr r4	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
ldclvs	8, cr5, [r4, #-0]		
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
cmnvc	r9, #1593835520	; 0x5f000000	
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
rsbvc	r5, sp, #44, 8	; 0x2c000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
stmdapl	r0!, {r1, r4, r5, r6, r8, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
		; <UNDEFINED> instruction: 0x575f7274	
ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
stmdacs	r0!, {r0, r3, r5, sl, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
stmdapl	r0!, {r0, r3, r5, sl, fp, sp}		
ldrbpl	r4, [pc], #-852	; 6b9c <_HEAP_SIZE+0x4b9c>	
svcpl	0x00525343		
movtpl	r4, #26191	; 0x664f	
eorcs	r5, ip, r5, asr #8		
ldclvs	8, cr5, [r4, #-160]	; 0xffffff60	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
cmnvs	r5, pc, asr r2		
strbvs	r5, [r5, -r4, ror #4]!		
cmpvs	r2, r8, lsr #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
eorcs	r2, ip, r3, ror r9		
rsbvc	r5, sp, #40, 8	; 0x28000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
eorcs	r2, ip, r2, ror r9		
svcpl	0x00435458		
subspl	r4, r3, #84, 6	; 0x50000001	
		; <UNDEFINED> instruction: 0x46464f5f	
ldmdbcs	r4, {r0, r1, r4, r6, r8, sl, lr}^		
cfmadda32vc	mvax1, mvax2, mvfx0, mvfx0		
cmpmi	r4, #32, 16	; 0x200000	
subspl	r4, r3, #2080374785	; 0x7c000001	
cmpmi	lr, pc, asr r5		
svcpl	0x00454c42		
svcpl	0x00524d54		
blmi	14d7138 <__undef_stack+0x13c05d8>		
stmdapl	r0, {r0, r3, r5, r8, fp, sp}		
ldrbmi	r5, [pc, #-1107]	; 67b9 <_HEAP_SIZE+0x47b9>	
subpl	r5, pc, #536870917	; 0x20000005	
strbpl	r4, [pc, #-863]	; 68b5 <_HEAP_SIZE+0x48b5>	
cfldrdmi	mvd5, [pc, #-312]	; 6ae0 <_HEAP_SIZE+0x4ae0>	
eorcc	r5, r0, #4259840	; 0x410000	
stmdapl	r0, {r1, r4, r5, sl, fp, lr}		
ldrbmi	r5, [pc], #-1107	; 6c24 <_HEAP_SIZE+0x4c24>	
ldrbpl	r4, [pc], #-333	; 6c28 <_HEAP_SIZE+0x4c28>	
movtpl	r4, #57682	; 0xe152	
svcpl	0x00524546		
svcmi	0x00525245		
teqcc	r5, r2, asr r0		
stmdapl	r0, {r0, r4, r5, sl, fp, lr}		
		; <UNDEFINED> instruction: 0x465f5453	
ldmdapl	r4, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
eorseq	r3, r0, r4, lsr r0		
svcpl	0x00545358		
svcpl	0x00434949		
subspl	r5, pc, #805306372	; 0x30000004	
submi	r4, r4, #1073741841	; 0x40000011	
svcpl	0x004b4341		
svcmi	0x00525245		
eorscc	r2, r1, r2, asr r0		
svcpl	0x00003338		
cmppl	r4, pc, asr r5		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
subspl	r0, r8, r0, lsr r0		
subpl	r5, r7, r3, asr pc		
subsmi	r4, pc, #292	; 0x124	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
subcc	r3, r1, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
ldmdbmi	r0, {r3, r4, r6, r8, r9, sl, lr}^		
svcpl	0x0053504f		
stmdbmi	r8, {r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
		; <UNDEFINED> instruction: 0x46464130	
ldrbpl	r0, [r8], #-70	; 0xffffffba	
strbvc	r7, [r3], #-621	; 0xfffffd93	
strbvs	r5, [r7, #-3954]	; 0xfffff08e	
mcrvs	3, 3, r4, cr15, cr4, {3}		
sfmvs	f7, 2, [pc], #-464	; 6b00 <_HEAP_SIZE+0x4b00>	
strbtvc	r7, [r1], #-1107	; 0xfffffbad	
ldrbvs	r7, [r2, #-885]	; 0xfffffc8b	
cmpvs	r2, r7, ror #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
ldclvs	12, cr2, [r4, #-460]	; 0xfffffe34	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
rsbvs	r7, sp, #327155712	; 0x13800000	
eorcs	r7, r9, r5, ror #4		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
strbtvs	r6, [r1], #-1362	; 0xfffffaae	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
stmdacs	r0!, {r0, r3, r5, sl, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
stmdapl	r0!, {r0, r3, r5, sl, fp, sp}		
ldrbpl	r4, [pc], #-852	; 6d28 <_HEAP_SIZE+0x4d28>	
svcpl	0x00525343		
movtpl	r4, #26191	; 0x664f	
eoreq	r5, r9, r5, asr #8		
subpl	r5, r1, #88	; 0x58	
cmpmi	r3, #6225920	; 0x5f0000	
cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac	
cdpmi	2, 5, cr5, cr15, cr5, {2}		
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r4, lr, asr #6		
movtpl	r4, #21326	; 0x534e	
stmdapl	r0, {r5, r8, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
stmdbmi	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
mrrcmi	15, 4, r5, r4, cr14		
strbpl	r5, [r1], #-3906	; 0xfffff0be	
eorcs	r5, r0, #84, 4	; 0x40000005	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #10		
eorcs	r3, ip, r5, lsr #32		
ldfcss	f3, [r5], #-396	; 0xfffffe74	
strbcc	r2, [r3, -r0, lsr #32]!		
eorscs	r2, r2, #44	; 0x2c	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmpmi	ip, pc, asr r6		
mrcmi	8, 2, r4, cr15, cr3, {2}		
cmppl	pc, #1325400064	; 0x4f000000	
svcmi	0x00505055		
strbmi	r5, [r5], #-1106	; 0xfffffbae	
teqcc	r1, #32, 2		
stmdapl	r0, {r1, r4, r5, sl, fp, lr}		
cmpmi	pc, r4, asr r3	; <UNPREDICTABLE>	
svcpl	0x004f5455		
svcmi	0x004c4552		
svcmi	0x005f4441		
svcmi	0x00495450		
ldmdavc	r0!, {r1, r2, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
ldrtcc	r3, [r0], #-48	; 0xffffffd0	
stmdapl	r0, {r0, r2, r4, r6, sl, fp, lr}		
ldmdbmi	pc, {r4, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00314332		
svcpl	0x00544e49		
stmdacc	r0!, {r0, r3, r6, sl, lr}		
cmppl	r8, #48	; 0x30	
subspl	r5, r3, r4, asr pc		
svcmi	0x004d5f49		
ldrbmi	r4, [pc], -r4, asr #10		
strbpl	r5, [ip], #-1345	; 0xfffffabf	
ldrcc	r3, [r1, #-288]!	; 0xfffffee0	
strbvs	r0, [r2, #-49]!	; 0xffffffcf	
svcpl	0x006e6967		
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
svcpl	0x0054534e		
strbpl	r4, [r1], #-1350	; 0xfffffaba	
svcpl	0x00455255		
eorvc	r2, r2, r3, lsr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
ldccs	3, cr6, [r2], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #6		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
strbpl	r5, [sp, #-3893]	; 0xfffff0cb	
svcpl	0x0049544c		
movtmi	r5, #62032	; 0xf250	
		; <UNDEFINED> instruction: 0x4646415f	
strbpl	r4, [r9], #-3657	; 0xfffff1b7	
eorvc	r2, r2, r9, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #10		
mcrvs	2, 3, r7, cr9, cr0, {3}		
smcvs	54772	; 0xd5f4	
stmdavc	r9!, {r2, r4, r5, r6, r9, ip, sp, lr}^		
cmpmi	r0, r0, lsl #16		
cmpmi	r3, #328	; 0x148	
movtmi	r4, #38741	; 0x9755	
blmi	10d7400 <__undef_stack+0xfc08a0>		
		; <UNDEFINED> instruction: 0x4645425f	
subcs	r5, r5, pc, asr #4		
svcpl	0x005f0030		
svcpl	0x00544c46		
svcpl	0x0058414d		
mrccs	0, 1, r2, cr3, cr15, {2}		
ldmdacc	r2!, {r2, r4, r5, ip, sp}		
		; <UNDEFINED> instruction: 0x36343332	
ldrcc	r3, [r8, #-822]!	; 0xfffffcca	
		; <UNDEFINED> instruction: 0x36383832	
ldmdacc	r3!, {r0, r2, r5, r6, r8, r9, fp, sp}		
subspl	r0, r8, r6, asr #32		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc, #-1875]	; 6769 <_HEAP_SIZE+0x4769>	
subpl	r4, r5, #84, 16	; 0x540000	
svcpl	0x0054454e		
mcrmi	15, 2, r5, cr9, cr1, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
		; <UNDEFINED> instruction: 0x475f5350	
svcpl	0x00314d45		
svcpl	0x00544e49		
svcpl	0x00004449		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cmpmi	r5, pc, asr ip		
svcpl	0x00385453		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
teqvc	r0, #380	; 0x17c	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
stmdavs	r3!, {r2, r5, r6, sp}^		
stmdapl	r0, {r0, r5, r6, r9, ip, sp, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
subsmi	r3, pc, #-1073741801	; 0xc0000017	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r1, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00495841		
strbmi	r5, [r1], #-1361	; 0xfffffaaf	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
ldrbpl	r3, [pc], #-95	; 6f34 <_HEAP_SIZE+0x4f34>	
svcpl	0x00455059		
cmpmi	pc, pc, asr #12		
svcpl	0x00344958		
ldrbmi	r4, [r4, #-3657]	; 0xfffff1b7	
movtmi	r4, #5714	; 0x1652	
eorseq	r2, r0, r5, asr #32		
subpl	r5, r1, #88	; 0x58	
stclmi	8, cr5, [r4, #-380]	; 0xfffffe84	
svcpl	0x00535041		
svcmi	0x00445f30		
ldmdbmi	pc, {r1, r2, r3, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
svcpl	0x0052544e		
subspl	r2, r8, r4, lsr r0		
stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4	
ldmdbmi	pc, {r0, r6, sl, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0044		
cmpmi	r2, ip, asr #12		
ldrbmi	r5, [pc], -r3, asr #8		
svcpl	0x00544942		
teqcc	r3, pc, asr r0		
cmnvs	r4, #0, 26		
mrcvs	8, 3, r2, cr2, cr0, {3}		
eorcs	r7, r9, ip, lsr #12		
cmnvc	r1, #380	; 0x17c	
subscs	r5, pc, sp, ror #30		
svcvs	0x00765f5f		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x005f656c		
stcvs	0, cr2, [r2, #-160]!	; 0xffffff60	
eorcs	r7, r0, #805306374	; 0x30000006	
rsbcs	r7, lr, r0, lsr #4		
rsbcs	r5, lr, #8704	; 0x2200	
bcc	81583c <__undef_stack+0x6fecdc>		
rsbscs	r2, r2, #32, 4		
ldmdbcs	r6!, {r5, fp, sp}^		
eorseq	r2, fp, r0, lsr #18		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
subspl	r4, r0, #24903680	; 0x17c0000	
ldmdbcc	r2!, {r0, r3, r4, r5, sp}^		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
		; <UNDEFINED> instruction: 0x46415f37	
svcpl	0x00335f49		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbmi	r8, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
		; <UNDEFINED> instruction: 0x46464230	
svcpl	0x005f0046		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
ldrbpl	r4, [pc, -pc, asr #12]		
subpl	r4, r1, #4390912	; 0x430000	
svcpl	0x005f545f		
svcpl	0x00003420		
cmpmi	r3, pc, asr r5		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, pc, asr pc		
		; <UNDEFINED> instruction: 0x46464658	
stmdacc	sp!, {r1, r2, r6, ip, lr}		
subeq	r4, fp, r5, asr r8		
svcpl	0x004c4958		
ldrbmi	r5, [r3, #-833]	; 0xfffffcbf	
ldmdami	pc, {r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0020		
svcvs	0x00727473		
subsvc	r6, pc, #28835840	; 0x1b80000	
rsbvc	r6, r5, #105906176	; 0x6500000	
strbvs	r6, [r3, #-3685]!	; 0xfffff19b	
ldclvs	3, cr7, [r9, #-160]!	; 0xffffff60	
stmdbvs	ip!, {r2, r3, r5, r8, sp, lr}^		
ldmdbvc	r3!, {r0, r5, r6, r8, r9, ip, sp, lr}^		
strvs	r2, [r0, #-2413]!	; 0xfffff693	
rsbvc	r7, r5, #120, 8	; 0x78000000	
svcpl	0x005f206e		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
stmdacs	r0!, {r0, r1, r2, r3, r5, r6, r9, sl, sp, lr}		
stmdbcs	sp!, {r0, r1, r4, r5, r6, r8, fp, ip, sp, lr}^		
stmdbvs	ip!, {r5, r8, sp, lr}^		
ldmdbvc	r3!, {r0, r5, r6, r8, r9, ip, sp, lr}^		
svcpl	0x005f206d		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
subscs	r5, pc, r5, ror #30		
svcpl	0x005f2828		
cmnvs	r9, r1, ror #24		
subscs	r5, pc, r3, ror pc	; <UNPREDICTABLE>	
ldmdbvc	r3!, {r3, r5, r8, r9, sp}^		
stmdbcs	r9!, {r0, r2, r3, r5, r6, r8, fp, sp}		
strbpl	r5, [r3], #-3840	; 0xfffff100	
svcpl	0x00455059		
eoreq	r5, r0, r8, asr #30		
ldmdbmi	r7, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cfldrdmi	mvd5, [pc, #-312]	; 6f7c <_HEAP_SIZE+0x4f7c>	
svcpl	0x005f4e49		
subseq	r3, r5, r0, lsr #32		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
bpl	17db9d4 <__undef_stack+0x16c4e74>		
strbpl	r4, [r9], #-607	; 0xfffffda1	
eorscs	r2, r1, r0, lsr #16		
teqcc	r0, #60, 24	; 0x3c00	
stmdapl	r0, {r4, r5, r8, fp, sp}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
subscc	r5, pc, #80, 6	; 0x40000001	
cmpmi	r4, #1593835520	; 0x5f000000	
blmi	1317e68 <__undef_stack+0x1201308>		
blmi	1317e6c <__undef_stack+0x120130c>		
subcs	r5, r3, r3, asr r2		
svcpl	0x005f0030		
blvs	18e2eac <__undef_stack+0x17cc34c>		
ldmdbvc	r2!, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}^		
cmnvc	r3, pc, asr r1		
ldrbvs	r6, [r2, #-2421]!	; 0xfffff68b	
cmnvs	pc, #40, 24	; 0x2800	
stmdacs	r0!, {r0, r1, r3, r5, r6, r8, fp, sp}		
movtpl	r4, #4959	; 0x135f	
svcmi	0x00565f54		
eorcc	r4, r0, r9, asr #8		
cmppl	r8, #41	; 0x29	
svcmi	0x004e5f54		
		; <UNDEFINED> instruction: 0x47535f54	
subcs	r4, r1, r4, asr #26		
subeq	r3, ip, r1, lsr r6		
subpl	r5, r1, #88	; 0x58	
stmdbmi	r9, {r0, r1, r2, r3, r4, r6, fp, ip, lr}^		
svcpl	0x00535043		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
ldmdbmi	pc, {r4, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00304332		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
submi	r5, ip, #1593835520	; 0x5f000000	
subspl	r5, r9, pc, asr r4		
eorvc	r2, r2, r5, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #6		
subpl	r5, r1, #88	; 0x58	
stclmi	8, cr5, [r5, #-380]	; 0xfffffe84	
cmppl	r0, #67108865	; 0x4000001	
ldrbmi	r3, [pc], #-95	; 7190 <_HEAP_SIZE+0x5190>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r0, r0, lsr #16		
cmppl	r0, #328	; 0x148	
strbpl	r5, [r5], #-3895	; 0xfffff0c9	
cdpmi	5, 5, cr4, cr2, cr8, {2}		
subscc	r5, pc, r5, asr #8		
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
svcpl	0x00004449		
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
blmi	125a2cc <__undef_stack+0x114376c>		
strbpl	r5, [r2, #-3909]	; 0xfffff0bb	
ldmdbmi	r4, {r0, r3, r6, sl, fp, lr}^		
cmpmi	r6, lr, asr #30		
		; <UNDEFINED> instruction: 0x47524152	
eorseq	r2, r1, r3, asr r0		
cmnvs	sp, pc, asr fp		
teqvc	r8, #120	; 0x78	
svcvs	0x00657a69		
teqvc	r8, #102	; 0x66	
svcpl	0x00657a69		
stccc	9, cr2, [r0], #-464	; 0xfffffe30	
ldmdbcs	r3!, {r2, r3, r4, r5, sp}		
cmpmi	pc, r0, lsl #30		
cmpmi	lr, r3, asr sp		
teqvs	r8, #322961408	; 0x13400000	
strbvs	r6, [sp, #-366]!	; 0xfffffe92	
svcpl	0x005f2029		
subspl	r5, r4, #88, 6	; 0x60000001	
subcs	r4, r7, r9, asr #28		
ldrbpl	r5, [pc, #-3880]	; 62e8 <_HEAP_SIZE+0x42e8>	
svcpl	0x00524553		
strbmi	r4, [r2, #-332]	; 0xfffffeb4	
subspl	r5, r0, #76, 30	; 0x130	
stmdapl	r9, {r0, r2, r6, r9, sl, lr}^		
eorcs	r5, r9, pc, asr pc		
stclvs	14, cr6, [r1, #-396]!	; 0xfffffe74	
ldrbpl	r0, [pc], #-101	; 722c <_HEAP_SIZE+0x522c>	
cmnvs	r5, r8, ror #4		
svcvs	0x006c5f64		
rsbcs	r6, ip, r3, ror #2		
ldmdavs	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
strbtvs	r6, [r1], #-1394	; 0xfffffa8e	
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8], #-3922	; 0xfffff0ae	
svcpl	0x00474643		
stmdbmi	r8, {r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
		; <UNDEFINED> instruction: 0x46303730	
subspl	r0, r8, r6, asr #32		
cmpmi	r3, r3, asr pc		
subsmi	r3, pc, #78	; 0x4e	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r8, r0, lsr r0		
svcpl	0x00003030		
cmpmi	r3, pc, asr r5		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
cmppl	r0, #398458880	; 0x17c00000	
cdpmi	12, 4, cr4, cr15, cr9, {2}		
eorcc	r5, r0, pc, asr pc		
ldfcse	f3, [r0, #-480]	; 0xfffffe20	
blmi	121c77c <__undef_stack+0x1105c1c>		
svcpl	0x005f5f00		
svcpl	0x00746e69		
cmnvc	r1, #108, 10	; 0x1b000000	
svcpl	0x00363174		
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
eorseq	r2, r1, r4, rrx		
subpl	r5, r1, #88	; 0x58	
cmpmi	r5, pc, asr r8		
cmppl	r0, #1375731712	; 0x52000000	
cmpmi	pc, #-1073741801	; 0xc0000017	
blmi	10daffc <__undef_stack+0xfc449c>		
subscs	r4, sl, pc, asr r8		
subpl	r5, r1, #88	; 0x58	
cmpmi	r5, pc, asr r8		
cmppl	r0, #1375731712	; 0x52000000	
ldrbpl	r3, [pc, #-351]	; 7181 <_HEAP_SIZE+0x5181>	
svcpl	0x00545241		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subseq	r4, sl, pc, asr r8		
cmnvs	r8, pc, asr pc		
mcrvs	15, 3, r5, cr9, cr3, {3}		
ldrbtvs	r6, [r5], #-3171	; 0xfffff39d	
ldmdbcs	r8!, {r0, r2, r5, r6, fp, sp}^		
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
mcrmi	12, 2, r4, cr9, cr15, {2}		
svcpl	0x00524145		
svcpl	0x00535f30		
svcpl	0x00495841		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorscc	r3, r0, r3, asr #32		
eorseq	r3, r0, r0, lsr r0		
		; <UNDEFINED> instruction: 0x67735f5f	
svcpl	0x00637465		
svcpl	0x00776172		
svcpl	0x005f2872		
cfldrdcs	mvd7, [r2], #-448	; 0xfffffe40	
stmdbcs	r6!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
stccs	8, cr2, [sp, #-128]!	; 0xffffff80	
ldrbvs	r5, [pc], -r8, lsr #30		
svcpl	0x003e2d29		
eorscs	r2, ip, r2, ror r0		
eorscs	r2, pc, r0, lsr r0	; <UNPREDICTABLE>	
rsbsvc	r5, r3, #380	; 0x17c	
svcpl	0x00746567		
svcpl	0x005f2872		
cfldrdcs	mvd7, [r2], #-448	; 0xfffffe40	
ldrbvs	r5, [pc], -r0, lsr #30		
eorscs	r2, sl, r9, lsr #32		
strbtvc	r6, [lr], #-2344	; 0xfffff6d8	
stmdacs	sl!, {r0, r3, r5, fp, sp}		
stmdbcs	r6!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
subsvc	r3, pc, sp, lsr #28		
stmdbcs	r9!, {r0, r1, r3, r5, r8, r9, fp, sp}		
ldmdbpl	r3, {r8, r9, sl, fp, ip, lr}^		
ldmdbmi	r3, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r4, [pc], #-1370	; 7398 <_HEAP_SIZE+0x5398>	
eoreq	r4, r0, pc, asr r8		
mcrmi	15, 2, r5, cr9, cr15, {2}		
stmdapl	r1, {r2, r4, r6, r8, sl, fp, lr}^		
teqvs	r8, #2080374785	; 0x7c000001	
rsbcs	r2, r3, r9, lsr #32		
stcmi	3, cr2, [r0], #-140	; 0xffffff74	
svcpl	0x005f004c		
movtmi	r4, #12620	; 0x314c	
ldclmi	13, cr4, [pc, #-340]	; 7268 <_HEAP_SIZE+0x5268>	
svcpl	0x005f4e49		
eorcc	r2, sp, r0, lsr #16		
cmpcc	r0, #88, 2		
stclcs	12, cr4, [fp, #-196]	; 0xffffff3c	
eorspl	r5, r1, r0, lsr r8		
blmi	13138a0 <__undef_stack+0x11fcd40>		
subspl	r0, r8, r9, lsr #32		
ldrbmi	r5, [pc, -r1, asr #4]		
svcpl	0x004f4950		
stmdbmi	r8, {r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r3, r1, #120, 8	; 0x78000000	
		; <UNDEFINED> instruction: 0x46464630	
ldrbpl	r0, [r8], #-70	; 0xffffffba	
movtpl	r5, #16195	; 0x3f43	
stmdapl	r5, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r5, [r7, #-3924]	; 0xfffff0ac	
cmpmi	r2, lr, asr #10		
cfldr64mi	mvdx4, [pc, #-336]	; 72bc <_HEAP_SIZE+0x52bc>	
subcs	r5, fp, r1, asr #6		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
svcpl	0x00003430		
mcrmi	5, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
ldrtcc	r5, [r6], #-1107	; 0xfffffbad	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
strbvs	r6, [lr, -ip, ror #30]!		
cdpvs	12, 6, cr6, cr15, cr0, {1}		
cdpvs	0, 7, cr2, cr5, cr7, {3}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}		
stmdbmi	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
ldrbmi	r5, [pc], -lr, asr #8		
cmpcc	r4, r1, asr #6		
stmdbmi	sp, {r1, r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
stccs	0, cr2, [r8, #-312]!	; 0xfffffec8	
mcrmi	15, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
		; <UNDEFINED> instruction: 0x36315453	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stccs	15, cr5, [r0, #-380]!	; 0xfffffe84	
eoreq	r3, r9, r0, lsr #2		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #2080374785	; 0x7c000001	
usaxpl	r5, r3, r2		
svcmi	0x004d5f43		
eorcc	r4, r0, r4, asr #10		
eorseq	r3, r3, r8, ror r1		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
subspl	r5, pc, #1308622848	; 0x4e000000	
svcpl	0x00444e41		
ldrbpl	r4, [r8], #-1358	; 0xfffffab2	
rsbsvc	r7, r4, #40	; 0x28	
stmdacs	r8!, {r0, r3, r5, sp}		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
cdpvs	14, 5, cr3, cr15, cr13, {1}		
svcpl	0x002e7765		
mcrvs	5, 3, r6, cr5, cr2, {3}		
subsvc	r2, pc, #116, 28	; 0x740	
svcpl	0x00646e61		
ldrbtvc	r6, [r8], #-1390	; 0xfffffa92	
cmppl	r8, #41	; 0x29	
mcrrmi	15, 5, r5, r6, cr4		
svcpl	0x00485341		
movtpl	r5, #4677	; 0x1245	
ldrbpl	r5, [r3, #-3909]	; 0xfffff0bb	
mcrmi	0, 2, r5, cr5, cr3, {2}		
subcs	r4, r4, r4, asr #10		
ldmdbcc	r2!, {r0, r4, r5, r8, ip, sp}		
subspl	r0, r8, ip, asr #32		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc], #-1875	; 74e8 <_HEAP_SIZE+0x54e8>	
cmpmi	pc, #72351744	; 0x4500000	
subscc	r4, pc, r6, asr #14		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
		; <UNDEFINED> instruction: 0x46463037	
ldrbpl	r5, [pc, #-3840]	; 6608 <_HEAP_SIZE+0x4608>	
movtmi	r5, #4678	; 0x1246	
subpl	r5, r5, r4, asr pc		
svcmi	0x004c4953		
subscs	r5, pc, lr, asr #30		
eorspl	r7, r1, r0, lsr r8		
ldrpl	r3, [r6, #-301]!	; 0xfffffed3	
subspl	r0, r8, r2, asr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r4, asr #32		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00444953		
stmdami	r3, {r0, r6, r9, ip, lr}^		
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldrtcc	r2, [r1], -r0, lsr #16		
subspl	r0, r8, r9, lsr #32		
cmppl	pc, #268435460	; 0x10000004	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x4649465f	
strbmi	r5, [r4, #-3919]	; 0xfffff0b1	
subcs	r5, r8, r0, asr r4		
svcpl	0x00003631		
svcpl	0x00535953		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
strbmi	r5, [r6], #-3923	; 0xfffff0ad	
strbpl	r5, [r5], #-863	; 0xfffffca1	
cmppl	r8, #32		
ldrbmi	r5, [r2, #-3924]	; 0xfffff0ac	
svcpl	0x00544553		
svcmi	0x00525245		
ldcmi	0, cr2, [r8], #-328	; 0xfffffeb8	
cmpmi	r2, r0, lsl #30		
ldmdacc	r4!, {r1, r2, r3, r6, sl, lr}		
mrrcmi	13, 5, r4, r5, cr15		
eorscs	r5, r0, r4, asr pc		
ldrbvs	r3, [r8, #-40]!	; 0xffffffd8	
stmdbcs	r4!, {r1, r2, r4, r5, r9, sl, ip, sp}^		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
ldrbpl	r5, [r4], #-3895	; 0xfffff0c9	
svcpl	0x00315f43		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8], -r0, lsr #32		
teqcc	r0, r8, lsr r0		
eorseq	r3, r4, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
cmpmi	r5, pc, asr r8		
cmppl	r0, #1375731712	; 0x52000000	
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r1, r0, lsr r0		
svcpl	0x00003030		
ldrbvc	r7, [r0, #-863]!	; 0xfffffca1	
subsvc	r6, pc, #116, 6	; 0xd0000001	
subsvc	r7, pc, #25427968	; 0x1840000	
subsvc	r5, pc, r8, lsr #30		
svcpl	0x002c7274		
svcpl	0x002c635f		
eorcs	r7, r9, pc, asr r0		
stmdacs	sp!, {r3, r5, r8, sl, fp, sp}		
ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbvc	r3, [pc, -sp, lsr #28]		
eorcc	r3, r0, r0, lsr #24		
stmdacs	r0!, {r5, r8, r9, sl, fp, ip, sp}		
ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbvc	r3, [pc, -sp, lsr #28]		
eorscs	r3, sp, r0, lsr #28		
subsvc	r5, pc, r8, lsr #30		
svcpl	0x003e2d29		
cmnvc	r6, #108, 4	; 0xc0000006	
rsbcs	r7, r5, r9, ror #20		
bcs	a0f748 <__undef_stack+0x8f8be8>		
subsvc	r5, pc, r8, lsr #30		
svcpl	0x003e2d29		
eorscs	r2, sp, r0, ror r0		
cmpvs	pc, #40, 30	; 0xa0	
eorcs	r2, ip, r9, lsr #18		
svcpl	0x005f282a		
mcrcc	9, 1, r2, cr13, cr0, {3}		
qsubcs	r7, pc, r0	; <UNPREDICTABLE>	
stcpl	0, cr2, [r7], #-244	; 0xffffff0c	
svccc	0x0020276e		
cdpvs	8, 6, cr2, cr9, cr0, {1}		
stmdacs	sl!, {r2, r4, r5, r6, r8, fp, sp}		
ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
subsvc	r3, pc, sp, lsr #28		
bcc	812334 <__undef_stack+0x6fb7d4>		
cmpvc	pc, #32, 30	; 0x80	
		; <UNDEFINED> instruction: 0x66756277	
svcpl	0x0028725f		
rsbsvc	r7, r4, #95	; 0x5f	
stcpl	0, cr2, [r7], #-176	; 0xffffff50	
eorcs	r2, ip, lr, ror #14		
ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00203a20		
rsbsvs	r7, r7, #2080374785	; 0x7c000001	
subsvc	r6, pc, #122683392	; 0x7500000	
subsvc	r5, pc, r8, lsr #30		
eorcs	r7, ip, r4, ror r2		
strbtvc	r6, [lr], #-2344	; 0xfffff6d8	
svcpl	0x005f2829		
eorcs	r2, ip, r3, ror #18		
ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdacs	r0!, {r5, r9, fp, ip, sp}		
svcpl	0x005f282a		
mcrcc	9, 1, r2, cr13, cr0, {3}		
stccc	0, cr7, [r0, #-380]!	; 0xfffffe84	
svcpl	0x005f2820		
eorcs	r2, ip, r3, ror #18		
strbtvc	r6, [lr], #-2344	; 0xfffff6d8	
svcpl	0x00282a29		
stccs	0, cr7, [r9, #-380]!	; 0xfffffe84	
blcs	1c1f3e8 <__undef_stack+0x1b08888>		
eoreq	r2, r9, fp, lsr #18		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
smmlarpl	r3, r5, pc, r5	; <UNPREDICTABLE>	
movtmi	r4, #59743	; 0xe95f	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
teqvs	r0, #14592	; 0x3900	
eorcs	r3, ip, r1, lsr r2		
stmdapl	r0, {r2, r4, r5, r9, sp}		
svcpl	0x00474552		
stmdapl	r5, {r1, r2, r6, ip, lr}^		
strbmi	r5, [r4, #-3907]	; 0xfffff0bd	
qsubcc	r2, r8, r8		
eorscs	r3, ip, r0, lsr #24		
eoreq	r3, r9, r2, lsr r9		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcpl	0x00305f52		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorscc	r4, r0, r8, lsr r6		
eorseq	r3, r0, r6, lsr r0		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
ldrbmi	r5, [pc, #-1102]	; 731a <_HEAP_SIZE+0x531a>	
ldrbmi	r4, [r2, -sp, asr #10]		
stmdbpl	r3, {r0, r2, r6, r9, sl, fp, lr}^		
rsbsvc	r7, r4, #40	; 0x28	
stmdacs	r8!, {r0, r3, r5, sp}		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r3, [pc, #-3629]	; 6953 <_HEAP_SIZE+0x4953>	
ldrbvs	r6, [r2, -sp, ror #10]!		
stmdbvc	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^		
cmppl	r8, #41	; 0x29	
stclmi	15, cr5, [r4, #-336]	; 0xfffffeb0	
ldrbmi	r5, [r3, -r1, asr #30]		
svcpl	0x004f4e5f		
ldrbpl	r4, [r3], #-2380	; 0xfffff6b4	
teqcc	r2, #32, 10	; 0x8000000	
ldrbpl	r0, [pc, #-76]	; 7758 <SLCRlockKey+0xdd>	
eorseq	r3, r1, r0, lsr #32		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #2080374785	; 0x7c000001	
svcpl	0x00565f52		
subscs	r4, r4, r2, asr #18		
eorscc	r7, r1, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
movwmi	r3, #48	; 0x30	
strbvs	r5, [r4, #-3130]!	; 0xfffff3c6	
mcrvs	9, 3, r6, cr7, cr3, {3}		
teqcc	r0, r3, ror r2		
rsbsvc	r5, r0, #13568	; 0x3500	
cmnvs	r5, #454656	; 0x6f000	
ldcpl	15, cr5, [r1], #-464	; 0xfffffe30	
bvs	1be41a0 <__undef_stack+0x1acd640>		
svcpl	0x00746365		
ldrbtvs	r2, [r3], #-3633	; 0xfffff1cf	
stmdavc	sp, {r0, r1, r3, r5, r6, sl, fp, ip, lr}^		
svcvs	0x006c434d		
stmdbvc	r3, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^		
cmnvc	r5, #25344	; 0x6300	
rsbvs	r4, r5, #92, 8	; 0x5c000000	
stmdapl	r0, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr}		
svcpl	0x00524150		
svcpl	0x00495841		
svcmi	0x00495047		
ldmdami	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
teqcc	r4, r0, lsr r8		
		; <UNDEFINED> instruction: 0x46463032	
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
ldrbpl	r5, [pc, #-1107]	; 73d5 <_HEAP_SIZE+0x53d5>	
mrcmi	2, 2, r4, cr15, cr3, {2}		
strbmi	r5, [r4, #-3919]	; 0xfffff0b1	
cmpmi	pc, r3, asr r3	; <UNPREDICTABLE>	
stfmie	f4, [r9], {86}	; 0x56	
strbmi	r4, [ip, #-577]	; 0xfffffdbf	
teqcc	r4, r0, lsr #2		
subspl	r0, r8, r2, lsr r0		
cmpmi	r5, r3, asr pc		
svcpl	0x00315452		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
teqcc	r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
svcpl	0x0020544e		
ldrbvc	r6, [r0, #-3433]!	; 0xfffff297	
subsvc	r6, pc, r2, ror r5	; <UNPREDICTABLE>	
svcpl	0x00007274		
mcrmi	5, 2, r4, cr5, cr2, {2}		
cmpmi	r7, #84, 30	; 0x150	
submi	r4, sp, #84, 30	; 0x150	
cmpmi	r4, pc, asr r3		
eorvc	r4, r8, r4, asr r5		
eorcs	r7, r9, r4, ror r2		
ldrbtvc	r2, [r0], #-2088	; 0xfffff7d8	
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction: 0x77656e5f	
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
strbtvc	r7, [r3], #-1887	; 0xfffff8a1	
svcpl	0x00626d6f		
strbtvc	r7, [r1], #-1139	; 0xfffffb8d	
strpl	r2, [r0, #-2405]	; 0xfffff69b	
cmpcc	r4, r9, asr #28		
stmdacs	r3, {r1, r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00202978		
mcrmi	5, 2, r5, cr9, cr15, {2}		
svcpl	0x00363154		
ldmdbcs	r8!, {r0, r1, r6, fp, sp}^		
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
ldrbmi	r3, [pc], #-351	; 78d8 <SLCRlockKey+0x25d>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r0, r0, lsr #16		
cmppl	r0, #328	; 0x148	
ldrbpl	r5, [r4], #-3895	; 0xfffff0c9	
svcpl	0x00315f43		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r4, asr #32		
subspl	r5, pc, r1, asr #4		
		; <UNDEFINED> instruction: 0x475f3753	
svcpl	0x004f4950		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
svcpl	0x005f0030		
ldmdbmi	pc, {r0, r1, r4, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorseq	r2, r0, pc, asr r0		
svcpl	0x00435458		
svcpl	0x00525343		
svcmi	0x00545541		
sfmmi	f5, 2, [r5], {95}	; 0x5f	
svcpl	0x0044414f		
blmi	14d7e70 <__undef_stack+0x13c1310>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r1		
subpl	r5, r1, #380	; 0x17c	
strbmi	r5, [r6, #-3917]	; 0xfffff0b3	
subspl	r5, r5, #1090519040	; 0x41000000	
ldmdbmi	r3, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
eorscc	r4, r3, #1291845632	; 0x4d000000	
svcpl	0x00003120		
strbvs	r6, [r5, #-3679]!	; 0xfffff1a1	
strbpl	r5, [lr, #-3940]	; 0xfffff09c	
svcvs	0x00004c4c		
ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a	
stmdacs	r6!, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr}^		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
stclmi	13, cr4, [r5, #-176]	; 0xffffff50	
ldmdbcs	r2, {r1, r6, r8, sl, lr}^		
subsvs	r5, pc, #32, 30	; 0x80	
strbtvc	r6, [ip], #-2421	; 0xfffff68b	
svcvs	0x005f6e69		
ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a	
rsbcs	r6, r6, r4, ror pc		
subspl	r5, r9, r8, lsr #8		
stcmi	12, cr2, [r0, #-276]!	; 0xfffffeec	
strbmi	r4, [r2, #-3397]	; 0xfffff2bb	
stmdapl	r0, {r1, r4, r6, r8, fp, sp}		
svcpl	0x00524150		
svcpl	0x00555043		
ldrbpl	r4, [r2], #-3907	; 0xfffff0bd	
stmdbcc	r1, {r0, r2, r6, fp, ip, lr}^		
subpl	r4, pc, #2080374785	; 0x7c000001	
mcrrmi	15, 4, r5, r3, cr5		
svcpl	0x004b434f		
cmppl	r5, r6, asr #4		
subscs	r4, sl, pc, asr r8		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r4, [r0, #-863]	; 0xfffffca1	
subpl	r4, pc, #2080374785	; 0x7c000001	
cmpmi	r8, r4, asr r5		
svcpl	0x00305f39		
svcpl	0x00555043		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subseq	r4, sl, pc, asr r8		
svcpl	0x00545358		
movtpl	r4, #7238	; 0x1c46	
ldrbmi	r5, [r2, #-3912]	; 0xfffff0b8	
subscs	r4, r9, r1, asr #8		
		; <UNDEFINED> instruction: 0x37323131	
svcpl	0x005f004c		
cmnvs	r7, r1, ror #24		
ldmdbvs	pc, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>	
cdpvs	12, 6, cr6, cr9, cr14, {3}		
svcpl	0x005f2065		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cmpvs	pc, r8, lsr #30		
stmdbvc	r1!, {r2, r3, r5, r6, r8, r9, sl, ip, sp, lr}^		
mcrvs	15, 3, r5, cr9, cr3, {3}		
strbvs	r6, [lr, #-2412]!	; 0xfffff694	
stmdbcs	r9!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
ldrbmi	r5, [r2, #-3910]	; 0xfffff0ba	
ldmdbmi	r7, {r0, r1, r2, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00485444		
svcmi	0x00525245		
teqcc	r5, #82	; 0x52	
stmdapl	r0, {r0, r4, r5, sl, fp, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00495053		
mcrmi	15, 2, r5, cr9, cr1, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
cmppl	pc, #80, 6	; 0x40000001	
svcpl	0x00314950		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
cmppl	pc, r0, asr r3	; <UNPREDICTABLE>	
svcpl	0x00495053		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
subsmi	r5, pc, #268435460	; 0x10000004	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
movtmi	r7, #26672	; 0x6830	
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
stclmi	13, cr4, [r5, #-380]	; 0xfffffe84	
svcpl	0x0059524f		
strbpl	r4, [r1], #-1350	; 0xfffffaba	
svcpl	0x00455255		
eorvc	r2, r2, r0, lsr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
ldccs	3, cr6, [r1], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #8		
cmnvs	r4, #432013312	; 0x19c00000	
ldmdbcs	r0!, {r3, r5, r9, sl, sp, lr}^		
cmpvc	pc, #32, 30	; 0x80	
cmnvs	r4, #432013312	; 0x19c00000	
svcpl	0x0028725f		
mcrmi	5, 2, r4, cr5, cr2, {2}		
		; <UNDEFINED> instruction: 0x66202c54	
stmdapl	r0, {r4, r5, r6, r8, fp, sp}		
cmppl	pc, #1392508928	; 0x53000000	
mrcmi	9, 2, r4, cr15, cr0, {2}		
mrrcmi	15, 4, r5, r3, cr15		
subcs	r5, r5, r1, asr #12		
ldrcc	r3, [r5, #-305]!	; 0xfffffecf	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r7, r7, asr #30		
eorvc	r3, r0, #21495808	; 0x1480000	
svcpl	0x005f0037		
blvs	18e00d8 <__undef_stack+0x17c9578>		
svcpl	0x00206465		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
svcpl	0x005f6574		
svcpl	0x005f2828		
blvs	18e00f0 <__undef_stack+0x17c9590>		
svcpl	0x005f6465		
svcpl	0x00002929		
movtmi	r4, #21599	; 0x545f	
lfmmi	f3, 2, [pc, #-204]	; 7a74 <SLCRlockKey+0x3f9>	
ldrbmi	r4, [pc, #-3657]	; 6cfb <_HEAP_SIZE+0x4cfb>	
svcpl	0x005f5058		
pushcc	{r5, fp, sp}		
movwvc	r2, #2356	; 0x934	
stmdacs	r2!, {r2, r4, r5, r6, r9, ip, sp, lr}^		
cfldrdcs	mvd6, [r2], #-388	; 0xfffffe7c	
stmdbcs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
ldrbvc	r5, [pc], -r0, lsr #30		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
svcpl	0x00656c69		
eorcs	r2, r0, #6225920	; 0x5f0000	
rsbsvs	r7, r2, #1929379840	; 0x73000000	
cfldr32cs	mvfx2, [r0], #-36	; 0xffffffdc	
cfldr32pl	mvfx2, [r1, #-364]!	; 0xfffffe94	
eorcs	r6, r2, ip, asr lr		
eorscs	r2, sl, sl, lsr r0		
eorcs	r7, r2, r2, lsr #4		
stclvs	6, cr7, [r1], #-160	; 0xffffff60	
eorcs	r2, r0, #10496	; 0x2900	
stmdacs	r0!, {r1, r4, r5, r6, r9, sp}		
ldmdbcs	r2!, {r0, r5, r6, sl, sp, lr}^		
stmdapl	r0, {r5, r8, fp, sp}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
cmpmi	r4, #1593835520	; 0x5f000000	
blmi	1318930 <__undef_stack+0x1201dd0>		
blmi	1318934 <__undef_stack+0x1201dd4>		
subcs	r5, r3, r3, asr r2		
svcpl	0x005f0030		
cmpmi	r2, r3, asr r6		
cfldrdmi	mvd5, [pc, #-268]	; 7abc <SLCRlockKey+0x441>	
svcpl	0x005f4e49		
eorcc	r2, sp, r0, lsr #16		
subpl	r3, r8, #192937984	; 0xb800000	
strcc	r3, [lr, #-45]!	; 0xffffffd3	
eoreq	r5, r9, r8, asr #4		
movtmi	r5, #32607	; 0x7f5f	
cmpmi	r8, r3, asr #30		
cmppl	pc, #360710144	; 0x15800000	
svcpl	0x00434e59		
subpl	r4, sp, r3, asr #30		
svcpl	0x00455241		
svcpl	0x00444e41		
subpl	r5, r1, r3, asr r7		
teqcc	r0, pc, asr r1		
cmpmi	r0, r0, lsl #16		
stmdapl	r1, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
subpl	r5, r7, r9, asr #30		
subscc	r4, pc, r9, asr #30		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r2, r4, lsr r1		
eorscc	r3, r0, r0, lsr r0		
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
submi	r5, r6, #308	; 0x134	
svcpl	0x005f5449		
eorseq	r3, r1, r0, lsr #6		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x00435f35		
svcmi	0x0052544e		
svcpl	0x004d5f4c		
subscs	r4, r4, r2, asr #18		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, r8, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
		; <UNDEFINED> instruction: 0x564e495f	
ldrbpl	r4, [pc], #-3137	; 7c6c <SLCRlockKey+0x5f1>	
lfmmi	f4, 2, [pc, #-304]	; 7b40 <SLCRlockKey+0x4c5>	
ldmdbmi	pc, {r1, r2, r4, r6, r8, lr}^	; <UNPREDICTABLE>	
eorvc	r2, r2, r3, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #16		
ldccs	3, cr6, [r3], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #2		
mrrcmi	15, 5, r5, r5, cr15	; <UNPREDICTABLE>	
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
stmdbmi	sp, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
ldrpl	r2, [r0, #-3632]!	; 0xfffff1d0	
stmdapl	r0, {r2, r3, r6, r8, r9, fp, lr}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
ldrbcc	r5, [pc], #-848	; 7cb4 <SLCRlockKey+0x639>	
svcmi	0x004c435f		
ldmdami	pc, {r0, r1, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>	
subspl	r2, r8, sl, asr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r3, r4, asr r4		
svcpl	0x00345f53		
svcpl	0x00435454		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subseq	r4, sl, pc, asr r8		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x00435f35		
svcmi	0x0052544e		
svcpl	0x00495f4c		
subscs	r4, r4, r2, asr #18		
eorscc	r7, r0, r0, lsr r8		
eorscc	r3, r1, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r4		
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
mcrmi	4, 2, r4, cr15, cr15, {2}		
cdpmi	15, 4, cr5, cr9, cr5, {2}		
cmpcc	pc, #84, 4	; 0x40000005	
cmppl	r0, #32, 16	; 0x200000	
cmpmi	sp, pc, asr r4		
mcrmi	15, 2, r5, cr9, cr3, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
ldmdbpl	r3, {r8, r9, sl, fp, ip, lr}^		
ldrbpl	r5, [pc], #-3923	; 7d30 <SLCRlockKey+0x6b5>	
movtpl	r5, #20569	; 0x5059	
eoreq	r4, r0, pc, asr r8		
mcrmi	2, 2, r5, cr1, cr15, {2}		
svcpl	0x00383444		
strbmi	r4, [r5], #-1363	; 0xfffffaad	
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r9, ip, sp}		
eorscc	r7, r1, #48, 16	; 0x300000	
eoreq	r3, r9, r3, lsr r4		
ldrbmi	r5, [r3, #-3935]	; 0xfffff0a1	
eorcc	r5, r0, r2, asr r2		
ldrtcc	r3, [r0], #-120	; 0xffffff88	
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
svcpl	0x004c4f52		
subsmi	r4, pc, #289406976	; 0x11400000	
eorcc	r5, r0, r9, asr #8		
eorscc	r3, r2, r8, ror r0		
eorscc	r3, r0, r0, lsr r0		
cmppl	r8, #48	; 0x30	
subspl	r5, r3, r4, asr pc		
ldrbmi	r5, [r2, #-3913]	; 0xfffff0b7	
strbpl	r4, [r9], -r3, asr #10		
svcmi	0x004e5f45		
stclmi	15, cr5, [r5, #-336]	; 0xfffffeb0	
subscs	r5, r9, r0, asr r4		
teqcc	r6, r1, lsr r1		
subspl	r5, pc, #0, 30		
strbmi	r5, [r9], #-835	; 0xfffffcbd	
eorcs	r7, r9, r8, lsr #6		
ldrbvc	r7, [r2, #-1139]!	; 0xfffffb8d	
svcpl	0x00207463		
cmnvs	r1, #6225920	; 0x5f0000	
svcpl	0x005f006b		
movtmi	r4, #12620	; 0x314c	
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorscc	r2, r3, #95	; 0x5f	
cdpmi	15, 4, cr5, cr1, cr0, {0}		
eoreq	r2, ip, r4, asr #32		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
ldrbmi	r4, [r0, #-1631]	; 0xfffff9a1	
ldrbmi	r4, [pc, #-856]	; 7a88 <SLCRlockKey+0x40d>	
teqcc	r8, lr, asr #32		
eorscs	r3, ip, r0, lsr #24		
eoreq	r3, r9, r3, lsr r0		
mcrmi	15, 2, r5, cr5, cr15, {2}		
strbmi	r5, [r4, #-3908]	; 0xfffff0bc	
subscs	r4, r3, r3, asr #24		
ldrbpl	r5, [pc, #-3840]	; 6efc <_HEAP_SIZE+0x4efc>	
ldmdbmi	pc, {r0, r1, r4, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorseq	r2, r0, pc, asr r0		
ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d	
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcpl	0x005f5f00		
svcpl	0x00746e69		
cmnvc	r1, #108, 10	; 0x1b000000	
svcpl	0x00343674		
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
eorseq	r2, r1, r4, rrx		
subpl	r5, r1, #88	; 0x58	
ldrbmi	r5, [r3], #-2143	; 0xfffff7a1	
cmppl	r0, #292	; 0x124	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
svcmi	0x00494453		
mcrmi	15, 2, r5, cr9, cr0, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
ldrbmi	r5, [pc], #-3840	; 7e54 <SLCRlockKey+0x7d9>	
ldrtcc	r4, [r6], #-837	; 0xfffffcbb	
cmppl	r0, #398458880	; 0x17c00000	
cdpmi	12, 4, cr4, cr15, cr9, {2}		
teqcc	r0, pc, asr pc		
ldrcc	r2, [r1, #-3397]!	; 0xfffff2bb	
stmdapl	r0, {r2, r6, sl, lr}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r5		
svcpl	0x00535043		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
		; <UNDEFINED> instruction: 0x475f5350	
svcpl	0x00304d45		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
subpl	r4, pc, #1520	; 0x5f0	
strbmi	r5, [sp, #-3917]	; 0xfffff0b3	
ldrbmi	r5, [r2, #-3917]	; 0xfffff0b3	
subscs	r4, r0, sp, asr #2		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
eorscc	r6, r1, r0, lsr #6		
teqvs	r0, #44	; 0x2c	
teqcc	r0, r2, lsr ip		
svcpl	0x005f0022		
cmpmi	r5, #1136	; 0x470	
strbmi	r4, [fp, #-2380]	; 0xfffff6b4	
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r9, lr}^		
cdpmi	4, 4, cr5, cr9, cr12, {2}		
ldrbmi	r5, [r4], #-863	; 0xfffffca1	
subcs	r5, r7, r1, asr #4		
subspl	r0, r8, r1, lsr r0		
subspl	r5, pc, r1, asr #4		
		; <UNDEFINED> instruction: 0x475f3753	
subscc	r5, pc, r0, asr r6	; <UNPREDICTABLE>	
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
subsmi	r4, pc, #88, 18	; 0x160000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r0, r9, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00495053		
strbpl	r5, [lr, #-3888]	; 0xfffff0d0	
subspl	r5, r4, #308	; 0x134	
ldrbmi	r4, [r3], -r1, asr #28		
subsmi	r5, pc, #1342177284	; 0x50000004	
subscs	r5, r3, r9, asr #8		
svcpl	0x005f0038		
movtcc	r4, #13636	; 0x3544	
cmpmi	sp, r2, lsr pc		
stmdapl	r5, {r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r0, asr pc	; <UNPREDICTABLE>	
svcpl	0x00003739		
submi	r5, ip, #2080374785	; 0x7c000001	
ldmdavc	r0!, {r1, r2, r6, sp}		
teqcc	r0, r0, lsr r0		
cmppl	r0, #0, 16		
		; <UNDEFINED> instruction: 0x4750465f	
stmdapl	r1, {r0, r6, r8, r9, sl, fp, ip, lr}^		
cmpcc	r3, r9, asr #30		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r8, lsr r0		
eorscc	r3, r0, r0, lsr r0		
cmpmi	r4, #0, 16		
smlsldpl	r4, pc, pc, r4	; <UNPREDICTABLE>	
svcmi	0x00435f4e		
svcpl	0x00544e55		
ldmdbmi	r4, {r0, r1, r2, r3, r6, ip, lr}^		
eorcc	r4, r0, pc, asr #28		
eorscc	r3, r0, r8, ror r0		
eorscc	r3, r0, #48	; 0x30	
subeq	r5, ip, r0, lsr r5		
cmpmi	r3, pc, asr pc		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
cmppl	r0, #398458880	; 0x17c00000	
cdpmi	12, 4, cr4, cr15, cr9, {2}		
eorcc	r5, r0, pc, asr pc		
ldfcse	f3, [r0, #-480]	; 0xfffffe20	
subeq	r4, fp, r7, lsr r8		
ldrbmi	r4, [r0, #-3910]	; 0xfffff0ba	
cmpmi	sp, lr, asr #30		
eorscc	r2, r2, r8, asr r0		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
stclmi	6, cr5, [r4, #-380]	; 0xfffffe84	
stmdbmi	sp, {r0, r6, r8, r9, sl, fp, ip, lr}^		
strbpl	r4, [r1], #-3411	; 0xfffff2ad	
ldrbmi	r4, [pc, #-2115]	; 7789 <SLCRlockKey+0x10e>	
subpl	r5, pc, #536870917	; 0x20000005	
teqcc	r4, #32, 2		
subspl	r0, r8, r0, lsr r0		
subpl	r5, r6, r3, asr pc		
svcpl	0x00374147		
svcpl	0x00544e49		
strtcc	r4, [r0], -r9, asr #8		
subspl	r0, r8, r8, lsr r0		
cmpmi	pc, r1, asr #4		
ldrbpl	r4, [pc], #-2392	; 7ff4 <SLCRlockKey+0x979>	
subpl	r4, r5, #4672	; 0x1240	
ldmdami	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
eorscc	r7, r4, #48, 16	; 0x300000	
		; <UNDEFINED> instruction: 0x46463038	
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
svcpl	0x00474552		
cdpmi	0, 4, cr5, cr9, cr6, {2}		
teqvs	r0, #1392508928	; 0x53000000	
ldmdbmi	r8, {r0, r3, r4, r5}^		
ldmdbpl	r4, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00534550		
stmdapl	r0, {r3, r6, sp}		
svcpl	0x00474552		
eorscs	r5, r0, r3, asr #32		
cmnvs	r6, r0, lsr r0		
subsvc	r7, pc, r3, ror r4	; <UNPREDICTABLE>	
stmdacs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^		
ldmdbcs	r0!, {r3, r4, r5, r6, sl, fp, sp}^		
stccs	8, cr2, [sp, #-128]!	; 0xffffff80	
stccs	0, cr7, [r9, #-160]!	; 0xffffff60	
rsbscs	r5, r7, lr, lsr pc		
eorscs	r2, r0, ip, lsr r0		
svcpl	0x005f203f		
strbvc	r7, [r2, #-1907]!	; 0xfffff88d	
ldmdacs	r2!, {r1, r2, r5, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
eorcs	r5, ip, lr, asr #8		
strbtvc	r6, [lr], #-2344	; 0xfffff6d8	
ldmdbcs	r8!, {r0, r3, r5, fp, sp}^		
ldmdbcs	r0!, {r2, r3, r5, sp}^		
eorscs	r3, sp, r0, lsr #26		
subcs	r4, r6, r5, asr #30		
bcs	a10168 <__undef_stack+0x8f9608>		
stccs	0, cr7, [r9, #-160]!	; 0xffffff60	
rsbscs	r5, r0, lr, lsr pc		
stmdavc	r8!, {r0, r2, r3, r4, r5, sp}		
stmdacs	r0!, {r0, r3, r5, sl, fp, sp}		
mcrcc	9, 1, r2, cr13, cr0, {3}		
blcs	ae4214 <__undef_stack+0x9cd6b4>		
ldmdbcs	r0!, {r2, r3, r5, sp}		
cmppl	r8, #41	; 0x29	
stmdbmi	r9, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
subsmi	r5, r4, #268	; 0x10c	
ldrbmi	r5, [r2, #-3905]	; 0xfffff0bf	
cmpmi	r2, r1, asr #8		
ldrbmi	r4, [pc, #-2883]	; 7571 <_HEAP_SIZE+0x5571>	
subpl	r5, pc, #536870917	; 0x20000005	
ldmdacc	r0!, {r5, r8, ip, sp}		
svcpl	0x005f0037		
blvs	18e3e74 <__undef_stack+0x17cd314>		
cmnvc	r3, pc, asr r1		
ldrbvs	r6, [r2, #-2421]!	; 0xfffff68b	
cmnvs	r5, #-268435451	; 0xf0000005	
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, ip, sp, lr}^		
cfstr32vs	mvfx6, [r8], #-472	; 0xfffffe28	
stmdbcs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^		
cmpmi	pc, #32, 16	; 0x200000	
svcpl	0x00545341		
strbmi	r4, [r9], #-3926	; 0xfffff0aa	
eoreq	r3, r9, r0, lsr #32		
svcpl	0x00545358		
svcpl	0x00414d44		
subsmi	r4, pc, #21757952	; 0x14c0000	
svcmi	0x004e5f44		
svcmi	0x00435f54		
strbpl	r4, [r9], #-3405	; 0xfffff2b3	
subcs	r4, r4, r4, asr r5		
lfmmi	f3, 4, [r4], #-212	; 0xffffff2c	
mrrcvs	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x006b636f		
strbvs	r6, [ip, #-1394]!	; 0xfffffa8e	
svcpl	0x00657361		
strbvc	r6, [r3, #-1394]!	; 0xfffffa8e	
		; <UNDEFINED> instruction: 0x76697372	
svcvs	0x006c2865		
eorcs	r6, r9, r3, ror #22		
cmpmi	r3, r8, lsr #30		
		; <UNDEFINED> instruction: 0x565f5453	
subcs	r4, r4, pc, asr #18		
stmdapl	r0, {r4, r5, r8, fp, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
		; <UNDEFINED> instruction: 0x564e495f	
ldmdbmi	pc, {r0, r6, sl, fp, lr}^	; <UNPREDICTABLE>	
svcpl	0x00424c54		
subcs	r5, r1, sp, asr #12		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdacc	r3!, {r5, sp}^		
teqvs	r0, #44	; 0x2c	
teqcc	r0, r5, lsr ip		
svcpl	0x005f0022		
ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d	
svcpl	0x005f745f		
svcpl	0x005f0020		
svcpl	0x00535953		
strbmi	r4, [lr], -r3, asr #30		
ldmdami	pc, {r0, r3, r6, r8, r9, sl, lr}^	; <UNPREDICTABLE>	
eoreq	r5, r0, pc, asr pc		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdacs	r4, {r1, r2, r3, r6, r8, fp, lr}^		
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
eorcc	r7, r0, r0, lsr #22		
stmdacs	r6!, {r2, r3, r5, sp}		
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
cmpvc	pc, #46, 30	; 0xb8	
vldmdbpl	r0!, {d5-<overflow reg d55>}		
stmdacs	r6!, {r2, r3, r5, sp}		
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
cmpvc	pc, #46, 30	; 0xb8	
vldmdbpl	r1!, {d5-<overflow reg d55>}		
stmdacs	r6!, {r2, r3, r5, sp}		
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
cmpvc	pc, #46, 30	; 0xb8	
vldmdbpl	r2!, {d5-<overflow reg d55>}		
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
sfmcs	f2, 4, [r2], #-128	; 0xffffff80	
eorcs	r3, ip, r0, lsr #32		
stccs	3, cr4, [r2], #-136	; 0xffffff78	
eorcs	r3, ip, r0, lsr #32		
mrrcmi	14, 5, r4, r5, cr15		
svcpl	0x00202c4c		
cfstr64mi	mvdx5, [ip], {78}	; 0x4e	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
strbpl	r5, [lr, #-3872]	; 0xfffff0e0	
eorcs	r4, ip, ip, asr #24		
mrrcmi	14, 5, r4, r5, cr15		
eorcc	r2, r0, ip, asr #24		
cdpmi	0, 5, cr2, cr15, cr12, {1}		
mcrrcs	12, 5, r4, ip, cr5		
blvc	826e90 <__undef_stack+0x710330>		
eorcs	r3, ip, r0, lsr #32		
mrrcmi	14, 5, r4, r5, cr15		
eorcs	r2, r0, #76, 24	; 0x4c00	
blvc	8132a8 <__undef_stack+0x6fc748>		
eorcc	r2, r0, r0, lsr ip		
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
eorcs	r3, ip, r0, lsr #32		
eorcc	r2, r0, r0, lsr ip		
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
eorcs	r3, ip, r0, lsr #32		
eorcs	r7, ip, r0, lsr sp		
teqcc	r0, r0, lsr ip		
rsbscs	r2, fp, ip, lsr #32		
cmpmi	r2, fp, ror pc		
ldmdacc	r4!, {r1, r2, r3, r6, sl, lr}		
strbmi	r5, [r5, #-863]	; 0xfffffca1	
ldccs	15, cr5, [r0], #-272	; 0xfffffef0	
cmpmi	r2, r0, lsr #30		
ldmdacc	r4!, {r1, r2, r3, r6, sl, lr}		
strbmi	r5, [r5, #-863]	; 0xfffffca1	
ldccs	15, cr5, [r1], #-272	; 0xfffffef0	
cmpmi	r2, r0, lsr #30		
ldmdacc	r4!, {r1, r2, r3, r6, sl, lr}		
strbmi	r5, [r5, #-863]	; 0xfffffca1	
ldcvc	15, cr5, [r2, #-272]!	; 0xfffffef0	
svcpl	0x007b202c		
strbmi	r4, [lr], #-338	; 0xfffffeae	
ldclmi	8, cr3, [pc, #-208]	; 81b0 <SLCRlockKey+0xb35>	
svcpl	0x00544c55		
svcpl	0x00202c30		
strbmi	r4, [lr], #-338	; 0xfffffeae	
ldclmi	8, cr3, [pc, #-208]	; 81c0 <SLCRlockKey+0xb45>	
svcpl	0x00544c55		
svcpl	0x00202c31		
strbmi	r4, [lr], #-338	; 0xfffffeae	
ldclmi	8, cr3, [pc, #-208]	; 81d0 <SLCRlockKey+0xb55>	
svcpl	0x00544c55		
eorcs	r7, ip, r2, lsr sp		
mcrmi	2, 2, r5, cr1, cr15, {2}		
svcpl	0x00383444		
subcs	r4, r4, r1, asr #8		
blvc	8134ac <__undef_stack+0x6fc94c>		
blvc	81337c <__undef_stack+0x6fc81c>		
ldclcs	13, cr7, [sp], #-192	; 0xffffff40	
ldccs	11, cr7, [r0], #-128	; 0xffffff80	
vldmdbvc	r0!, {d7-d22}		
blvc	8134c0 <__undef_stack+0x6fc960>		
blvc	813390 <__undef_stack+0x6fc830>		
ldclcs	13, cr7, [sp], #-192	; 0xffffff40	
sfmcs	f2, 4, [r2], #-128	; 0xffffff80	
sfmcs	f2, 4, [r2], #-128	; 0xffffff80	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, fp, ror r0		
ldclvc	0, cr3, [sp, #-492]!	; 0xfffffe14	
rsbscc	r2, fp, ip, lsr #32		
rsbscc	r2, fp, ip, lsr #32		
eorcs	r7, ip, sp, ror sp		
eorcs	r3, ip, fp, ror r0		
ldclvc	0, cr3, [sp, #-492]!	; 0xfffffe14	
rsbscc	r2, fp, ip, lsr #32		
rsbscc	r2, fp, ip, lsr #32		
eorcs	r7, ip, sp, ror sp		
eorcs	r3, ip, fp, ror r0		
ldclvc	0, cr3, [sp, #-492]!	; 0xfffffe14	
stcvc	13, cr7, [r0, #-128]!	; 0xffffff80	
subspl	r2, pc, #44	; 0x2c	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
stmdbmi	lr, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
strbpl	r5, [r1], #-3924	; 0xfffff0ac	
strbpl	r5, [r9], #-2117	; 0xfffff7bb	
strbpl	r5, [lr, #-3872]	; 0xfffff0e0	
eorcs	r4, ip, ip, asr #24		
strbpl	r5, [lr, #-3963]	; 0xfffff085	
eorcs	r4, ip, ip, asr #24		
svcpl	0x00202c30		
cfstr64mi	mvdx5, [ip], {78}	; 0x4e	
rsbseq	r2, sp, sp, ror r0		
rsbsvc	r5, r0, #380	; 0x17c	
cmnvs	r9, #1694498816	; 0x65000000	
smcvs	26100	; 0x65f4	
stmdacs	r5!, {r2, r3, r5, r6, r8, r9, ip, sp, lr}^		
ldmdbcs	r0!, {r0, r2, r5, r6, fp, ip, sp, lr}^		
subsvs	r5, pc, #32, 30	; 0x80	
strbtvc	r6, [ip], #-2421	; 0xfffff68b	
ldrbvs	r6, [pc, #-3689]	; 74fb <_HEAP_SIZE+0x54fb>	
cmnvs	r5, #120	; 0x78	
strvs	r2, [r8, #-2164]!	; 0xfffff78c	
stccs	0, cr7, [r9], #-480	; 0xfffffe20	
eoreq	r3, r9, r0, lsr #32		
svcpl	0x00545358		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
cmpmi	r4, pc, asr r3		
ldrbmi	r5, [pc, #-1106]	; 7f32 <SLCRlockKey+0x8b7>	
subpl	r5, pc, #536870917	; 0x20000005	
ldrcc	r3, [r0, #-288]!	; 0xfffffee0	
svcpl	0x00004c32		
subscs	r5, r2, r0, asr r4		
strbtvs	r6, [r9], #-3958	; 0xfffff08a	
strpl	r2, [r0, -r0, lsr #20]		
svcpl	0x00544e49		
subscs	r4, r8, sp, asr #2		
ldmdbmi	r7, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cfldrdmi	mvd5, [pc, #-312]	; 8274 <SLCRlockKey+0xbf9>	
svcpl	0x005f5841		
ldrbtvs	r6, [r3], #-2304	; 0xfffff700	
strbtvc	r6, [r9], #-1897	; 0xfffff897	
cmpvs	pc, #40, 30	; 0xa0	
svcpl	0x00282029		
ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}^		
cfldr64vs	mvdx6, [pc], {112}	; 0x70	
strbvc	r6, [fp, #-3951]!	; 0xfffff091	
svcpl	0x005f2870		
svcpl	0x00262963		
svcpl	0x0000294e		
cfstr64mi	mvdx5, [ip], {95}	; 0x5f	
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
subpl	r5, r5, sp, asr #30		
svcmi	0x004c4953		
subscs	r5, pc, lr, asr #30		
eorspl	r7, r1, r0, lsr r8		
ldrpl	r3, [r2, #-813]!	; 0xfffffcd3	
subeq	r4, fp, ip, asr #24		
stmdami	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
subsmi	r5, pc, #268435460	; 0x10000004	
svcpl	0x005f5449		
stmdapl	r0, {r5, fp, ip, sp}		
ldmdami	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
cmnvc	lr, #116, 30	; 0x1d0	
strbtvc	r4, [r1], #-1064	; 0xfffffbd8	
stmdapl	r0!, {r0, r5, r6, r8, fp, sp}		
ldrbmi	r6, [pc, #-3177]	; 77b3 <SLCRlockKey+0x138>	
cmnvs	r9, lr, ror #8		
cmnvs	r7, lr, ror #6		
ldmdacs	r6!, {r4, r5, r6, r8, ip, sp}		
cmnvs	r4, r4, asr #2		
svcpl	0x005f0029		
ldclmi	14, cr4, [r4, #-292]	; 0xfffffedc	
ldrbpl	r5, [pc], #-2113	; 8438 <SLCRlockKey+0xdbd>	
svcpl	0x00455059		
svcvs	0x006c205f		
stcvs	7, cr6, [r0], #-440	; 0xfffffe48	
rsbcs	r6, r7, pc, ror #28		
rsbseq	r6, r4, r9, ror #28		
svcpl	0x00545358		
stfmie	f4, [r9], {70}	; 0x46	
subcs	r5, r5, r5, asr r2		
strmi	r4, [r0, #-3121]	; 0xfffff3cf	
stmdacs	r0!, {r0, r1, r2, r3, r6, r9, sl, lr}		
eoreq	r3, r9, sp, lsr #2		
stmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r5, #1308622848	; 0x4e000000	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cdpvs	12, 6, cr6, cr15, cr0, {1}		
subspl	r0, r8, #103	; 0x67	
ldrbmi	r4, [pc, -r5, asr #14]		
eorscs	r5, r5, r0, asr r2		
movwvc	r3, #1394	; 0x572	
ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c	
subspl	r0, r8, r3, ror r0		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc, #-1875]	; 7d41 <SLCRlockKey+0x6c6>	
subpl	r4, r5, #84, 16	; 0x540000	
svcpl	0x0054454e		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
eorscc	r4, r0, r0, lsr r2		
svcpl	0x005f0030		
cmpcc	r4, r9, asr #28		
cmpmi	sp, r6, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x36373233	
smmlarmi	pc, r7, r0, r0	; <UNPREDICTABLE>	
cmpmi	r2, ip, asr #30		
strbpl	r5, [r1], #-3916	; 0xfffff0b4	
strbpl	r5, [r9], #-2117	; 0xfffff7bb	
ldrbmi	r2, [pc, -r0, lsr #16]		
cmpmi	r2, ip, asr #30		
ldrbmi	r5, [r2, #-3916]	; 0xfffff0b4	
ldclcs	14, cr4, [r4, #-276]	; 0xfffffeec	
strbtvc	r5, [r1], #-3902	; 0xfffff0c2	
strbtvc	r7, [r9], #-2149	; 0xfffff79b	
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
ldrbmi	r4, [r4, #-3657]	; 0xfffff1b7	
subspl	r5, r5, r2, asr r2		
ldrbpl	r5, [r3], #-3924	; 0xfffff0ac	
cmppl	r5, #1090519040	; 0x41000000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
cmncc	r3, ip, lsr #32		
eorcs	r2, r0, r2, lsr ip		
eorcs	r3, ip, r3, ror #2		
stmdapl	r0, {r4, r5, r9, sp}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x0043544e		
stfmie	f4, [r9], {70}	; 0x46	
mcrrmi	3, 5, r5, r5, cr15		
movtpl	r5, #21574	; 0x5446	
eorscc	r2, r1, #84	; 0x54	
svcpl	0x00003130		
cfstrdmi	mvd4, [r2], {95}	; 0x5f	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
strbvc	r6, [pc, #-1064]!	; 8128 <SLCRlockKey+0xaad>	
stmdbcs	r5!, {r1, r5, r6, sl, fp, sp, lr}^		
ldmdbcc	r7!, {r0, r4, r5, r9, sl, fp, sp}		
teqcc	r9, #57671680	; 0x3700000	
ldmdacc	r4!, {r0, r4, r5, r8, r9, ip, sp}		
teqcc	r3, r6, lsr r2		
blcs	195623c <__undef_stack+0x183f6dc>		
ldcmi	0, cr3, [r8], #-204	; 0xffffff34	
subsmi	r0, pc, #41	; 0x29	
cmppl	pc, #1392508928	; 0x53000000	
svcpl	0x00455a49		
eoreq	r5, r0, r4, asr pc		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
cmpmi	r4, #1593835520	; 0x5f000000	
ldrbpl	r3, [pc], #-607	; 858c <SLCRlockKey+0xf11>	
cmpmi	pc, #84, 6	; 0x50000001	
ldrbmi	r4, [pc], -ip, asr #22		
svcpl	0x00514552		
teqcc	r0, r8, asr #20		
teqcc	r1, r1, lsr r1		
ldrcc	r3, [r1, #-305]!	; 0xfffffecf	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
movtmi	r4, #39263	; 0x995f	
strbpl	r4, [pc], #-3679	; 85b0 <SLCRlockKey+0xf35>	
cmpmi	ip, pc, asr r3		
teqcc	r0, r6, asr r5		
eorseq	r3, r8, r0, lsr r8		
subspl	r5, r4, #2080374785	; 0x7c000001	
svcpl	0x00474e49		
eoreq	r5, r0, r8, asr #30		
subpl	r5, r1, #88	; 0x58	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00544457		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction: 0x46384678	
eorscc	r3, r6, #48	; 0x30	
subspl	r0, r8, r0, lsr r0		
stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4	
cmpmi	pc, r1, asr #32		
ldrbpl	r4, [r2], #-3906	; 0xfffff0be	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
svcpl	0x00003534		
mcrmi	5, 2, r4, cr5, cr2, {2}		
mcrmi	15, 2, r5, cr9, cr4, {2}		
cmpmi	pc, r9, asr #8		
ldmdbmi	r8, {r2, r4, r6, r8, sl, lr}^		
mrcmi	0, 2, r2, cr15, cr4, {2}		
mcrrcs	12, 5, r4, ip, cr5		
strbpl	r5, [r1], #-3872	; 0xfffff0e0	
strbpl	r5, [r9], #-2117	; 0xfffff7bb	
stmdbmi	lr, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
svcpl	0x00002c54		
svcvs	0x006c635f		
ldrbvc	r6, [pc], #-2915	; 8634 <SLCRlockKey+0xfb9>	
		; <UNDEFINED> instruction: 0x6665645f	
strbtvs	r6, [r5], #-3689	; 0xfffff197	
svcpl	0x005f0020		
cmppl	pc, #201326593	; 0xc000001	
svcmi	0x00505055		
svcpl	0x00535452		
cmpmi	r2, r6, asr r1		
svcpl	0x00434944		
subscs	r5, r8, r8, asr r8		
svcpl	0x005f0031		
strbtvs	r6, [r4], #-355	; 0xfffffe9d	
svcpl	0x00745f72		
stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^		
rsbcs	r6, r4, lr, ror #10		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
strbmi	r5, [r4, #-3895]	; 0xfffff0c9	
		; <UNDEFINED> instruction: 0x46435f56	
svcpl	0x00305f47		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
		; <UNDEFINED> instruction: 0x37303038	
eorseq	r3, r0, r0, lsr r0		
ldrbmi	r4, [r3], #-607	; 0xfffffda1	
bpl	125d418 <__undef_stack+0x11468b8>		
svcpl	0x00545f45		
stmdbmi	r6, {r2, r6, r8, sl, lr}^		
svcpl	0x0044454e		
subspl	r0, r8, r0, lsr #32		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc], #-1875	; 86b4 <SLCRlockKey+0x1039>	
rdfmiem	f4, f7, #5.0		
stmdbmi	r8, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
		; <UNDEFINED> instruction: 0x46463430	
svcpl	0x005f0046		
svcpl	0x00434347		
cfstrdmi	mvd5, [pc, #-260]	; 85d4 <SLCRlockKey+0xf59>	
subspl	r4, pc, r9, asr #6		
strbpl	r4, [lr], #-2383	; 0xfffff6b1	
lfmmi	f5, 2, [pc], {69}	; 0x45	
svcpl	0x004b434f		
strbmi	r5, [r5, #-582]	; 0xfffffdba	
stmdapl	r0, {r5, r9, ip, sp}		
ldrbpl	r5, [pc], #-848	; 86f4 <SLCRlockKey+0x1079>	
svcpl	0x00314354		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorscc	r3, r0, #56	; 0x38	
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
cmpmi	r5, pc, asr r1		
subspl	r5, r3, r4, asr #30		
svcpl	0x00305f49		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtcc	r3, [r8], #-32	; 0xffffffe0	
eorscc	r4, r0, r1, lsr r5		
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00535058		
svcpl	0x00554353		
svcpl	0x00544457		
svcpl	0x00544e49		
teqcc	r0, #1224736768	; 0x49000000	
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r1, r4, asr #26		
svcpl	0x00305f53		
strbmi	r4, [lr, #-3908]	; 0xfffff0bc	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
eorscs	r5, r2, r2, asr pc		
svcpl	0x00535058		
subcc	r4, r1, #68, 26	; 0x1100	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
svcmi	0x00535f5f		
eorcc	r4, r0, r6, asr #12		
eorscc	r3, r0, r8, ror r1		
ldrbvc	r0, [r0, #-48]!	; 0xffffffd0	
smcvs	34356	; 0x8634	
ldmdbcs	r8!, {r1, r4, r5, r6, fp, sp}^		
ldrbtvc	r7, [r5], #-32	; 0xffffffe0	
ldclcs	8, cr2, [r8], #-396	; 0xfffffe74	
ldrbtvs	r7, [r4], #-800	; 0xfffffce0	
ldmdbcs	r4!, {r0, r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}^		
cmpmi	r2, r0, lsl #30		
ldmdacc	r4!, {r1, r2, r3, r6, sl, lr}		
mrrcmi	13, 5, r4, r5, cr15		
eorscs	r5, r1, r4, asr pc		
ldrbtvs	r3, [r8], #-40	; 0xffffffd8	
stmdbcs	r3!, {r0, r2, r5, r6, r8, sl, sp, lr}^		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, #284	; 0x11c	
rsbvc	r2, r3, #55	; 0x37	
mcrcs	0, 1, r0, cr14, cr7, {1}		
cmnvs	r2, #-1140850688	; 0xbc000000	
stclvs	8, cr6, [r5], #-188	; 0xffffff44	
svcvs	0x00776f6c		
mcrcs	12, 3, r6, cr4, cr2, {3}		
subspl	r0, r8, #99	; 0x63	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
ldrbpl	r4, [pc], #-342	; 87e4 <SLCRlockKey+0x1169>	
cmpmi	r0, pc, asr #30		
subspl	r4, r5, #2080374785	; 0x7c000001	
strbpl	r4, [lr], #-1362	; 0xfffffaae	
eorcs	r3, r0, #-1073741801	; 0xc0000017	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r7], #-128	; 0xffffff80	
stmdacc	r3!, {r5, sp}^		
eorscs	r2, r1, #44	; 0x2c	
ldmdavs	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
strbvs	r6, [r4, #-1129]!	; 0xfffffb97	
svcpl	0x005f206e		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbvc	r5, [pc], -r8, lsr #30		
rsbvs	r7, r9, #-1543503871	; 0xa4000001	
strbtvc	r6, [r9], #-3177	; 0xfffff397	
ldmdacs	pc, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
strbtvs	r6, [r9], #-2082	; 0xfffff7de	
rsbcs	r6, lr, #100, 10	; 0x19000000	
eoreq	r2, r9, r9, lsr #18		
svcpl	0x00535058		
cmpmi	r7, r6, asr #32		
mcrmi	15, 2, r5, cr9, cr0, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r1, r0, lsr #12		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
subspl	r5, pc, #1308622848	; 0x4e000000	
strbcc	r4, [r4], #-3649	; 0xfffff1bf	
strbpl	r5, [sp, #-3896]	; 0xfffff0c8	
eorvc	r5, r8, ip, asr #8		
eorcs	r7, r9, r4, ror r2		
ldrbtvc	r2, [r0], #-2088	; 0xfffff7d8	
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction: 0x77656e5f	
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}		
strbvc	r5, [sp, #-3886]!	; 0xfffff0d2	
eoreq	r7, r9, ip, ror #8		
svcpl	0x006e7572		
strbvs	r6, [sp, #-2420]!	; 0xfffff68c	
rsbseq	r7, r7, pc, asr r3		
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
svcpl	0x00343643		
svcpl	0x0058414d		
svcpl	0x00505845		
ldmdacc	r3!, {r0, r1, r2, r3, r4, r6, sp}		
subspl	r0, r8, #53	; 0x35	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
svcpl	0x004c4f52		
stmdbmi	r2, {r1, r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r2, lsr r0		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
strbmi	r4, [r8, #-833]	; 0xfffffcbf	
		; <UNDEFINED> instruction: 0x56454c5f	
ldmdbmi	pc, {r0, r2, r6, sl, fp, lr}^	; <UNPREDICTABLE>	
eorvc	r2, r2, r4, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3121]!	; 0xfffff3cf	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #2		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cfldrdmi	mvd5, [pc, #-312]	; 87d4 <SLCRlockKey+0x1159>	
svcmi	0x00545242		
cmppl	pc, #1543503873	; 0x5c000001	
ldrbmi	r4, [r4, #-340]	; 0xfffffeac	
rsbsvc	r7, r4, #40	; 0x28	
stmdacs	r8!, {r0, r3, r5, sp}		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
cdpvs	14, 5, cr3, cr15, cr13, {1}		
svcpl	0x002e7765		
mcrvs	5, 3, r6, cr5, cr2, {3}		
ldclvs	14, cr2, [pc, #-464]	; 8764 <SLCRlockKey+0x10e9>	
svcvs	0x00747262		
cmpvc	pc, #-603979775	; 0xdc000001	
ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c	
cdpmi	0, 5, cr0, cr15, cr9, {1}		
stmdbmi	ip, {r0, r2, r6, r8, r9, sl, ip, lr}^		
mcrrmi	15, 4, r5, r1, cr2		
cmpmi	r3, ip, asr #30		
eoreq	r4, r0, pc, asr r8		
strbmi	r5, [ip], #-3935	; 0xfffff0a1	
ldmdami	pc, {r1, r6, sl, fp, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], #-833	; 8960 <SLCRlockKey+0x12e5>	
subpl	r4, pc, #1104	; 0x450	
subscs	r5, pc, sp, asr #30		
cmpmi	pc, r1, lsr r0	; <UNPREDICTABLE>	
svcpl	0x0049534e		
strbmi	r5, [r4], #-1107	; 0xfffffbad	
ldmdami	pc, {r0, r2, r6, r9, sl, lr}^	; <UNPREDICTABLE>	
cmppl	r8, #32		
subpl	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
subsmi	r4, r2, #-2147483632	; 0x80000010	
		; <UNDEFINED> instruction: 0x564e495f	
strbmi	r4, [r9], #-3137	; 0xfffff3bf	
ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, ip, lr}^		
strbpl	r5, [r9], #-591	; 0xfffffdb1	
teqcc	r1, r9, asr r0		
stmdapl	r0, {r0, r1, r2, r4, r5, r9, sl, ip, sp}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
subscc	r5, pc, #80, 6	; 0x40000001	
cmpmi	r4, #1593835520	; 0x5f000000	
blmi	131972c <__undef_stack+0x1202bcc>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	12206fc <__undef_stack+0x1109b9c>		
teqcc	r1, r0, lsr #2		
teqcc	r1, r1, lsr r1		
stmdapl	r0, {r0, r4, r5, r8, sl, ip, sp}		
subspl	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
subpl	r5, r9, r5, asr #4		
subpl	r5, r1, r8, asr #30		
cmpmi	r2, r2, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
ldrbpl	r4, [r3], #-3657	; 0xfffff1b7	
mrcmi	3, 2, r5, cr9, cr15, {2}		
cmpmi	r2, r3, asr #30		
strbmi	r5, [r9, #-594]	; 0xfffffdae	
eorvc	r2, r2, r2, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #14		
ldccs	3, cr6, [r5], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #8		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbmi	r5, [pc], -lr, asr #8		
ldmdacc	r4, {r0, r6, r8, r9, ip, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
strtcc	r5, [r0], #-3935	; 0xfffff0a1	
ldmdbcc	r4!, {r1, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r2!, {r1, r2, r4, r5, r8, r9, sl, ip, sp}		
svcpl	0x00005535		
strbmi	r4, [lr], #-338	; 0xfffffeae	
ldclmi	8, cr3, [pc, #-208]	; 8974 <SLCRlockKey+0x12f9>	
svcpl	0x00544c55		
eorcc	r2, r8, r2, lsr r0		
eorscc	r3, r0, r8, ror r0		
stmdapl	r0, {r0, r2, r4, r5, r8, fp, sp}		
svcpl	0x00474552		
eorscs	r5, r7, r3, asr #32		
subspl	r0, r8, #55	; 0x37	
ldrbmi	r4, [pc], -r5, asr #14		
strbmi	r5, [r9], #-848	; 0xfffffcb0	
subpl	r5, r1, #95	; 0x5f	
stmdbmi	r2, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdacc	r8!, {r2, r4, r6, sp}		
ldrbpl	r0, [r8], #-41	; 0xffffffd7	
svcpl	0x00454d49		
stmdapl	r0, {r3, r6, sp}		
mrcmi	4, 2, r5, cr15, cr3, {2}		
ldmdbmi	pc, {r0, r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r5, #1308622848	; 0x4e000000	
ldrbpl	r5, [r0], #-1362	; 0xfffffaae	
lfmmi	f3, 4, [r0], #-128	; 0xffffff80	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r3, #55, 30	; 0xdc	
subscc	r4, pc, r5, asr r3	; <UNPREDICTABLE>	
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
ldmdami	pc, {r3, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r0, r6, asr #32		
stmdapl	r0, {r1, r2, r6, r8, r9, lr}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
ldrbcc	r5, [pc, #-848]	; 877c <SLCRlockKey+0x1101>	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
ldrbpl	r5, [r4], #-3923	; 0xfffff0ad	
subscc	r3, pc, #-1073741808	; 0xc0000010	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
movtmi	r5, #32607	; 0x7f5f	
strbpl	r5, [r1], #-3907	; 0xfffff0bd	
movtmi	r4, #40271	; 0x9d4f	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
movtmi	r4, #64607	; 0xfc5f	
subpl	r5, r6, #300	; 0x12c	
eorcc	r4, r0, #289406976	; 0x11400000	
cdpmi	5, 4, cr5, cr9, cr0, {0}		
cmpmi	r6, r4, asr pc		
eorscc	r5, r3, #1392508928	; 0x53000000	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldrbpl	r5, [pc, #-3872]	; 7bf4 <SLCRlockKey+0x579>	
svcpl	0x00544e49		
ldrbpl	r4, [r3], #-326	; 0xfffffeba	
lfmmi	f3, 2, [pc, #-204]	; 8a54 <SLCRlockKey+0x13d9>	
svcpl	0x005f5841		
ldmdavs	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbvs	r7, [pc, #-865]	; 87cb <SLCRlockKey+0x1150>	
mcrvs	4, 3, r7, cr5, cr8, {3}		
mcrvs	9, 3, r6, cr15, cr3, {3}		
ldmdavs	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbvs	r7, [pc], -r1, ror #6		
ldrbvc	r6, [r4, #-357]!	; 0xfffffe9b	
svcpl	0x00006572		
smlsldmi	r5, r5, pc, r2	; <UNPREDICTABLE>	
ldrbmi	r5, [r4, #-841]	; 0xfffffcb7	
subspl	r5, r0, #328	; 0x148	
stmdapl	r9, {r0, r2, r6, r9, sl, lr}^		
eoreq	r5, r0, pc, asr pc		
subpl	r5, r1, #88	; 0x58	
stclmi	8, cr5, [r5, #-380]	; 0xfffffe84	
cmppl	r0, #67108865	; 0x4000001	
		; <UNDEFINED> instruction: 0x575f315f	
svcpl	0x00454b41		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
stclmi	7, cr4, [r5, #-380]	; 0xfffffe84	
cmpmi	r7, r1, lsr pc		
ldmdbmi	pc, {r0, r1, r3, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r4, asr #32		
ldrbmi	r5, [pc, -r1, asr #4]		
cmpmi	r2, ip, asr #30		
ldclmi	15, cr5, [r4, #-304]	; 0xfffffed0	
strbpl	r5, [lr, #-3922]	; 0xfffff0ae	
cdpmi	15, 4, cr5, cr9, cr13, {2}		
mcrmi	4, 2, r5, cr1, cr3, {2}		
subscs	r4, r3, r3, asr #10		
		; <UNDEFINED> instruction: 0x666d0031	
eorvc	r7, r8, #99	; 0x63	
stmdacs	r0!, {r1, r2, r3, r5, r6, r8, fp, sp}		
cmnvc	lr, #515899392	; 0x1ec00000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
cdpvs	0, 6, cr2, cr9, cr4, {3}		
		; <UNDEFINED> instruction: 0x76722074	
eorscs	r6, fp, r1, ror #24		
cmnvc	r1, #380	; 0x17c	
subscs	r5, pc, sp, ror #30		
svcvs	0x00765f5f		
ldmdbvs	r4!, {r2, r3, r5, r6, r8, sp, lr}^		
svcpl	0x005f656c		
stcvs	0, cr2, [r2, #-160]!	; 0xffffff60	
eorcs	r6, r0, #-939524095	; 0xc8000001	
rsbcs	r7, lr, r0, lsr #4		
rsbcs	r5, lr, #8704	; 0x2200	
eorcs	r3, r0, #32, 20	; 0x20000	
eorcs	r7, r2, sp, lsr r2		
cmnvs	r6, r8, lsr #4		
stmdbcs	r0!, {r2, r3, r5, r6, r8, fp, sp}		
		; <UNDEFINED> instruction: 0x7672203b	
eorscs	r6, fp, r1, ror #24		
svcpl	0x0000297d		
		; <UNDEFINED> instruction: 0x4653555f	
strbpl	r4, [r3], #-338	; 0xfffffeae	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, pc, asr pc		
subpl	r4, r6, r8, asr r6		
ldmdami	r5, {r0, r2, r3, r5, fp, ip, sp}^		
subspl	r0, r8, #82	; 0x52	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
strbpl	r4, [r3, #-1363]	; 0xfffffaad	
cmpmi	pc, #343932928	; 0x14800000	
stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^		
eorvc	r2, r2, r7, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #2		
ldccs	3, cr6, [r1], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #32		
svcpl	0x006c6958		
ldrbvs	r7, [r3, #-833]!	; 0xfffffcbf	
svcvs	0x004e7472		
stmdbvs	pc!, {r1, r2, r3, r5, r6, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
strbvc	r4, [ip, -r4, ror #2]!		
ldmdacs	r3!, {r0, r5, r6, r8, fp, ip, sp, lr}^		
rsbscs	r2, fp, r9, lsr #32		
svcpl	0x006c6958		
ldrbvs	r7, [r3, #-833]!	; 0xfffffcbf	
svcpl	0x00287472		
mcrrmi	6, 5, r4, r9, cr15		
mrrccs	15, 4, r5, pc, cr5	; <UNPREDICTABLE>	
mrrcmi	15, 2, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x00454e49		
eorscs	r2, fp, pc, asr r9		
svcpl	0x006c6958		
ldrbvs	r7, [r3, #-833]!	; 0xfffffcbf	
ldrbvc	r7, [r3], #-1138	; 0xfffffb8e	
cmnvc	r5, #1627389952	; 0x61000000	
stmdapl	r0!, {r5, r8, sl, fp, ip, sp}		
cmpmi	pc, r9, asr #24		
subpl	r5, r5, #1275068417	; 0x4c000001	
movtmi	r5, #65364	; 0xff54	
subspl	r5, r2, #281018368	; 0x10c00000	
eorscs	r4, fp, r5, asr #8		
ldrbvc	r6, [r4, #-1394]!	; 0xfffffa8e	
eorcc	r6, r0, r2, ror lr		
rsbseq	r2, sp, fp, lsr r0		
svcpl	0x00545358		
svcpl	0x00495053		
svcpl	0x004f4f54		
stmdbpl	lr, {r0, r2, r3, r6, r8, lr}^		
cmpmi	ip, pc, asr r3		
subscs	r4, r3, r6, asr r5		
		; <UNDEFINED> instruction: 0x36353131	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
		; <UNDEFINED> instruction: 0x565f3531	
svcmi	0x00545f41		
svcpl	0x0041505f		
subspl	r5, r2, #281018368	; 0x10c00000	
svcpl	0x00544e45		
eorvc	r2, r2, r0, lsr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #14		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #32		
blmi	115a264 <__undef_stack+0x1043704>		
subspl	r4, r5, #2080374785	; 0x7c000001	
stmdapl	r0, {r5, r8, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
ldrbmi	r4, [r2, #-3907]	; 0xfffff0bd	
stmdami	r7, {r0, r1, r4, r6, r8, fp, lr}^		
svcmi	0x00435f54		
subscc	r5, pc, sp, asr #32		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
ldmdami	pc, {r3, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
		; <UNDEFINED> instruction: 0x46464638	
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
subspl	r5, pc, r3, asr r4	; <UNPREDICTABLE>	
svcmi	0x00464946		
svcpl	0x004f4e5f		
stclmi	15, cr4, [pc, #-328]	; 8c1c <SLCRlockKey+0x15a1>	
eorscc	r3, r0, #32, 10	; 0x8000000	
svcpl	0x005f004c		
mrcvs	1, 3, r6, cr2, cr7, {3}		
		; <UNDEFINED> instruction: 0x6665725f	
cdpvs	2, 6, cr7, cr5, cr5, {3}		
ldmdacs	r3!, {r0, r1, r5, r6, r8, sl, sp, lr}^		
stclcs	9, cr7, [sp], #-460	; 0xfffffe34	
stmdbcs	r7!, {r0, r2, r3, r5, r6, r8, r9, ip, sp, lr}^		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
teqvc	lr, #40, 4	; 0x80000002	
ldmdbvs	r4!, {r0, r2, r5, r6, r8, r9, sp, lr}^		
cdpcs	14, 2, cr6, cr0, cr15, {3}		
cdpcs	14, 7, cr6, cr5, cr7, {3}		
mrcvs	1, 3, r6, cr2, cr7, {3}		
cdpcs	14, 6, cr6, cr7, cr9, {3}		
teqvc	r3, #34	; 0x22	
blcc	a64390 <__undef_stack+0x94d830>		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
teqvs	lr, r8, lsr #4		
bvc	1a61b88 <__undef_stack+0x194b028>		
eorcs	r5, r2, #32, 24	; 0x2000	
ldrbvs	r6, [r3, -r0, lsr #26]!		
subscs	r2, ip, #32, 4		
eorscs	r2, fp, r2, lsr #18		
cmnvc	r1, #380	; 0x17c	
ldmdacs	pc, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
rsbsvc	r2, r0, #544	; 0x220	
svcvs	0x00697665		
stmdbcs	r2!, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
strbpl	r5, [r3], #-833	; 0xfffffcbf	
svcpl	0x00454d49		
stmdacs	r6, {r1, r6, r8, sl, ip, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
eorvc	r2, r8, r0, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
cmnvc	r1, #46, 30	; 0xb8	
cfstrdvs	mvd7, [r9, #-396]!	; 0xfffffe74	
strbvc	r5, [r2, #-3941]!	; 0xfffff09b	
svcpl	0x00002966		
mcrvs	7, 3, r6, cr5, cr15, {2}		
cmnvs	r9, #1342177286	; 0x50000006	
rsbsvc	r6, r8, r8, lsr #10		
ldclcs	12, cr2, [r4], #-456	; 0xfffffe38	
cfldr64cs	mvdx6, [r3], #-484	; 0xfffffe1c	
eorcs	r6, r9, lr, ror #30		
strbvc	r5, [r2, #-3935]!	; 0xfffff0a1	
ldmdbvs	r4!, {r0, r3, r5, r6, sl, fp, sp, lr}^		
stmdavs	r3!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldrbvs	r6, [r3, #-3951]!	; 0xfffff091	
rsbsvc	r6, r8, pc, asr r5		
svcpl	0x00202872		
ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r9, sp, lr}^		
cdpvs	4, 6, cr7, cr9, cr12, {3}		
rsbsvc	r7, r9, pc, asr r4		
cmpvs	pc, #-1811939327	; 0x94000001	
cmnvs	r0, pc, ror #26		
stclvs	9, cr6, [r2], #-464	; 0xfffffe30	
ldmdacs	r0!, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction: 0x666f6570	
rsbsvc	r6, r8, r8, lsr #10		
eorcs	r2, ip, r2, ror r9		
eorcs	r2, ip, r4, ror r9		
cfldr64cs	mvdx6, [r3], #-484	; 0xfffffe1c	
stmdbcs	pc!, {r5, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r2, r7, lsr pc		
svcpl	0x00305f4d		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbmi	r8, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r3, r0, r8, ror r0		
		; <UNDEFINED> instruction: 0x46464633	
subspl	r0, r8, #70	; 0x46	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
ldrbpl	r4, [r2], #-2390	; 0xfffff6aa	
svcpl	0x004c4155		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
subcs	r4, ip, r2, asr pc		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
cmncc	r3, r0, lsr #32		
teqvs	r0, #44	; 0x2c	
teqcc	r0, #12544	; 0x3100	
svcpl	0x005f0022		
svcpl	0x00515355		
strbpl	r4, [r9], #-582	; 0xfffffdba	
teqcc	r0, #380	; 0x17c	
cmppl	r8, #50	; 0x32	
cmppl	r5, #84, 30	; 0x150	
strbpl	r5, [r2, #-3906]	; 0xfffff0be	
svcmi	0x00545f46		
stmdbmi	r2, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
ldrtcc	r2, [r1], #-71	; 0xffffffb9	
stmdapl	r0, {r0, r4, r5, r8, r9, ip, sp}		
cmpmi	pc, #84, 6	; 0x50000001	
ldmdbmi	pc, {r0, r1, r4, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
svcmi	0x005f544e		
subspl	r4, r5, #201326593	; 0xc000001	
cfldrdmi	mvd4, [pc, #-276]	; 8e0c <SLCRlockKey+0x1791>	
subcs	r5, fp, r1, asr #6		
eorscc	r7, r0, r0, lsr r8		
teqcc	r0, r0, lsr r0		
svcpl	0x00003030		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
movtpl	r4, #5727	; 0x165f	
ldrbpl	r3, [pc], #-2132	; 8f3c <SLCRlockKey+0x18c1>	
svcpl	0x00455059		
mcrvs	0, 3, r2, cr9, cr15, {2}		
ldmdbmi	r5, {r2, r4, r5, r6}^		
cmpmi	sp, lr, asr #8		
stmdacs	r3, {r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00202978		
mcrmi	5, 2, r5, cr9, cr15, {2}		
stmdapl	r1, {r2, r4, r6, r8, sl, fp, lr}^		
stmdavc	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, lr}		
subspl	r0, r8, r9, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
subpl	r5, r1, #398458880	; 0x17c00000	
mcrrmi	15, 5, r5, r3, cr4		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r2, r5, sl, asr r0		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00474552		
subpl	r5, r6, #80740352	; 0x4d00000	
svcpl	0x00415f30		
strbmi	r4, [sp], #-2387	; 0xfffff6ad	
movtpl	r4, #7519	; 0x1d5f	
eorcc	r2, r8, fp, asr #32		
stccc	6, cr4, [r0], #-480	; 0xfffffe20	
		; <UNDEFINED> instruction: 0x564d203c	
svcpl	0x00305246		
ldmdbmi	r3, {r0, r6, r8, r9, sl, fp, ip, lr}^		
subsmi	r4, pc, #1291845632	; 0x4d000000	
eoreq	r5, r9, r9, asr #8		
ldrbtvc	r5, [r0], #-3935	; 0xfffff0a1	
rsbscs	r5, r4, r2, ror pc		
strbtvs	r6, [r9], #-3958	; 0xfffff08a	
stmdapl	r0, {r5, r9, fp, sp}		
ldrbpl	r5, [pc, #-1107]	; 8b7d <SLCRlockKey+0x1502>	
mrcmi	2, 2, r4, cr15, cr3, {2}		
strbpl	r5, [r2, #-3919]	; 0xfffff0b1	
ldrtcc	r2, [r1], #-70	; 0xffffffba	
movwmi	r3, #1073	; 0x431	
blmi	10dcd14 <__undef_stack+0xfc61b4>		
cmpmi	lr, pc, asr r5		
strbmi	r4, [r5], #-3138	; 0xfffff3be	
stmdapl	r0, {r5, r8, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
		; <UNDEFINED> instruction: 0x57554353	
subscc	r5, pc, r4, asr #8		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
cmpmi	r3, #332	; 0x14c	
ldrbmi	r5, [r7], #-3925	; 0xfffff0ab	
mcrmi	15, 2, r5, cr9, cr4, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], -lr, asr #8		
cmpcc	r4, r1, asr #6		
cmpmi	sp, r6, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x37343132	
		; <UNDEFINED> instruction: 0x36333834	
strvc	r3, [r0, #-1844]	; 0xfffff8cc	
strbvs	r7, [r9, -lr, ror #6]!		
rsbeq	r6, r4, lr, ror #10		
subpl	r5, r1, #88	; 0x58	
ldclmi	8, cr5, [r4, #-380]	; 0xfffffe84	
subspl	r4, r4, #1207959553	; 0x48000001	
ldclmi	14, cr4, [r5, #-380]	; 0xfffffe84	
movtpl	r4, #59743	; 0xe95f	
movtmi	r4, #57684	; 0xe154	
teqcc	r0, r5, asr #6		
cmppl	pc, #0, 30		
svcpl	0x00434454		
ldrbpl	r4, [r3], #-3912	; 0xfffff0b8	
svcpl	0x005f4445		
svcpl	0x00003120		
mcrmi	5, 2, r5, cr9, cr15, {2}		
stmdapl	r1, {r2, r4, r6, r8, sl, fp, lr}^		
teqvs	r8, #2080374785	; 0x7c000001	
rsbcs	r2, r3, r9, lsr #32		
strpl	r2, [r0, #-803]!	; 0xfffffcdd	
svcpl	0x00004c4c		
movtmi	r4, #21599	; 0x545f	
cmppl	pc, #905969664	; 0x36000000	
svcmi	0x004e4255		
mcrrmi	13, 5, r4, r1, cr2		
mcrmi	13, 2, r4, cr9, cr15, {2}		
eorcc	r5, r0, pc, asr pc		
eorscc	r3, r0, lr, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
teqcc	r0, r0, lsr r0		
ldmdacc	r3!, {r0, r2, r6, r8, sl, fp, sp}		
subeq	r4, r4, r3, lsr r4		
strbvs	r5, [lr, #-3935]!	; 0xfffff0a1	
subsvc	r6, pc, r5, ror #8		
stmdbvs	r4!, {r2, r4, r5, r6, r9, ip, sp, lr}^		
ldrbvc	r6, [pc], #-1638	; 90c8 <SLCRlockKey+0x1a4d>	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
strbmi	r5, [r4], #-3895	; 0xfffff0c9	
subscc	r4, pc, r2, asr r3	; <UNPREDICTABLE>	
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
ldmdami	pc, {r3, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
		; <UNDEFINED> instruction: 0x46363030	
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
ldrbpl	r5, [pc, #-1107]	; 8ca5 <SLCRlockKey+0x162a>	
cmpmi	pc, r3, asr r2	; <UNPREDICTABLE>	
cmpmi	r5, ip, asr #4		
cmpmi	pc, #68, 18	; 0x110000	
stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^		
ldrbmi	r5, [r2, #-1351]	; 0xfffffab9	
ldrtcc	r2, [r1], #-68	; 0xffffffbc	
stmdapl	r0, {r0, r4, r5, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
cmppl	r9, #2080374785	; 0x7c000001	
mcrmi	3, 2, r4, cr15, cr15, {2}		
sfmmi	f5, 2, [pc], {84}	; 0x54	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r1, lsr ip		
eorcs	r3, ip, r3, rrx		
stmdapl	r0, {r4, r5, r9, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
strbmi	r5, [r8, #-1093]	; 0xfffffbbb	
strbpl	r4, [r5], #-3666	; 0xfffff1ae	
ldrbmi	r3, [pc, #-95]	; 90f9 <SLCRlockKey+0x1a7e>	
svcpl	0x0054454e		
subpl	r4, r3, #21248	; 0x5300	
eorscc	r3, r0, pc, asr r1		
cmppl	r0, #-805306364	; 0xd0000004	
		; <UNDEFINED> instruction: 0x5649445f	
eorseq	r2, r5, r1, lsr r0		
cmpmi	r5, pc, asr pc		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, pc, asr pc		
		; <UNDEFINED> instruction: 0x46464658	
strbmi	r4, [r6], -r6, asr #12		
teqcc	sp, r6, asr #32		
subeq	r5, fp, r6, lsr r5		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
subpl	r4, r4, #1593835520	; 0x5f000000	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
		; <UNDEFINED> instruction: 0x46464631	
strbmi	r4, [r6], -r6, asr #12		
ldrbpl	r5, [pc, #-3840]	; 82bc <SLCRlockKey+0xc41>	
ldmdbmi	pc, {r3, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorseq	r2, r0, pc, asr r0		
svcpl	0x00545358		
subpl	r4, pc, ip, asr #30		
blmi	10d96dc <__undef_stack+0xfc2b7c>		
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
svcpl	0x00004c37		
cmpmi	r2, r0, asr r1		
eorvc	r5, r8, sp, asr #6		
sfmvs	f7, 2, [r1, #-388]!	; 0xfffffe7c	
ldrbtvc	r6, [r3], #-2412	; 0xfffff694	
cmnvs	r0, r9, lsr #32		
stfvse	f6, [sp], #-456	; 0xfffffe38	
rsbseq	r7, r4, r9, ror #6		
smlsldmi	r5, r9, pc, r3	; <UNPREDICTABLE>	
subcs	r4, r4, lr, asr #10		
mcrvs	9, 3, r6, cr7, cr3, {3}		
svcpl	0x00006465		
mcrmi	5, 2, r4, cr5, cr2, {2}		
subpl	r5, sp, r4, asr pc		
teqpl	r5, #95	; 0x5f	
rsbsvc	r7, r4, #40	; 0x28	
stmdacs	r8!, {r0, r3, r5, sp}		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
subsvc	r3, pc, sp, lsr #28		
eoreq	r7, r9, r5, lsr r3		
svcpl	0x00535058		
subcc	r5, r3, r4, asr r4		
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r2, [r4], #-68	; 0xffffffbc	
ldrbmi	r5, [pc], #-3840	; 9244 <SLCRlockKey+0x1bc9>	
ldmdami	pc, {r1, r6, sl, fp, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], #-833	; 924c <SLCRlockKey+0x1bd1>	
subpl	r4, pc, #1104	; 0x450	
subscs	r5, pc, sp, asr #30		
subspl	r0, r8, r1, lsr r0		
cmppl	pc, #268435460	; 0x10000004	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
strbmi	r4, [pc], #-3423	; 9268 <SLCRlockKey+0x1bed>	
eorseq	r2, r0, r5, asr #32		
subpl	r5, r1, #88	; 0x58	
stclmi	8, cr5, [r5, #-380]	; 0xfffffe84	
cmppl	r0, #67108865	; 0x4000001	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
cmpcc	sp, r7, asr #10		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
svcpl	0x00535058		
ldrbmi	r4, [r2, #-3907]	; 0xfffff0bd	
stmdami	r7, {r0, r1, r4, r6, r8, fp, lr}^		
cmpmi	r2, r4, asr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
ldmdacc	r8!, {r3, r4, r5, r6, r9, sl, lr}		
eorscc	r3, r0, r0, lsr r0		
svcpl	0x005f0030		
svcpl	0x00434347		
ldrbmi	r4, [r6, #-328]	; 0xfffffeb8	
mrcmi	3, 2, r5, cr9, cr15, {2}		
svcmi	0x00435f43		
subpl	r5, r1, #77	; 0x4d	
cdpmi	15, 4, cr5, cr1, cr5, {2}		
ldrbpl	r5, [r3, -r4, asr #30]		
subscc	r5, pc, #65	; 0x41	
svcpl	0x00003120		
submi	r4, pc, #18176	; 0x4700	
subspl	r4, pc, #16640	; 0x4100	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
stclvs	15, cr5, [r7], #-128	; 0xffffff80	
sfmvs	f6, 2, [r1], #-444	; 0xfffffe44	
rsbvc	r6, sp, pc, asr r9		
svcpl	0x00657275		
rsbseq	r7, r2, r0, ror r4		
svcvs	0x00635f5f		
rsbvc	r7, r1, #109	; 0x6d	
svcpl	0x006e665f		
strbvs	r5, [r4, #-3956]!	; 0xfffff08c	
strbvs	r6, [lr, #-2406]!	; 0xfffff69a	
stmdapl	r0, {r2, r5, r6, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
mcrmi	12, 2, r4, cr9, cr15, {2}		
svcpl	0x00524145		
svcpl	0x00535f30		
svcpl	0x00495841		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
strbmi	r4, [r6], -r3, asr #12		
subeq	r4, r6, r6, asr #12		
svcpl	0x00545358		
cmpmi	r6, r9, asr #28		
svcpl	0x0044494c		
cmppl	r2, #360710144	; 0x15800000	
subcs	r4, lr, r9, asr #30		
stmdapl	r0, {r2, r4, r5, sl, fp, lr}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
bpl	11210ac <__undef_stack+0x100a54c>		
teqcc	r8, r3, asr #32		
eorscs	r3, ip, r0, lsr #24		
svcpl	0x00002931		
stmdbmi	ip, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, r3, r3, asr r4		
stmdbmi	r0, {r0, r1, r4, r5, ip, sp}		
cmpmi	sp, lr, asr #8		
stmdacs	r3, {r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x00202978		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
svcpl	0x0058414d		
ldmdbcs	r8!, {r0, r1, r6, fp, sp}^		
subspl	r5, pc, r0, lsl #30		
stmdbmi	r4, {r2, r4, r6, r9, ip, lr}^		
ldrbpl	r4, [pc], #-1606	; 93a0 <SLCRlockKey+0x1d25>	
svcpl	0x00455059		
mcrvs	0, 3, r2, cr9, cr15, {2}		
cmppl	r8, #116	; 0x74	
subpl	r5, r9, r4, asr pc		
subspl	r4, pc, #76546048	; 0x4900000	
strbpl	r5, [r5], #-837	; 0xfffffcbb	
smlsldmi	r5, r5, pc, r2	; <UNPREDICTABLE>	
ldrbmi	r5, [r4, #-841]	; 0xfffffcb7	
subpl	r5, r5, #328	; 0x148	
subscs	r4, r2, r2, asr pc		
ldcmi	3, cr3, [r2], #-212	; 0xffffff2c	
ldrbpl	r5, [r3], #-3840	; 0xfffff100	
ldrbmi	r4, [r2, -r4, asr #2]		
eoreq	r4, r0, pc, asr r8		
movtmi	r5, #32607	; 0x7f5f	
strbpl	r5, [r1], #-3907	; 0xfffff0bd	
movtmi	r4, #40271	; 0x9d4f	
cmpmi	r8, pc, asr r3		
svcpl	0x00363152		
svcmi	0x004c5f54		
ldrbmi	r4, [pc], -r3, asr #22		
subcs	r4, r5, r2, asr r5		
subspl	r0, r8, r2, lsr r0		
cmppl	pc, #268435460	; 0x10000004	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
strbpl	r5, [lr, #-3907]	; 0xfffff0bd	
cdpmi	15, 4, cr5, cr9, cr13, {2}		
mcrmi	4, 2, r5, cr1, cr3, {2}		
subscs	r4, r3, r3, asr #10		
svcpl	0x005f0031		
movtmi	r5, #4949	; 0x1355	
svcpl	0x004d5543		
strbpl	r4, [r9], #-582	; 0xfffffdba	
stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cmpmi	r0, r0, lsl #16		
		; <UNDEFINED> instruction: 0x47585f52	
svcpl	0x004f4950		
svcpl	0x004d554e		
ldrbpl	r4, [r3], #-3657	; 0xfffff1b7	
strbmi	r4, [r3, #-3649]	; 0xfffff1bf	
eorseq	r2, r1, r3, asr r0		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
svcpl	0x00305f52		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
svcpl	0x00535058		
cmpmi	r7, r6, asr #32		
ldmdbmi	pc, {r0, r4, r5, sl, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r2, r9, r4, asr #32		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r3, #55, 30	; 0xdc	
movtmi	r4, #38741	; 0x9755	
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
teqcc	r0, r6, asr #32		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
stmdbmi	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
strbmi	r5, [r9], #-3918	; 0xfffff0b2	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
strvs	r2, [r0, #-560]	; 0xfffffdd0	
ldrbvc	r6, [pc], #-1134	; 94d0 <SLCRlockKey+0x1e55>	
rsbeq	r6, r5, r9, ror #26		
stmdapl	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r4, [r2], #-3920	; 0xfffff0b0	
svcpl	0x005f0020		
ldmdacs	r4, {r4, r6, r8, sl, fp, lr}^		
cmnvc	r7, #268435462	; 0x10000006	
rsbvc	r2, r1, #41	; 0x29	
stmdapl	r0, {r0, r1, r2, r5, r6, r8, r9, ip, sp, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
movtmi	r4, #54095	; 0xd34f	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r6, asr #16		
strbmi	r4, [r6], -r3, asr #12		
ldrbpl	r5, [pc, #-3840]	; 861c <SLCRlockKey+0xfa1>	
svcpl	0x00534553		
strbpl	r4, [r9], #-3657	; 0xfffff1b7	
stmdbmi	lr, {r1, r2, r6, r8, fp, lr}^		
teqcc	r0, pc, asr pc		
cmppl	r0, #0, 16		
svcmi	0x004c475f		
svcpl	0x004c4142		
svcpl	0x00524d54		
svcpl	0x00544e49		
eorcc	r4, r0, #1224736768	; 0x49000000	
subspl	r0, r8, r7, lsr r0		
ldrbmi	r5, [pc, -r1, asr #4]		
svcpl	0x004f4950		
movtpl	r5, #40752	; 0x9f30	
cmpmi	r5, pc, asr r4		
eorseq	r2, r0, ip, asr #32		
svcpl	0x00545358		
		; <UNDEFINED> instruction: 0x46494650	
strbmi	r5, [r4, #-3919]	; 0xfffff0b1	
svcmi	0x004c4441		
strcc	r4, [r0, #-2883]!	; 0xfffff4bd	
subeq	r3, ip, r0, lsr r5		
ldrbpl	r5, [r5], #-3935	; 0xfffff0a1	
submi	r5, r6, #324	; 0x144	
svcpl	0x005f5449		
ldmdacc	r2!, {r5, r8, ip, sp}		
cmpvc	pc, #0, 30		
strbtvc	r7, [r6], #-628	; 0xfffffd8c	
stclvs	13, cr6, [r5], #-420	; 0xfffffe5c	
stmdacs	r5!, {r0, r3, r5, r6, r8, r9, fp, sp, lr}^		
cmnvs	r4, r6, ror #26		
		; <UNDEFINED> instruction: 0x662c6772	
ldrbtvc	r7, [r3], #-617	; 0xfffffd97	
cmnvs	r2, r6, ror r1		
eorcs	r6, r9, r2, ror r7		
strbtvc	r5, [r1], #-3935	; 0xfffff0a1	
rsbvs	r7, r9, #116, 4	; 0x40000007	
svcpl	0x00657475		
svcpl	0x0028285f		
rsbvc	r6, pc, #99614720	; 0x5f00000	
svcpl	0x0074616d		
svcpl	0x0028205f		
rsbsvc	r7, r4, #2080374785	; 0x7c000001	
cfstrdvs	mvd7, [r9, #-408]!	; 0xfffffe68	
mrrccs	15, 6, r5, pc, cr5	; <UNPREDICTABLE>	
strbtvc	r6, [sp], #-1568	; 0xfffff9e0	
sfmcs	f7, 2, [r7], #-388	; 0xfffffe7c	
rsbvc	r6, r9, #32, 12	; 0x2000000	
cmnvs	r6, r3, ror r4		
		; <UNDEFINED> instruction: 0x67726172	
eoreq	r2, r9, r9, lsr #18		
ldrbpl	r5, [r0], #-3935	; 0xfffff0a1	
		; <UNDEFINED> instruction: 0x46494452	
subscs	r5, r4, r6, asr #30		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
		; <UNDEFINED> instruction: 0x565f3531	
svcmi	0x00545f41		
svcpl	0x0041505f		
strbmi	r5, [r8, #-1103]	; 0xfffffbb1	
eorscs	r5, r3, r2, asr pc		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
teqvs	r0, #44	; 0x2c	
		; <UNDEFINED> instruction: 0x37202c38	
subspl	r0, r8, r2, lsr #32		
ldclmi	15, cr5, [r3, #-332]	; 0xfffffeb4	
cdpmi	15, 4, cr5, cr9, cr3, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r0, r0, lsr #10		
svcpl	0x00545358		
ldrbpl	r4, [r4], #-1111	; 0xfffffba9	
ldmdbmi	r4, {r1, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x0052454d		
stfmie	f4, [r9], {70}	; 0x46	
teqcc	r0, r5, asr #8		
cfldr32mi	mvfx3, [r1], #-200	; 0xffffff38	
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x0038544e		
svcpl	0x0058414d		
eorscc	r2, r1, #95	; 0x5f	
subspl	r0, r8, r7, lsr r0		
subspl	r5, pc, r1, asr #4		
cmppl	pc, r3, asr r7	; <UNPREDICTABLE>	
svcpl	0x00495053		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, r8, ror r5		
eorscc	r4, r0, r0, lsr r4		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
mrcmi	3, 2, r5, cr15, cr0, {2}		
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r4, lr, asr #6		
movtpl	r4, #21326	; 0x534e	
svcpl	0x00003120		
svcpl	0x0053435f		
subspl	r4, r5, #332	; 0x14c	
ldmdbpl	r2, {r0, r1, r6, r8, sl, lr}^		
svcpl	0x00585847		
svcpl	0x004a414d		
eorscc	r2, r2, pc, asr r0		
stmdapl	r0, {r0, r4, r5, sl, ip, sp}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
cmpmi	r1, #328	; 0x148	
eorscs	r2, r1, r0, lsr #16		
eorcc	r3, r0, #60, 24	; 0x3c00	
stmdapl	r0, {r0, r1, r2, r4, r5, r8, fp, sp}		
svcpl	0x00474552		
subpl	r5, r6, #80740352	; 0x4d00000	
subpl	r5, r4, r0, lsr pc		
movtpl	r4, #7519	; 0x1d5f	
eorcc	r2, r8, fp, asr #32		
stccc	6, cr4, [r0], #-480	; 0xfffffe20	
subspl	r2, r8, #60	; 0x3c	
ldclmi	7, cr4, [pc, #-276]	; 95ec <SLCRlockKey+0x1f71>	
subscc	r4, r2, r6, asr r6		
svcpl	0x0050445f		
ldmdbcs	r4, {r1, r6, r8, fp, lr}^		
cmpvc	pc, #0, 30		
sfmvs	f7, 2, [r6, #-464]!	; 0xfffffe30	
stmdbvs	ip!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^		
strtvs	r6, [r8], -fp, ror #10		
rsbvc	r7, r1, #1828716544	; 0x6d000000	
stmdbvs	r6!, {r0, r1, r2, r5, r6, sl, fp, sp}^		
		; <UNDEFINED> instruction: 0x76747372	
rsbvc	r7, r1, #268435462	; 0x10000006	
svcpl	0x00202967		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
svcpl	0x005f6574		
svcpl	0x005f2828		
ldclvs	15, cr6, [r2, #-408]!	; 0xfffffe68	
svcpl	0x005f7461		
svcpl	0x005f2820		
		; <UNDEFINED> instruction: 0x66727473	
svcpl	0x006e6f6d		
		; <UNDEFINED> instruction: 0x66202c5f	
rsbvc	r7, r1, #1828716544	; 0x6d000000	
strtvs	r2, [r0], -r7, ror #24		
ldrbtvc	r7, [r3], #-617	; 0xfffffd97	
cmnvs	r2, r6, ror r1		
stmdbcs	r9!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}		
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
teqcc	r0, r0, asr r1		
strbpl	r4, [lr, #-1792]	; 0xfffff900	
strtcc	r4, [r0], #-800	; 0xfffffce0	
teqcc	lr, lr, lsr #18		
cmnvs	sp, r0, lsr #26		
stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38	
strbtvc	r7, [sp], -r1, ror #4		
rsbcs	r2, r1, r7, lsr sp		
stclvs	13, cr6, [r6], #-180	; 0xffffff4c	
ldfcse	f6, [r4, #-444]!	; 0xfffffe44	
sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c	
strbtvc	r6, [r6], #-3955	; 0xfffff08d	
stccs	0, cr7, [r0, #-408]!	; 0xfffffe68	
ldrbvc	r6, [r0, #-1645]!	; 0xfffff993	
svcvs	0x00656e3d		
rsbvc	r2, r6, lr, ror #26		
stccs	6, cr3, [r0, #-196]!	; 0xffffff3c	
stccs	3, cr3, [r0, #-412]!	; 0xfffffe64	
stccs	0, cr3, [r0, #-316]!	; 0xfffffec4	
cmnvc	r5, #6528	; 0x1980	
strbvs	r6, [r7, #-371]!	; 0xfffffe8d	
cdpvs	12, 6, cr6, cr5, cr13, {1}		
cfstrdcc	mvd7, [r8, #-412]!	; 0xfffffe64	
cmppl	r8, #48	; 0x30	
mcrrmi	15, 5, r5, r6, cr4		
svcpl	0x00485341		
svcpl	0x00494643		
subpl	r5, r5, #339738624	; 0x14400000	
subpl	r5, r5, #356	; 0x164	
subscs	r4, r2, r2, asr pc		
ldmdacc	r3!, {r0, r4, r5, r8, ip, sp}		
ldmdbvs	r8, {r2, r3, r6}^		
movtvc	r5, #8044	; 0x1f6c	
ldrbtvc	r6, [r2], #-1395	; 0xfffffa8d	
strbtvs	r6, [r9], #-3926	; 0xfffff0aa	
rsbsvc	r4, r8, r8, lsr #10		
cmnvc	r3, #478150656	; 0x1c800000	
stmdbcs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^		
stmdbvs	r0!, {r5, r8, r9, fp, ip, sp, lr}		
strmi	r2, [r8, #-102]!	; 0xffffff9a	
ldrbvs	r7, [r2, #-120]!	; 0xffffff88	
svcvs	0x00697373		
blvc	813dd8 <__undef_stack+0x6fd278>		
stclvs	8, cr5, [r9], #-128	; 0xffffff80	
cmnvc	r3, #-1073741801	; 0xc0000017	
cmnpl	r4, #1342177286	; 0x50000006	
ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c	
eorscs	r2, sp, r3, ror r0		
svcpl	0x004c4958		
ldrbmi	r5, [r3, #-833]	; 0xfffffcbf	
mrcmi	4, 2, r5, cr15, cr2, {2}		
blcc	115d180 <__undef_stack+0x1046620>		
strvs	r7, [r0, #-3360]!	; 0xfffff2e0	
rsbcs	r7, r5, ip, ror #6		
ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sp}^		
movtvc	r5, #8044	; 0x1f6c	
ldrbtvc	r6, [r2], #-1395	; 0xfffffa8d	
ldrbmi	r5, [pc], -r8, lsr #30		
svcpl	0x00454c49		
svcpl	0x00202c5f		
mcrmi	12, 2, r4, cr9, cr15, {2}		
ldmdbcs	pc, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldmdbvs	r8, {r0, r1, r3, r4, r5, sp}^		
movtvc	r5, #8044	; 0x1f6c	
ldrbtvc	r6, [r2], #-1395	; 0xfffffa8d	
strbtvc	r7, [r1], #-1107	; 0xfffffbad	
stccc	3, cr7, [r0, #-468]!	; 0xfffffe2c	
mcrrmi	8, 2, r5, r9, cr0		
cmppl	r3, #-1073741801	; 0xc0000017	
svcpl	0x00545245		
strbpl	r4, [r3, #-847]	; 0xfffffcb1	
strbmi	r5, [r5], #-594	; 0xfffffdae	
ldrbvs	r2, [r2, #-59]!	; 0xffffffc5	
mrcvs	5, 3, r7, cr2, cr4, {3}		
rsbscs	r2, sp, fp, lsr r0		
subspl	r0, r8, sp, ror r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
subspl	r5, r3, pc, asr r1		
mcrrmi	15, 4, r5, r3, cr9		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r2, r2, sl, asr r0		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
cmpmi	r3, pc, asr pc		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x005f0037		
ldrbmi	r5, [pc], -r8, asr #2		
svcpl	0x00544942		
ldrcc	r2, [r1, #-95]!	; 0xffffffa1	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldrbmi	r3, [pc], #-1329	; 98f8 <SLCRlockKey+0x227d>	
ldrbmi	r4, [r5, -r5, asr #4]		
cmpmi	r5, pc, asr r6		
ldrbmi	r5, [r2, #-1364]	; 0xfffffaac	
eorcs	r3, r0, #95	; 0x5f	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
cmncc	r3, r0, lsr #32		
eorscs	r2, r2, #44	; 0x2c	
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
movtmi	r4, #12620	; 0x314c	
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorscc	r2, r3, #95	; 0x5f	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r7, r7, asr #30		
eorscs	r3, r2, r2, asr r1		
eorseq	r3, r2, r2, ror r1		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x00435f35		
svcpl	0x00544e55		
submi	r4, r1, #1104	; 0x450	
cmppl	pc, #76, 10	; 0x13000000	
eorcs	r5, r0, #1157627904	; 0x45000000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r9], #-128	; 0xffffff80	
eorscc	r6, r1, #32, 6	; 0x80000000	
eorscs	r2, r1, #44	; 0x2c	
cmpmi	r3, r0, lsl #30		
		; <UNDEFINED> instruction: 0x565f5453	
subcs	r4, r4, pc, asr #18		
stmdbvs	pc!, {r3, r5, r9, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
svcpl	0x00002964		
bpl	125e70c <__undef_stack+0x1147bac>		
subscs	r5, r4, r5, asr #30		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00444953		
strbpl	r4, [r6], #-3923	; 0xfffff0ad	
ldrbmi	r4, [r2, #-343]	; 0xfffffea9	
ldccc	8, cr2, [r1], #-128	; 0xffffff80	
ldmdbcs	r3!, {r2, r3, r4, r5, r9, ip, sp}		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
strbpl	r4, [pc], #-3679	; 99b8 <SLCRlockKey+0x233d>	
mcrrmi	0, 5, r5, pc, cr15		
subcs	r4, r4, ip, asr #10		
subeq	r3, ip, r1, lsr r0		
svcvs	0x006c5f5f		
cmpvs	pc, #101376	; 0x18c00	
ldrbvs	r6, [r3, #-3948]!	; 0xfffff094	
cmnvs	r5, #-268435451	; 0xf0000005	
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, ip, sp, lr}^		
cfstr32vs	mvfx6, [r8], #-472	; 0xfffffe28	
stmdbcs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^		
cmpmi	pc, #32, 16	; 0x200000	
svcpl	0x00545341		
strbmi	r4, [r9], #-3926	; 0xfffff0aa	
eoreq	r3, r9, r0, lsr #32		
strbmi	r5, [ip], #-3935	; 0xfffff0a1	
ldrbmi	r4, [pc], #-3138	; 99f8 <SLCRlockKey+0x237d>	
svcpl	0x005f4749		
eorseq	r3, r5, r0, lsr #2		
stmdami	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
eorscc	r5, r3, #268435460	; 0x10000004	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
strbvs	r6, [lr, -ip, ror #30]!		
cmnvc	lr, #32, 10	; 0x8000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
cdpvs	0, 6, cr2, cr9, cr4, {3}		
subspl	r0, r8, #116	; 0x74	
cmpmi	pc, #18087936	; 0x1140000	
eorscs	r3, r1, r2, asr r1		
teqcc	r1, r3, ror #4		
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
rsbcs	r6, r7, pc, ror #28		
strbvs	r6, [lr, -ip, ror #30]!		
subsvc	r5, pc, r0, lsl #30		
rsbcc	r7, r5, #1342177287	; 0x50000007	
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcvs	0x00635f5f		
svcpl	0x0074736e		
eoreq	r2, r9, pc, asr r9		
movtmi	r5, #32607	; 0x7f5f	
strbpl	r5, [r1], #-3907	; 0xfffff0bd	
movtmi	r4, #40271	; 0x9d4f	
svcmi	0x0048535f		
cfldrdmi	mvd5, [pc], {82}	; 0x52	
svcpl	0x004b434f		
strbmi	r5, [r5, #-582]	; 0xfffffdba	
stmdapl	r0, {r5, r9, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
cmpmi	r5, pc, asr r2		
mrrcmi	15, 4, r5, r4, cr4		
cdpmi	15, 4, cr5, cr5, cr2, {2}		
subscs	r5, r9, r4, asr r2		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r5], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
ldrcc	r6, [r1, #-800]!	; 0xfffffce0	
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, #52, 24	; 0x3400	
subspl	r0, r8, #34	; 0x22	
ldrbmi	r4, [pc], -r5, asr #14		
movtpl	r4, #59728	; 0xe950	
teqvs	r0, #84, 4	; 0x40000005	
svcpl	0x00003031		
		; <UNDEFINED> instruction: 0x464c555f	
strbpl	r4, [r3], #-338	; 0xfffffeae	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, pc, asr pc		
		; <UNDEFINED> instruction: 0x46464658	
strbmi	r4, [r6], -r6, asr #12		
teqcc	sp, #70	; 0x46	
subpl	r5, ip, #209715200	; 0xc800000	
ldrbmi	r5, [pc], #-3840	; 9ae8 <SLCRlockKey+0x246d>	
mcrrmi	6, 4, r5, pc, cr5		
cfstrdmi	mvd5, [r9], {65}	; 0x41	
ldmdbvc	r4!, {r0, r2, r6, fp, sp}^		
		; <UNDEFINED> instruction: 0x762c6570	
eorcs	r7, r9, r1, ror #4		
ldmdbvc	r4!, {r3, r5, fp, sp}^		
stmdacs	r9!, {r4, r5, r6, r8, sl, sp, lr}		
ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbtvc	r7, [r0], #-1134	; 0xfffffb92	
ldmdbcs	r4!, {r1, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
stclvs	6, cr7, [pc], #-160	; 9a74 <SLCRlockKey+0x23f9>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
svcvs	0x00762065		
bcs	822cc4 <__undef_stack+0x70c164>		
cmnvs	r6, r9, lsr #16		
eoreq	r2, r9, r2, ror r9		
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction: 0x464f455a	
stmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r5, #1308622848	; 0x4e000000	
strtcc	r5, [r0], #-3935	; 0xfffff0a1	
ldrbmi	r5, [pc], #-3840	; 9b40 <SLCRlockKey+0x24c5>	
subscs	r5, r3, pc, asr #8		
cdpcs	0, 2, cr2, cr14, cr12, {1}		
cdpmi	0, 4, cr0, cr9, cr14, {1}		
cmpmi	pc, #84, 16	; 0x540000	
eorcs	r7, r9, r8, lsr #16		
mcrmi	15, 2, r5, cr9, cr15, {2}		
cmpmi	pc, #84, 16	; 0x540000	
eoreq	r7, r9, r8, lsr #16		
movtmi	r4, #64579	; 0xfc43	
stmdbmi	r4, {r0, r1, r3, r6, r8, r9, sl, fp, ip, lr}^		
stfmie	f4, [r2], {83}	; 0x53	
eorcc	r4, r0, r5, asr #8		
cmpmi	pc, r0, lsl #30		
cmppl	pc, #5248	; 0x1480	
svcmi	0x00455a49		
cmpmi	r7, #280	; 0x118	
svcpl	0x00524148		
eorscc	r2, r3, #84	; 0x54	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r3, r7, lsr pc		
svcpl	0x00305f4e		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
mcrmi	3, 2, r4, cr1, cr15, {2}		
mcrmi	15, 2, r5, cr9, cr0, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cdpmi	5, 4, cr5, cr9, cr0, {0}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
ldrbcc	r5, [r4], -r1, asr #6		
cmpmi	sp, r4, lsr pc		
svcpl	0x005f2058		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	r5, pc, asr ip		
ldrtcc	r5, [r6], #-1107	; 0xfffffbad	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
svcpl	0x00005f5f		
mcrmi	5, 2, r5, cr9, cr15, {2}		
stmdapl	r1, {r2, r4, r6, r8, sl, fp, lr}^		
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
strbvs	r6, [lr, -ip, ror #30]!		
cdpvs	12, 6, cr6, cr15, cr0, {1}		
cdpvs	0, 7, cr2, cr5, cr7, {3}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
stmdbvs	r0!, {r0, r2, r5, r6, sl, sp, lr}		
stmdapl	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
cmpcc	pc, #80, 6	; 0x40000001	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
ldrbpl	r5, [r4], #-3923	; 0xfffff0ad	
subscc	r3, pc, r3, asr #2		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
smcvs	59300	; 0xe7a4	
svcpl	0x0020656d		
smcvs	59300	; 0xe7a4	
stmdapl	r0, {r0, r2, r3, r5, r6, r8, sl, sp, lr}		
svcpl	0x00524150		
svcpl	0x00495841		
subcs	r4, r3, r5, asr #26		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
ldrbpl	r5, [r2], #-1107	; 0xfffffbad	
mrrcmi	11, 4, r4, pc, cr15	; <UNPREDICTABLE>	
ldmdacs	r4, {r0, r6, r8, r9, ip, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
eorvc	r2, r8, r0, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
ldrbtvc	r5, [r3], #-3886	; 0xfffff0d2	
blvs	1be6e38 <__undef_stack+0x1ad02d8>		
cmnvc	r1, #24320	; 0x5f00	
stmdapl	r0, {r2, r4, r5, r6, r8, fp, sp}		
mrrcmi	3, 5, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x00434332		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
eorscc	r4, r0, #56, 12	; 0x3800000	
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00535058		
ldmdbmi	r0, {r0, r4, r6, r8, r9, ip, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r4, asr #32		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
		; <UNDEFINED> instruction: 0x46415f37	
svcpl	0x00325f49		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbmi	r8, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
		; <UNDEFINED> instruction: 0x46464130	
svcpl	0x005f0046		
cmpmi	r5, #1136	; 0x470	
ldrbmi	r5, [r2, #-95]	; 0xffffffa1	
ldmdacs	r1, {r1, r4, r6, r8, sl, lr}^		
stfcse	f6, [sl], #-436	; 0xfffffe4c	
stmdbcs	lr!, {r0, r2, r3, r5, r6, r8, fp, sp, lr}^		
svcpl	0x00282820		
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
subscs	r5, pc, r3, asr #30		
teqcc	r0, ip, lsr ip		
blcs	8141dc <__undef_stack+0x6fd67c>		
ldrbmi	r5, [pc, -r0, lsr #30]		
svcpl	0x0043554e		
svcmi	0x004e494d		
subscs	r5, pc, r2, asr pc	; <UNPREDICTABLE>	
stmdacs	r0!, {r1, r2, r3, r4, r5, r8, sl, fp, ip, sp}		
bvs	18651bc <__undef_stack+0x174e65c>		
ldccc	0, cr2, [ip], #-164	; 0xffffff5c	
ldmdbcs	r6!, {r5, r8, ip, sp}		
stmdacs	r0!, {r5, r8, r9, fp, sp}		
stmdbcs	lr!, {r0, r2, r3, r5, r6, r8, fp, sp, lr}^		
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
mrrcmi	15, 4, r5, r4, cr12		
strbpl	r5, [sp], -r2, asr #30		
movtpl	r5, #8001	; 0x1f41	
ldmdbmi	pc, {r0, r3, r6, sl, lr}^	; <UNPREDICTABLE>	
eorvc	r2, r2, r3, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #16		
ldccs	3, cr6, [r3], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #6		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x46564d5f	
ldrbmi	r3, [pc], #-82	; 9d74 <SLCRlockKey+0x26f9>	
strbmi	r5, [r9], #-1609	; 0xfffff9b7	
stmdbmi	r2, {r0, r2, r6, r8, r9, sl, fp, ip, lr}^		
qsubcc	r2, r4, r8		
stmdapl	r0, {r1, r2, r4, r5, r8, fp, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
ldrbpl	r3, [pc, #-351]	; 9c35 <SLCRlockKey+0x25ba>	
svcpl	0x00545241		
svcpl	0x004b4c43		
cmppl	r5, r6, asr #4		
subscs	r4, sl, pc, asr r8		
eorscc	r3, r0, r5, lsr r0		
eorscc	r3, r0, r0, lsr r0		
cmpmi	r0, r0, lsl #16		
cmpmi	r8, r2, asr pc		
cmppl	r0, #68, 6	; 0x10000001	
ldmdami	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
teqcc	r7, r0, lsr r0		
stmdbmi	r0, {r1, r4, r5, ip, sp}		
svcpl	0x0038544e		
subcs	r4, lr, sp, asr #18		
svcpl	0x005f2d28		
ldmdacc	r4, {r0, r3, r6, r9, sl, fp, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stccs	15, cr5, [r0, #-380]!	; 0xfffffe84	
eoreq	r3, r9, r0, lsr #2		
movtmi	r4, #64579	; 0xfc43	
subspl	r5, pc, fp, asr #6		
cmppl	pc, #1342177284	; 0x50000004	
svcpl	0x00204345		
movtmi	r4, #64579	; 0xfc43	
subspl	r5, pc, fp, asr #6		
cmppl	pc, #1342177284	; 0x50000004	
subseq	r4, pc, r5, asr #6		
		; <UNDEFINED> instruction: 0x575f545f	
subpl	r4, r1, #4390912	; 0x430000	
stmdapl	r0, {r0, r1, r2, r3, r4, r6, sp}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r4, [pc], #-841	; 9e20 <SLCRlockKey+0x27a5>	
subspl	r5, pc, #536870917	; 0x20000005	
submi	r4, r4, #1073741841	; 0x40000011	
svcpl	0x004b4341		
svcmi	0x00525245		
eorscc	r2, r1, r2, asr r0		
stmdapl	r0, {r3, r4, r5, r8, sl, ip, sp}		
svcpl	0x00524150		
submi	r4, pc, #18176	; 0x4700	
ldrbpl	r4, [pc], #-3137	; 9e44 <SLCRlockKey+0x27c9>	
subsmi	r5, pc, #-805306364	; 0xd0000004	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
cmppl	r0, #40, 16	; 0x280000	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
subpl	r5, r5, #95	; 0x5f	
svcpl	0x00485049		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
eorcc	r2, r0, r0, lsr #22		
eorscc	r3, r0, r8, ror r2		
ldmdbmi	r5, {r0, r3, r5}^		
ldrtcc	r5, [r6], #-1102	; 0xfffffbb2	
stmdavc	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, lr}		
svcpl	0x005f2029		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	pc, #905969664	; 0x36000000	
eoreq	r7, r9, r8, lsr #16		
svcpl	0x00545358		
strbmi	r5, [r9], -r9, asr #32		
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
svcpl	0x004b4341		
svcmi	0x00525245		
teqcc	r5, #82	; 0x52	
svcpl	0x00004c34		
subpl	r4, r6, #24320	; 0x5f00	
svcpl	0x00544341		
svcpl	0x004e494d		
stccs	0, cr2, [r8, #-380]!	; 0xfffffe84	
ldcmi	14, cr2, [r5], #-192	; 0xffffff40	
mrccs	13, 1, r2, cr0, cr2, {2}		
ldmdbcs	r2, {r0, r2, r4, r5, sl, fp, lr}^		
cmpmi	r8, r0, lsl #30		
cmpmi	pc, #360710144	; 0x15800000	
cdpmi	15, 4, cr5, cr9, cr3, {2}		
stmdbmi	r2, {r3, r6, r8, fp, lr}^		
svcmi	0x004c5f54		
ldrbpl	r5, [pc], #-79	; 9edc <SLCRlockKey+0x2861>	
stmdbmi	ip, {r0, r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
mcrrmi	3, 4, r4, r1, cr2		
eorseq	r2, r1, ip, asr #32		
svcmi	0x00435f5f		
strbpl	r4, [r1], #-846	; 0xfffffcb2	
ldclcs	8, cr2, [r8], #-196	; 0xffffff3c	
stmdavc	r0!, {r0, r3, r4, r5, r6, r8, fp, sp}		
eorcs	r2, r3, r0, lsr #6		
cmppl	r8, #121	; 0x79	
usaxmi	r5, r0, r4		
svcpl	0x004f4649		
svcpl	0x00444142		
svcpl	0x00474552		
strbpl	r4, [ip, #-342]	; 0xfffffeaa	
eorscc	r2, r5, r5, asr #32		
svcpl	0x00004c33		
movtpl	r5, #12895	; 0x325f	
cmppl	pc, #1224736768	; 0x49000000	
cmpmi	r2, #331350016	; 0x13c00000	
ldmdbcs	r3!, {r0, r2, r6, fp, sp}^		
rsbsvc	r7, r4, #32, 6	; 0x80000000	
rsbscs	r6, r4, r5, ror r3		
cmnvs	r8, pc, asr pc		
stmdapl	r0, {r0, r1, r5, r6, r8, r9, fp, sp, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00414d44		
strbmi	r5, [r4, #-3923]	; 0xfffff0ad	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
subspl	r0, r8, r1, lsr r0		
subcc	r5, r9, #332	; 0x14c	
subsmi	r3, pc, #-1073741808	; 0xc0000010	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r5, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
		; <UNDEFINED> instruction: 0x564e495f	
ldrbmi	r4, [pc], #-3137	; 9f84 <SLCRlockKey+0x2909>	
svcpl	0x00424c54		
svcmi	0x004c4e55		
strbmi	r4, [r5], #-2883	; 0xfffff4bd	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r8, lsr ip		
eorcs	r3, ip, r3, ror #12		
svcpl	0x00002230		
movtmi	r4, #14175	; 0x375f	
svcmi	0x0054415f		
svcpl	0x0043494d		
cdpmi	12, 4, cr4, cr15, cr12, {2}		
svcmi	0x004c5f47		
ldrbmi	r4, [pc], -r3, asr #22		
subcs	r4, r5, r2, asr r5		
subspl	r0, r8, r2, lsr r0		
		; <UNDEFINED> instruction: 0x46455f53	
svcpl	0x00455355		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
ldrtmi	r3, [r0], #-56	; 0xffffffc8	
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
cfstrdmi	mvd5, [r9, #-380]	; 0xfffffe84	
subscc	r5, pc, r5, asr #4		
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
ldrbpl	r5, [pc, #-3840]	; 9108 <SLCRlockKey+0x1a8d>	
cmpmi	r2, ip, asr #12		
ldrbmi	r5, [pc, #-1091]	; 9bcd <SLCRlockKey+0x2552>	
mcrrmi	3, 5, r5, r9, cr0		
svcpl	0x005f4e4f		
cmncc	r8, r0, lsr #32		
eorscc	r2, r3, #80, 26	; 0x1400	
subseq	r4, r2, r5, asr ip		
subpl	r5, r1, #88	; 0x58	
stclmi	8, cr5, [r4, #-380]	; 0xfffffe84	
svcpl	0x00535041		
cmpmi	r2, r1, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r3, r0, r0, lsr r3		
ldrbvc	r0, [pc], #-48	; a048 <SLCRlockKey+0x29cd>	
strbvc	r6, [pc, -pc, ror #24]!		
svcpl	0x00287265		
eorcs	r6, r9, pc, asr r3		
cdpvs	8, 7, cr2, cr5, cr8, {1}		
mcrvs	9, 3, r6, cr7, cr3, {3}		
teqvs	r0, #1694498816	; 0x65000000	
ldmdbcs	r2!, {r3, r5, r6, r8, sp, lr}^		
cmpvs	pc, #40, 30	; 0xa0	
eorcs	r2, sp, r9, lsr #32		
eorcs	r4, r7, r7, lsr #2		
teqvs	r7, fp, lsr #32		
stmdapl	r0, {r0, r1, r2, r5, r8, fp, sp}		
		; <UNDEFINED> instruction: 0x475f5350	
svcpl	0x004f4950		
svcpl	0x00544e49		
strcc	r4, [r0, #-1097]!	; 0xfffffbb7	
subspl	r0, r8, #50	; 0x32	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
dvfmiem	f4, f1, #5.0		
submi	r5, ip, #1593835520	; 0x5f000000	
subcs	r5, r1, pc, asr r0		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r5], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
ldrcc	r6, [r1, #-800]!	; 0xfffffce0	
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, #13824	; 0x3600	
subspl	r0, r8, #34	; 0x22	
ldrbmi	r4, [pc], -r5, asr #14		
subpl	r5, r3, #80, 6	; 0x40000001	
strbpl	r4, [ip, #-1631]	; 0xfffff9a1	
svcmi	0x00544853		
svcmi	0x0052455a		
eorscs	r2, r1, r0, lsr #16		
eorcc	r3, r0, #60, 24	; 0x3c00	
stmdapl	r0, {r2, r4, r5, r8, fp, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00544457		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
		; <UNDEFINED> instruction: 0x575f5350	
ldmdbmi	pc, {r2, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
cmppl	r8, #68	; 0x44	
cmpmi	r5, r4, asr pc		
eoreq	r5, r0, r2, asr r4		
strbmi	r5, [lr, #-3935]	; 0xfffff0a1	
submi	r4, r9, #22272	; 0x5700	
svcpl	0x005f485f		
stmdapl	r0, {r5, r8, ip, sp}		
cmpmi	pc, r9, asr #24		
subpl	r5, r5, #1275068417	; 0x4c000001	
svcmi	0x004e5f54		
eorcc	r4, r0, lr, asr #10		
cmpmi	r0, r0, lsl #16		
cmppl	r8, #328	; 0x148	
svcpl	0x00535044		
stmdbmi	r8, {r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
teqcc	r0, r8, ror r5		
		; <UNDEFINED> instruction: 0x46463030	
ldrbpl	r0, [pc], #-70	; a14c <SLCRlockKey+0x2ad1>	
svcpl	0x00454d49		
stcvs	15, cr5, [r0], #-336	; 0xfffffeb0	
rsbeq	r6, r7, pc, ror #28		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
svcpl	0x004c4156		
submi	r5, ip, #1224736768	; 0x49000000	
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, lr}^		
eorvc	r2, r2, r4, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #16		
ldccs	3, cr6, [r5], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #4		
movtpl	r5, #16223	; 0x3f5f	
strbpl	r5, [pc, #-863]	; 9e35 <SLCRlockKey+0x27ba>	
subpl	r4, r5, #1207959553	; 0x48000001	
ldmdapl	r8, {r0, r3, r4, r6, r8, r9, sl, lr}^		
		; <UNDEFINED> instruction: 0x5645525f	
teqcc	r0, #380	; 0x17c	
subspl	r0, r8, #49	; 0x31	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
svcpl	0x00495250		
svcpl	0x004d454d		
cmpmi	sp, r2, asr r5		
eorvc	r2, r2, r0, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
teqvs	r0, #48, 24	; 0x3000	
eorcs	r3, ip, r1, lsr r0		
ldccs	3, cr6, [r2], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #32		
strbmi	r4, [lr], #-338	; 0xfffffeae	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
subspl	r5, pc, #32, 30	; 0x80	
svcpl	0x00444e41		
subseq	r4, r8, sp, asr #2		
svcpl	0x00535058		
cmpcc	r3, r4, asr r4		
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbcc	r6!, {r2, r6, sp}		
ldmdbmi	r4, {r8, r9, sl, fp, ip, lr}^		
ldmdami	pc, {r0, r2, r3, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
stcmi	0, cr2, [r0, #-380]	; 0xfffffe84	
ldmdbmi	r2, {r0, r6, sl, ip, lr}^		
ldmdbmi	r3, {r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
eorcc	r4, r0, #377487360	; 0x16800000	
svcpl	0x005f0030		
ldrbpl	r4, [r0], #-3923	; 0xfffff0ad	
rsbscc	r3, r8, r0, lsr #32		
eorseq	r3, r0, r4, lsr r0		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cmppl	pc, #1308622848	; 0x4e000000	
cmpmi	lr, r9, asr #14		
strbpl	r5, [r2, #-3916]	; 0xfffff0b4	
ldrbtvc	r2, [r0], #-2118	; 0xfffff7ba	
stmdacs	r0!, {r1, r4, r5, r6, r8, fp, sp}		
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x003e2d29		
cdpcs	5, 7, cr6, cr7, cr14, {3}		
strbvs	r7, [r5, #-607]!	; 0xfffffda1	
svcpl	0x002e746e		
mcrvs	9, 3, r6, cr7, cr3, {3}		
subsvs	r6, pc, #24832	; 0x6100	
eoreq	r6, r9, r5, ror r6		
subpl	r5, r5, #1409286145	; 0x54000001	
ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, ip, lr}^		
ldmdami	r4, {r1, r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-1362	; 0xfffffaae	
strbmi	r5, [r9], #-95	; 0xffffffa1	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
cmncc	r3, ip, lsr #32		
eorcs	r2, r0, r3, lsr ip		
eorcs	r3, ip, r3, rrx		
svcpl	0x00002234		
submi	r4, r4, #24320	; 0x5f00	
cmpmi	r8, ip, asr #30		
ldrbpl	r5, [r1, #-3923]	; 0xfffff0ad	
svcpl	0x00544549		
svcpl	0x004e414e		
eorseq	r2, r1, pc, asr r0		
mrcvs	15, 3, r5, cr5, cr15, {2}		
strbtvs	r7, [r5], #-885	; 0xfffffc8b	
cmpvs	pc, r0, lsr #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
stmdacs	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
mrcvs	15, 3, r5, cr5, cr15, {2}		
strbtvs	r7, [r5], #-885	; 0xfffffc8b	
stmdbcs	r9!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cmpmi	pc, r0, lsl #30		
		; <UNDEFINED> instruction: 0x465f4d52	
ldrbpl	r4, [r4, #-325]	; 0xfffffebb	
ldrbmi	r4, [pc], #-1362	; a2dc <SLCRlockKey+0x2c61>	
qsubcc	r5, r3, r0		
subsvc	r5, pc, #0, 30		
strbvs	r6, [r7, #-3681]!	; 0xfffff19f	
strtvc	r6, [r8], #-1647	; 0xfffff991	
stclcs	0, cr7, [r5], #-484	; 0xfffffe1c	
rsbvc	r7, r1, #1929379840	; 0x73000000	
mcrvs	12, 3, r2, cr5, cr4, {3}		
stmdacs	r0!, {r2, r5, r6, r8, fp, sp}		
uqsaxvs	r5, pc, pc	; <UNPREDICTABLE>	
strbtvc	r7, [r5], #-870	; 0xfffffc9a	
strtvc	r6, [r8], #-1647	; 0xfffff991	
stclcs	0, cr7, [r5], #-484	; 0xfffffe1c	
strbtvs	r6, [lr], #-1312	; 0xfffffae0	
eorcs	r2, sp, r9, lsr #32		
uqsaxvs	r5, pc, pc	; <UNPREDICTABLE>	
strbtvc	r7, [r5], #-870	; 0xfffffc9a	
strtvc	r6, [r8], #-1647	; 0xfffff991	
stclcs	0, cr7, [r5], #-484	; 0xfffffe1c	
cmnvs	r4, r0, lsr #6		
stmdbcs	r9!, {r1, r4, r5, r6, sl, ip, sp, lr}		
cmpmi	r0, r0, lsl #16		
cmpmi	r3, #328	; 0x148	
cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac	
ldrbmi	r5, [pc], #-581	; a33c <SLCRlockKey+0x2cc1>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
svcpl	0x00003020		
stmdami	r3, {r0, r2, r3, r6, r8, lr}^		
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
subscs	r4, pc, pc, asr r8	; <UNPREDICTABLE>	
ldmdbmi	r8, {r8, sl, lr}^		
ldrbpl	r5, [r3, #-3924]	; 0xfffff0ac	
movtpl	r4, #21315	; 0x5343	
eorseq	r2, r0, r3, asr r0		
ldrbvs	r6, [pc, #-374]	; a1f2 <SLCRlockKey+0x2b77>	
strtvc	r6, [r8], -lr, ror #8		
svcpl	0x005f2029		
cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78	
svcpl	0x006e6974		
ldrbvs	r6, [pc, #-374]	; a206 <SLCRlockKey+0x2b8b>	
strtvc	r6, [r8], -lr, ror #8		
cmppl	pc, #41	; 0x29	
cmpmi	pc, #1677721601	; 0x64000001	
movtpl	r4, #25924	; 0x6544	
subscs	r4, pc, pc, asr r8	; <UNPREDICTABLE>	
cmppl	pc, #0, 30		
movtmi	r5, #4678	; 0x1246	
cmpmi	sp, r4, asr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x46375830	
ldmdami	r7!, {r4, r6, r8, sl, fp, sp}		
cmnvc	r9, #82	; 0x52	
ldrbvs	r7, [r0, #-117]!	; 0xffffff8b	
svcpl	0x005f2872		
stmdacs	r0!, {r0, r1, r5, r6, r8, fp, sp}		
cmpvs	pc, #40, 30	; 0xa0	
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcvs	0x006f6c5f		
ldmdacs	r0!, {r0, r1, r3, r5, r6, r8, sl, ip, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r2, [pc, #-2086]	; 9baa <SLCRlockKey+0x252f>	
stmdbcs	ip, {r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x003d3d29		
svcpl	0x00002955		
ldmdbvs	pc, {r0, r1, r2, r3, r4, r6, r8, sl, ip, sp, lr}^	; <UNPREDICTABLE>	
ldrbvs	r7, [pc], #-1134	; a3e4 <SLCRlockKey+0x2d69>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
eoreq	r6, r0, r5, ror #8		
mrrcmi	15, 5, r5, r5, cr15	; <UNPREDICTABLE>	
movtmi	r4, #12620	; 0x314c	
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorscc	r2, r3, #95	; 0x5f	
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #1073741843	; 0x40000013	
ldclmi	14, cr4, [r5, #-380]	; 0xfffffe84	
movtpl	r4, #59743	; 0xe95f	
movtmi	r4, #57684	; 0xe154	
eorcc	r5, r0, #335544321	; 0x14000001	
ldmdbvs	r4, {fp, ip, lr}^		
cmnmi	r2, #457179136	; 0x1b400000	
subspl	r7, pc, #116, 4	; 0x40000007	
rsbpl	r6, r4, #1073741849	; 0x40000019	
stmdapl	r0!, {r0, r2, r5, r6, r8, r9, sl, sp, lr}		
cmnmi	r2, #84, 26	; 0x1500	
subspl	r7, pc, #116, 4	; 0x40000007	
rsbpl	r6, r4, #1073741849	; 0x40000019	
svcpl	0x00006765		
submi	r4, r4, #24320	; 0x5f00	
cmpmi	sp, ip, asr #30		
ldrbmi	r5, [pc], #-1102	; a44c <SLCRlockKey+0x2dd1>	
svcpl	0x005f4749		
eorseq	r3, r3, r0, lsr #10		
svcpl	0x00535058		
ldclmi	9, cr5, [r3, #-332]	; 0xfffffeb4	
ldmdbmi	pc, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbcc	r3!, {r2, r6, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
eorseq	r2, r8, r8, lsr r0		
svcpl	0x00545358		
strbmi	r4, [lr], #-334	; 0xfffffeb2	
cmppl	r5, #-268435451	; 0xf0000005	
ldrtcc	r2, [r1], #-89	; 0xffffffa7	
subeq	r3, ip, r4, lsr r1		
mrrcmi	15, 5, r5, r5, cr15	; <UNPREDICTABLE>	
cmpmi	r2, ip, asr #12		
ldrbmi	r5, [pc], -r3, asr #8		
svcpl	0x00544942		
ldrtcc	r2, [r6], #-95	; 0xffffffa1	
stmdapl	r5, {r8, r9, sl, fp, ip, lr}^		
ldrbpl	r4, [r0], #-3654	; 0xfffff1ba	
cmnvs	lr, r2, asr r8		
eorvc	r6, ip, sp, ror #10		
svcvs	0x00746f72		
bcs	a12558 <__undef_stack+0x8fb9f8>		
stclvs	14, cr6, [r1, #-128]!	; 0xffffff80	
eorvc	r2, r0, r5, ror #18		
svcvs	0x00746f72		
cmppl	r0, #0, 16		
		; <UNDEFINED> instruction: 0x4750465f	
svcpl	0x00353141		
svcpl	0x00544e49		
stmdbcc	r0!, {r0, r3, r6, sl, lr}		
svcpl	0x005f0031		
cmpcc	r4, #1168	; 0x490	
cmpmi	sp, r2, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x37343132	
		; <UNDEFINED> instruction: 0x36333834	
subeq	r3, ip, r4, lsr r7		
bpl	125f270 <__undef_stack+0x1148710>		
svcpl	0x00545f45		
stmdbmi	r6, {r2, r6, r8, sl, lr}^		
subcs	r4, r4, lr, asr #10		
ldrbpl	r5, [pc, #-3840]	; 9604 <SLCRlockKey+0x1f89>	
ldmdbmi	pc, {r0, r4, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorseq	r2, r0, pc, asr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
		; <UNDEFINED> instruction: 0x465f5453	
strbpl	r5, [ip], #-1345	; 0xfffffabf	
cmpmi	r4, pc, asr r3		
subscs	r5, r3, r4, asr r5		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, #-32]!	; 0xffffffe0	
teqvs	r0, #44	; 0x2c	
teqcc	r0, r0, lsr ip		
svcpl	0x005f0022		
strbtvc	r6, [lr], #-2399	; 0xfffff6a1	
svcpl	0x00745f38		
stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^		
rsbcs	r6, r4, lr, ror #10		
subspl	r0, r8, r1, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r3, r4, asr r4		
svcpl	0x00355f53		
movtmi	r4, #64579	; 0xfc43	
bpl	122229c <__undef_stack+0x110b73c>		
cmpmi	r0, r0, lsr #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
ldrbpl	r3, [pc], #-1375	; a580 <SLCRlockKey+0x2f05>	
cmpmi	pc, #84, 6	; 0x50000001	
ldrbmi	r4, [pc], -ip, asr #22		
svcpl	0x00514552		
svcpl	0x00005a48		
ldrbvs	r6, [r2, #-3918]!	; 0xfffff0b2	
mrcvs	5, 3, r7, cr2, cr4, {3}		
ldrbvs	r5, [pc], #-3872	; a59c <SLCRlockKey+0x2f21>	
rsbcc	r6, r4, #1073741849	; 0x40000019	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
ldrbpl	r5, [r4], #-3895	; 0xfffff0c9	
svcpl	0x00325f43		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8], -r0, lsr #32		
teqcc	r0, r8, lsr r0		
eorseq	r3, r8, r0, lsr r0		
subpl	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00525443		
subcs	r5, r8, ip, asr #30		
subsmi	r5, pc, #0, 30		
		; <UNDEFINED> instruction: 0x565f4453	
submi	r5, r9, #603979777	; 0x24000001	
teqcc	r0, ip, asr #10		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r8, r7, lsr pc		
subscc	r4, pc, r4, asr #6		
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
cmppl	r0, #0, 16		
cmpmi	sp, pc, asr r4		
mcrmi	15, 2, r5, cr9, cr5, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r3, r0, lsr #14		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
strbpl	r5, [r1, #-3893]	; 0xfffff0cb	
cmpmi	ip, r8, asr r9		
ldmdbmi	pc, {r1, r4, r6, r8, fp, ip, lr}^	; <UNPREDICTABLE>	
eorvc	r2, r2, r4, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3121]!	; 0xfffff3cf	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #14		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
ldclmi	8, cr3, [pc, #-336]	; a4fc <SLCRlockKey+0x2e81>	
stmdacs	r0!, {r0, r3, r6, r9, sl, fp, lr}		
ldmdbmi	pc, {r0, r2, r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cfldrdmi	mvd5, [pc], {78}	; 0x4e	
ldrbpl	r4, [r3], #-325	; 0xfffffebb	
cmpmi	sp, r8, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldmdbcs	r1!, {r0, r2, r3, r5, sp}		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
strbpl	r5, [r5], #-3895	; 0xfffff0c9	
cdpmi	5, 5, cr4, cr2, cr8, {2}		
subscc	r5, pc, r5, asr #8		
strbmi	r4, [lr, #-1375]	; 0xfffffaa1	
mrrcmi	15, 5, r5, r3, cr4		
cmpcc	pc, r3, asr #4		
subpl	r4, r2, r0, lsr sp		
stmdbmi	r4, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdacc	r0!, {r1, r2, r4, r6, ip, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
		; <UNDEFINED> instruction: 0x565f3531	
svcmi	0x00545f41		
svcpl	0x0041505f		
subspl	r5, r2, #281018368	; 0x10c00000	
svcpl	0x00544e45		
eorvc	r2, r2, r3, lsr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #14		
ldccs	3, cr6, [r8], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #6		
subpl	r5, r1, #88	; 0x58	
cmpmi	r5, pc, asr r8		
cmppl	r0, #1375731712	; 0x52000000	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmpmi	ip, pc, asr r6		
subsmi	r4, pc, #5439488	; 0x530000	
blmi	10de430 <__undef_stack+0xfc78d0>		
svcpl	0x00474e49		
stfmie	f4, [ip], {67}	; 0x43	
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
ldcmi	3, cr3, [r7], #-196	; 0xffffff3c	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
ldmdbmi	r7, {r0, r1, r2, r3, r4, r6, fp, lr}^		
svcpl	0x00504143		
strbpl	r5, [r9], #-599	; 0xfffffda9	
svcmi	0x00445f45		
teqcc	r0, lr, asr #10		
eorseq	r3, r1, r4, lsr r2		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
subspl	r5, pc, #805306372	; 0x30000004	
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
strbpl	r4, [r9], #-607	; 0xfffffda1	
eorscc	r2, r2, #32, 16	; 0x200000	
subspl	r0, pc, r9, lsr #32		
eorscc	r3, r2, r0, lsr #32		
mrrcmi	14, 0, r4, r5, cr0		
stmdacs	r8!, {r2, r3, r6, sp}		
strbtvs	r6, [r9], #-3958	; 0xfffff08a	
eorcc	r2, r9, r0, lsr #20		
svcpl	0x005f0029		
subpl	r5, r6, #1409286145	; 0x54000001	
svcpl	0x00544341		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
ldmdavc	r0!, {r0, r1, r2, r3, r4, r6, sp}		
stmdacc	sp!, {r0, r4, r5, ip, lr}		
subseq	r4, r2, r5, asr r8		
cmpmi	r3, #380	; 0x17c	
svcpl	0x00524148		
svcpl	0x0058414d		
eorscc	r2, r1, #95	; 0x5f	
subspl	r0, r8, r7, lsr r0		
cmppl	pc, #268435460	; 0x10000004	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r5, r4, lsr r1		
strbmi	r4, [r6], -r6, asr #12		
svcmi	0x005f5f00		
subpl	r4, r5, #1375731712	; 0x52000000	
smlsldmi	r4, r9, pc, r2	; <UNPREDICTABLE>	
strbmi	r4, [lr], #-1375	; 0xfffffaa1	
svcpl	0x004e4149		
teqcc	r4, #95	; 0x5f	
stmdapl	r0, {r1, r4, r5, r8, ip, sp}		
svcpl	0x00524150		
movtmi	r4, #16728	; 0x4158	
mrcmi	3, 2, r5, cr15, cr0, {2}		
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r4, lr, asr #6		
movtpl	r4, #21326	; 0x534e	
svcpl	0x00003120		
subpl	r5, r6, #398458880	; 0x17c00000	
svcpl	0x00544341		
svcpl	0x0058414d		
ldmdapl	r0!, {r0, r1, r2, r3, r4, r6, sp}		
strbmi	r4, [r6], -r6, asr #12		
		; <UNDEFINED> instruction: 0x36312d50	
stmdapl	r0, {r0, r2, r4, r6, r9, ip, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00435454		
ldrbpl	r5, [r4], #-3890	; 0xfffff0ce	
mcrrmi	15, 4, r5, r3, cr3		
mcrrmi	15, 4, r5, r3, cr11		
cmpmi	r2, #738197505	; 0x2c000001	
svcpl	0x00003020		
stmdami	r3, {r0, r2, r3, r6, r8, lr}^		
svcpl	0x00454e49		
		; <UNDEFINED> instruction: 0x4645445f	
strbpl	r5, [ip], #-1345	; 0xfffffabf	
subspl	r5, r9, pc, asr r4		
ldmdami	pc, {r0, r2, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r0, [r8], #-32	; 0xffffffe0	
movtpl	r5, #16195	; 0x3f43	
cmpmi	r3, r2, asr pc		
ldclmi	3, cr4, [pc, #-332]	; a700 <SLCRlockKey+0x3085>	
subcs	r5, fp, r1, asr #6		
eorscc	r7, r0, r0, lsr r8		
ldmdacc	r0!, {r4, r5, ip, sp}		
svcpl	0x00003030		
mcrmi	5, 2, r5, cr9, cr15, {2}		
cmpmi	r6, r4, asr pc		
eorscc	r5, r3, #1392508928	; 0x53000000	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
cmnvc	r1, #0, 4		
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, #205520896	; 0xc400000	
cdpmi	5, 4, cr4, cr1, cr12, {2}		
svcpl	0x0043445f		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
subscs	r5, r7, pc, asr r3		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
cmncc	r3, ip, lsr #32		
eorcc	r2, r0, #48, 24	; 0x3000	
svcpl	0x005f0022		
svcpl	0x00474953		
cfstrdmi	mvd5, [pc, #-260]	; a7c4 <SLCRlockKey+0x3149>	
ldclmi	3, cr4, [pc, #-292]	; a7a8 <SLCRlockKey+0x312d>	
svcpl	0x005f4e49		
svcpl	0x002d2820		
smlsldmi	r5, r9, pc, r3	; <UNPREDICTABLE>	
svcmi	0x0054415f		
svcpl	0x0043494d		
svcpl	0x0058414d		
eorcs	r2, sp, pc, asr r0		
stmdapl	r0, {r0, r4, r5, r8, fp, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
strbmi	r4, [ip, #-863]	; 0xfffffca1	
ldmdbmi	pc, {r0, r6, r9, sl, fp, lr}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
svcpl	0x0043445f		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
cmpmi	r6, pc, asr sp		
movtmi	r5, #61535	; 0xf05f	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
teqvs	r0, #14080	; 0x3700	
eorcs	r3, ip, r1, lsr r4		
stmdapl	r0, {r0, r4, r5, r9, sp}		
		; <UNDEFINED> instruction: 0x465f5350	
cmpcc	r1, r0, asr r7		
mcrmi	15, 2, r5, cr9, cr2, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r8, r0, lsr #16		
svcpl	0x00535058		
subcc	r5, r2, r5, asr r3		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r0, r2, r4, r5, r8, r9, ip, sp}		
mrcmi	4, 2, r5, cr15, cr3, {2}		
strbmi	r5, [r6, #-3919]	; 0xfffff0b1	
subspl	r5, r5, #1090519040	; 0x41000000	
ldmdbcc	r1!, {r0, r2, r6, sp}		
svcpl	0x005f004c		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
movtpl	r4, #5727	; 0x165f	
svcpl	0x00363154		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
strvc	r5, [r0, #-3935]!	; 0xfffff0a1	
strbvs	r7, [r9, -lr, ror #6]!		
rsbcs	r6, r4, lr, ror #10		
rsbseq	r6, r4, r9, ror #28		
subpl	r5, r1, #88	; 0x58	
cmppl	r5, #6225920	; 0x5f0000	
svcpl	0x00535042		
mcrmi	15, 2, r5, cr9, cr1, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
ldrbpl	r5, [pc, #-848]	; a650 <SLCRlockKey+0x2fd5>	
svcpl	0x00314253		
svcpl	0x00544e49		
stmdapl	r0, {r0, r3, r6, sl, lr}		
mrcmi	4, 2, r5, cr15, cr3, {2}		
svcpl	0x00444e41		
strbpl	r5, [r9], #-599	; 0xfffffda9	
subspl	r5, r0, #276	; 0x114	
movtmi	r5, #21583	; 0x544f	
subcs	r4, r4, r4, asr r5		
teqcc	r5, r1, lsr r4		
ldmdbvs	r8, {r2, r3, r6}^		
strbvc	r5, [r8], #-3948	; 0xfffff094	
stmdacs	ip!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^		
cmnvs	r4, r4, asr #2		
ldmdbvs	r8, {r0, r3, r5, sp}^		
cdpvs	15, 4, cr5, cr5, cr12, {3}		
cdpvs	9, 6, cr6, cr1, cr4, {3}		
rsbvc	r7, r1, r3, asr r7		
strtmi	r3, [r8], #-563	; 0xfffffdcd	
stmdbcs	r1!, {r0, r5, r6, sl, ip, sp, lr}^		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
strbpl	r5, [sp], -r7, asr #30		
eorscs	r5, r0, r6, asr #4		
stmdapl	r0, {r0, r1, r5, r6, r8, r9, sl, ip, sp}		
ldrbmi	r5, [pc], #-1107	; aa04 <SLCRlockKey+0x3389>	
cmppl	pc, #1073741843	; 0x40000013	
stmdbmi	ip, {r0, r1, r2, r6, r8, r9, sl, fp, ip, lr}^		
ldrbmi	r5, [pc, #-1107]	; a5bd <SLCRlockKey+0x2f42>	
subpl	r5, pc, #536870917	; 0x20000005	
ldrtcc	r3, [r2], -r0, lsr #10		
subspl	r0, r8, ip, asr #32		
ldrbmi	r5, [r3], #-3923	; 0xfffff0ad	
svcpl	0x00304f49		
svcpl	0x00544e49		
strcc	r4, [r0, #-1097]!	; 0xfffffbb7	
svcpl	0x005f0036		
strbtvs	r6, [r5], #-1390	; 0xfffffa92	
stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^		
ldrbvc	r7, [pc], #-609	; aa3c <SLCRlockKey+0x33c1>	
ldrbmi	r5, [pc], -r0, lsl #30		
ldrbmi	r5, [pc], #-1100	; aa44 <SLCRlockKey+0x33c9>	
stclmi	3, cr4, [r9, #-276]	; 0xfffffeec	
ldrbmi	r4, [pc], #-3137	; aa4c <SLCRlockKey+0x33d1>	
svcpl	0x005f4749		
andvc	r3, r0, r0, lsr #18		
stmdacs	r3!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^		
rsbvc	r2, r6, r8, ror ip		
svcpl	0x005f2029		
ldrbtvc	r7, [r5], #-115	; 0xffffff8d	
ldmdacs	r2!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
eorcs	r5, ip, lr, asr #8		
		; <UNDEFINED> instruction: 0x66202c78	
svcpl	0x00002970		
ldrbpl	r5, [r0], #-3924	; 0xfffff0ac	
		; <UNDEFINED> instruction: 0x46494452	
stmdapl	r0, {r1, r2, r6, sp}		
ldrbmi	r5, [pc, #-1107]	; a635 <SLCRlockKey+0x2fba>	
svcpl	0x0043414d		
svcmi	0x004d454d		
cmpmi	pc, r2, asr r9	; <UNPREDICTABLE>	
movtmi	r4, #64588	; 0xfc4c	
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
ldcmi	0, cr3, [r2], #-192	; 0xffffff40	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
svcpl	0x00544f4e		
cdpmi	15, 5, cr4, cr5, cr6, {2}		
ldcmi	0, cr2, [r2], #-272	; 0xfffffef0	
ldrbpl	r5, [pc, #-3840]	; 9bc0 <SLCRlockKey+0x2545>	
movtmi	r4, #12627	; 0x3153	
ldmdbmi	pc, {r0, r2, r4, r6, r8, sl, fp, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorseq	r2, r8, pc, asr r0		
cmpvs	pc, r6, ror r1	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x76286772	
eorcs	r6, r9, ip, lsr #24		
strbvc	r5, [r2, #-3935]!	; 0xfffff0a1	
ldmdbvs	r4!, {r0, r3, r5, r6, sl, fp, sp, lr}^		
cmnvs	r6, lr, ror #30		
		; <UNDEFINED> instruction: 0x6772615f	
stcvs	6, cr7, [ip], #-160	; 0xffffff60	
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
eorcc	r3, r0, #80, 4		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
svcpl	0x0043445f		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
cmpmi	r6, pc, asr sp		
movtmi	r5, #61535	; 0xf05f	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r7, lsr ip		
eorcs	r3, ip, r3, ror #12		
stmdapl	r0, {r0, r4, r5, r9, sp}		
ldrbpl	r5, [pc, #-1107]	; a6e9 <SLCRlockKey+0x306e>	
svcpl	0x00545241		
strbmi	r4, [lr], -r3, asr #30		
ldrbmi	r4, [pc, #-1865]	; a3ff <SLCRlockKey+0x2d84>	
subpl	r5, pc, #536870917	; 0x20000005	
ldrcc	r3, [r0, #-288]!	; 0xfffffee0	
svcpl	0x00004c33		
strbmi	r4, [r1], #-1362	; 0xfffffaae	
ldmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
subspl	r4, pc, #84, 10	; 0x15000000	
subspl	r5, r5, #1157627904	; 0x45000000	
ldmdbpl	r4, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
stmdbvs	r0!, {r4, r6, r8, sl, lr}		
stmdapl	r0, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
strbmi	r5, [r8, #-1093]	; 0xfffffbbb	
strbpl	r4, [r5], #-3666	; 0xfffff1ae	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
subcc	r4, sp, r7, asr #10		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
submi	r4, pc, #18176	; 0x4700	
ldrbpl	r4, [pc], #-3137	; aba0 <SLCRlockKey+0x3525>	
subsmi	r5, pc, #-805306364	; 0xd0000004	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subpl	r5, r1, #88	; 0x58	
svcmi	0x004c475f		
svcpl	0x004c4142		
svcpl	0x00524d54		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmppl	r1, #55, 30	; 0xdc	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
subspl	r5, r3, pc, asr r1		
mcrrmi	15, 4, r5, r3, cr9		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r2, r2, sl, asr r0		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
submi	r4, r4, #81788928	; 0x4e00000	
subscs	r5, r3, r9, asr #8		
bvc	1a6789c <__undef_stack+0x1950d3c>		
rsbcs	r6, r6, r5, ror #30		
svcpl	0x00646628		
blvs	1ce31bc <__undef_stack+0x1bcc65c>		
eorcs	r2, sl, r9, lsr #32		
stmdbpl	r2, {r1, r2, r3, r6, r9, lr}^		
subspl	r0, r8, r9, lsr #32		
cmpmi	pc, r1, asr #4		
		; <UNDEFINED> instruction: 0x475f4958	
svcpl	0x004f4950		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
subspl	r0, r8, #48	; 0x30	
ldrbmi	r4, [pc], -r5, asr #14		
subpl	r5, r3, #80, 6	; 0x40000001	
strbpl	r5, [pc, #-607]	; a9dd <SLCRlockKey+0x3362>	
subspl	r4, pc, lr, asr #8		
ldmdbmi	r3, {r2, r3, r6, r8, sl, ip, lr}^		
stmdacs	r0!, {r1, r2, r3, r6, r9, sl, lr}		
ldccc	0, cr2, [ip], #-196	; 0xffffff3c	
ldmdbcs	r2!, {r5, r9, ip, sp}		
cmpmi	r0, r0, lsl #16		
subspl	r5, r3, r2, asr pc		
svcpl	0x00305f49		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
ldmdbmi	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r5, [r0], #-1102	; 0xfffffbb2	
ldmdbpl	r4, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
cmnvc	lr, #32, 10	; 0x8000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
cdpvs	0, 6, cr2, cr9, cr4, {3}		
cmpmi	pc, #116	; 0x74	
blmi	10de9bc <__undef_stack+0xfc7e5c>		
ldrbmi	r5, [r0, #-3923]	; 0xfffff0ad	
ldrbmi	r5, [r3, #-3922]	; 0xfffff0ae	
teqcc	r0, r3, asr #30		
svcpl	0x00003030		
mcrmi	6, 2, r4, cr9, cr15, {2}		
svcpl	0x00455449		
ldmdami	r4, {r0, r2, r3, r6, r8, lr}^		
mcrrmi	15, 5, r4, lr, cr15		
subscs	r5, pc, r9, asr pc	; <UNPREDICTABLE>	
cmppl	r8, #48	; 0x30	
subpl	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
subsmi	r4, r2, #-2147483632	; 0x80000010	
strbpl	r4, [pc], #-3679	; acc0 <SLCRlockKey+0x3645>	
stmdapl	r9, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subspl	r4, pc, r5, asr #8		
subpl	r4, pc, #1343488	; 0x148000	
subscs	r5, r9, r9, asr #8		
ldmdbcc	r7!, {r0, r4, r5, r8, ip, sp}		
cdpmi	5, 4, cr5, cr9, cr0, {0}		
ldclmi	8, cr3, [pc, #-336]	; ab8c <SLCRlockKey+0x3511>	
svcpl	0x00205841		
mcrmi	5, 2, r5, cr9, cr15, {2}		
ldclmi	8, cr3, [pc, #-336]	; ab98 <SLCRlockKey+0x351d>	
svcpl	0x005f5841		
cmppl	pc, #0, 30		
subscs	r5, r2, r3, asr r4		
eorscc	r7, r0, #48, 16	; 0x300000	
stmdapl	r0, {r4, r5, ip, sp}		
cfstr64mi	mvdx5, [ip], {78}	; 0x4e	
mrrcmi	14, 2, r4, r5, cr0		
subspl	r0, r8, ip, asr #32		
strbmi	r5, [r4], #-3923	; 0xfffff0ad	
strbpl	r5, [r3], #-3922	; 0xfffff0ae	
subsmi	r4, pc, #20992	; 0x5200	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r6, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
cmppl	pc, #603979777	; 0x24000001	
strbmi	r4, [lr], #-340	; 0xfffffeac	
smlsldmi	r5, r5, pc, r2	; <UNPREDICTABLE>	
movtpl	r5, #21087	; 0x525f	
ldrbmi	r5, [pc, #-1093]	; a8fb <SLCRlockKey+0x3280>	
subpl	r5, pc, #536870917	; 0x20000005	
ldrcc	r3, [r0, -r0, lsr #2]!		
subspl	r0, r8, #57	; 0x39	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r4, r4, asr #2		
stclmi	13, cr4, [r5, #-380]	; 0xfffffe84	
svcpl	0x0059524f		
subspl	r4, r2, #-2147483632	; 0x80000010	
subscs	r4, r2, r9, asr #10		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
cmncc	r3, ip, lsr #32		
strcc	r2, [r0, #-3120]!	; 0xfffff3d0	
subspl	r0, r8, r2, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r3, r1, asr #8		
svcpl	0x00305f53		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
		; <UNDEFINED> instruction: 0x37303038	
eorseq	r3, r0, r1, lsr r0		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00323354		
subcs	r4, lr, sp, asr #18		
svcpl	0x005f2d28		
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00323354		
svcpl	0x0058414d		
eorcs	r2, sp, pc, asr r0		
stmdapl	r0, {r0, r4, r5, r8, fp, sp}		
svcpl	0x00524150		
ldmdbmi	r0, {r3, r4, r6, r8, r9, sl, lr}^		
svcpl	0x0053504f		
svcpl	0x004d554e		
ldrbpl	r4, [r3], #-3657	; 0xfffff1b7	
strbmi	r4, [r3, #-3649]	; 0xfffff1bf	
eorseq	r2, r1, r3, asr r0		
svcpl	0x00535058		
svcmi	0x00494453		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
teqcc	r0, r8, ror r5		
eorscc	r3, r0, r0, lsr r0		
ldrbmi	r0, [pc, #-48]	; addc <SLCRlockKey+0x3761>	
subpl	r5, r1, #88	; 0x58	
cmnvs	lr, sp, asr #16		
eorvc	r6, ip, sp, ror #10		
svcvs	0x00746f72		
bcs	a12ec4 <__undef_stack+0x8fc364>		
stclvs	14, cr6, [r1, #-128]!	; 0xffffff80	
eorvc	r2, r0, r5, ror #18		
svcvs	0x00746f72		
ldrbpl	r5, [pc, #-3840]	; 9f30 <SLCRlockKey+0x28b5>	
cmpcc	r4, r9, asr #28		
cmpmi	sp, r6, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
teqcc	r5, #226492416	; 0xd800000	
svcpl	0x005f0035		
strbtvs	r6, [r4], #-356	; 0xfffffe9c	
svcpl	0x00745f72		
stmdbvs	r6!, {r2, r5, r6, r8, sl, sp, lr}^		
rsbcs	r6, r4, lr, ror #10		
cmnvs	r4, #0, 26		
ldmdacs	r2!, {r4, r5, r6, r8, r9, ip, sp, lr}^		
svcpl	0x00202976		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
svcpl	0x00205f5f		
stclvs	6, cr7, [pc], #-380	; acf0 <SLCRlockKey+0x3675>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cmnvc	sp, #32, 4		
rsbvc	r0, r3, r2, ror r9		
strcs	r7, [ip, #-627]!	; 0xfffffd8d	
rsbcs	r5, lr, #48, 24	; 0x3000	
bcc	819708 <__undef_stack+0x702ba8>		
rsbscs	r2, r2, #32, 4		
ldmdbcs	r6!, {r5, fp, sp}^		
svcpl	0x00002920		
ldfmie	f4, [r2, #-380]	; 0xfffffe84	
bpl	125fc18 <__undef_stack+0x11490b8>		
svcpl	0x00464f45		
stmdbmi	lr, {r0, r2, r3, r6, r8, fp, lr}^		
svcpl	0x004c414d		
ldclmi	14, cr4, [r5, #-276]	; 0xfffffeec	
stmdapl	r0, {r5, r8, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00435454		
ldrbpl	r5, [r4], #-3888	; 0xfffff0d0	
mcrrmi	15, 4, r5, r3, cr3		
mcrrmi	15, 4, r5, r3, cr11		
cmpmi	r2, #738197505	; 0x2c000001	
svcpl	0x00003020		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cmpmi	pc, #905969664	; 0x36000000	
eorcs	r6, r9, r8, lsr #6		
teqcs	r3, #99	; 0x63	
subeq	r4, ip, r0, lsr #24		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
cmpmi	sp, pc, asr r4		
subsmi	r5, pc, #2080374785	; 0x7c000001	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r3, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
strbmi	r5, [ip, #-3922]	; 0xfffff0ae	
ldmdami	r4, {r1, r2, r3, r6, r8, r9, sl, lr}^		
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldrtcc	r2, [r1], -r0, lsr #16		
svcpl	0x005f0029		
stmdbmi	r4, {r0, r1, r4, r6, sl, ip, lr}^		
ldrbmi	r5, [pc, #-1102]	; aade <SLCRlockKey+0x3463>	
stmdavc	r8!, {r3, r4, r6, ip, lr}		
svcpl	0x005f2029		
stmdavc	r3!, {r5, r8, r9, sp}		
svcpl	0x00232320		
subspl	r0, r8, #95	; 0x5f	
ldclmi	7, cr4, [pc, #-276]	; ae30 <SLCRlockKey+0x37b5>	
subscc	r4, r2, r6, asr r6		
subspl	r5, r1, #2080374785	; 0x7c000001	
stmdbmi	r2, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
eorcc	r2, r8, #84	; 0x54	
stmdapl	r0, {r4, r5, r8, fp, sp}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
ldrbmi	r4, [r6, #-1375]	; 0xfffffaa1	
cmpmi	pc, #1308622848	; 0x4e000000	
svcpl	0x0052544e		
subcs	r4, ip, r3, asr r5		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
stmdbcc	r3!, {r5, sp}^		
cmncc	r3, ip, lsr #32		
strcc	r2, [r0, #-3122]!	; 0xfffff3ce	
svcpl	0x005f0022		
ldrbmi	r4, [pc], -r4, asr #2		
svcpl	0x00544942		
teqcc	r3, pc, asr r0		
bpl	125fb9c <__undef_stack+0x114903c>		
cmpmi	sp, r5, asr #30		
svcpl	0x005f2058		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stmdapl	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
svcpl	0x00474552		
subspl	r5, r3, #67	; 0x43	
strbmi	r5, [lr], #-1375	; 0xfffffaa1	
cdpmi	6, 4, cr4, cr9, cr5, {2}		
cfldrdmi	mvd4, [pc, #-276]	; aeb0 <SLCRlockKey+0x3835>	
subcs	r4, r5, pc, asr #8		
eorsmi	r7, r1, #48, 16	; 0x300000	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r3, #55, 30	; 0xdc	
strbpl	r5, [r4], #-1877	; 0xfffff8ab	
ldmdami	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
ldrtcc	r3, [r0], -r6, asr #32		
svcpl	0x00004646		
ldrbpl	r5, [r3], #-2143	; 0xfffff7a1	
smlsldmi	r4, lr, r2, r9		
eorcs	r7, r9, r8, lsr #16		
ldrbpl	r5, [r3], #-3935	; 0xfffff0a1	
smlsldmi	r4, lr, r2, r9		
eoreq	r7, r9, r8, lsr #16		
cmpmi	r3, #380	; 0x17c	
strbmi	r5, [r9], #-835	; 0xfffffcbd	
eorcs	r7, r9, r8, lsr #6		
ldrbvc	r7, [r2, #-1139]!	; 0xfffffb8d	
svcpl	0x00207463		
cmnvs	r1, #6225920	; 0x5f0000	
ldrbpl	r0, [r8], #-107	; 0xffffff95	
strbvc	r7, [r3], #-621	; 0xfffffd93	
mcrvs	15, 2, r5, cr5, cr2, {3}		
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
rsbvc	r5, sp, #44, 8	; 0x2c000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
stmdapl	r0!, {r1, r4, r5, r6, r8, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
		; <UNDEFINED> instruction: 0x575f7274	
ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
stmdacs	r0!, {r0, r3, r5, sl, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
stmdapl	r0!, {r0, r3, r5, sl, fp, sp}		
ldrbpl	r4, [pc], #-852	; b084 <SLCRlockKey+0x3a09>	
svcpl	0x00525343		
movtpl	r4, #26191	; 0x664f	
eorcs	r5, ip, r5, asr #8		
ldclvs	8, cr5, [r4, #-160]	; 0xffffff60	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
cmnvs	r5, pc, asr r2		
strbvs	r5, [r5, -r4, ror #4]!		
cmpvs	r2, r8, lsr #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
eorcs	r2, ip, r3, ror r9		
ldclvs	0, cr2, [r4, #-160]	; 0xffffff60	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
rsbvs	r7, sp, #327155712	; 0x13800000	
sfmcs	f7, 4, [r9], #-404	; 0xfffffe6c	
cmpmi	r4, #32, 16	; 0x200000	
movtpl	r5, #13407	; 0x345f	
		; <UNDEFINED> instruction: 0x464f5f52	
strbpl	r5, [r5], #-838	; 0xfffffcba	
rsbscs	r2, ip, r9, lsr #32		
svcpl	0x00435458		
svcpl	0x00525343		
submi	r4, r1, #1104	; 0x450	
ldrbpl	r4, [pc], #-1356	; b0e4 <SLCRlockKey+0x3a69>	
lfmmi	f5, 2, [pc, #-308]	; afb4 <SLCRlockKey+0x3939>	
stmdbcs	fp, {r0, r6, r8, r9, ip, lr}^		
svcpl	0x005f0029		
svcpl	0x00434347		
cfstrdmi	mvd5, [pc, #-260]	; aff4 <SLCRlockKey+0x3979>	
subsmi	r4, pc, #603979777	; 0x24000001	
svcpl	0x004c4f4f		
blmi	10dee34 <__undef_stack+0xfc82d4>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
eorseq	r2, r2, r5, asr #32		
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
svcpl	0x00343643		
svcpl	0x0058414d		
mrccs	0, 1, r2, cr9, cr15, {2}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
ldrmi	r3, [r9, #-2361]!	; 0xfffff6c7	
ldrtmi	r3, [r4], #-2099	; 0xfffff7cd	
svcpl	0x005f0044		
svcpl	0x004d5241		
stmdami	r3, {r0, r6, r9, ip, lr}^		
svcpl	0x0041375f		
eorseq	r2, r1, pc, asr r0		
mcrrmi	15, 5, r5, r6, cr15		
cmpmi	sp, r4, asr pc		
eorscc	r5, r1, r8, asr pc		
subspl	r4, r8, pc, asr r5		
teqcc	r0, #380	; 0x17c	
svcpl	0x005f0038		
cmpmi	r8, r7, asr r3		
cmpmi	sp, r2, asr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldrtcc	r3, [r9], #-564	; 0xfffffdcc	
eorscc	r3, r7, #59768832	; 0x3900000	
subseq	r3, r5, r9, lsr r5		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00434947		
stmdbmi	r4, {r4, r5, r8, r9, sl, fp, ip, lr}^		
subsmi	r5, pc, #1392508928	; 0x53000000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r1, r6, asr #32		
stmdapl	r0, {r4, r5, ip, sp}		
		; <UNDEFINED> instruction: 0x465f5453	
svcmi	0x004e5f52		
		; <UNDEFINED> instruction: 0x4655425f	
eorscc	r3, r4, r0, lsr #2		
ldmdbmi	r7, {r0, r1, r4, r5}^		
cfldrdmi	mvd5, [pc, #-312]	; b080 <SLCRlockKey+0x3a05>	
svcpl	0x00204e49		
mcrmi	7, 2, r5, cr9, cr15, {2}		
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
subseq	r5, pc, lr, asr #30		
svcpl	0x00545358		
svcpl	0x00414d44		
mrcmi	7, 2, r4, cr15, cr3, {2}		
cmpmi	r4, pc, asr #30		
strcc	r4, [r0, #-340]!	; 0xfffffeac	
subeq	r3, ip, r2, lsr r5		
strbpl	r5, [r1], #-3935	; 0xfffff0a1	
submi	r5, r9, #84, 4	; 0x40000005	
svcpl	0x00455455		
ldrbpl	r4, [r0, #-3401]	; 0xfffff2b7	
subspl	r4, pc, r2, asr r5	; <UNPREDICTABLE>	
svcpl	0x005f5254		
svcpl	0x005f0020		
ldmdbmi	pc, {r2, r6, r8, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorscc	r2, r3, #95	; 0x5f	
ldrbpl	r5, [pc], #-3840	; b20c <SLCRlockKey+0x3b91>	
submi	r5, r6, #324	; 0x144	
svcpl	0x005f5449		
ldrcc	r3, [r2, -r0, lsr #2]!		
ldrbpl	r5, [pc], -r0, lsl #30		
ldrbmi	r5, [pc], -r6, asr #32		
subscs	r5, pc, r0, asr pc	; <UNPREDICTABLE>	
subspl	r0, r8, #49	; 0x31	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
svcpl	0x004c4f52		
stmdbmi	r2, {r1, r6, r8, r9, sl, fp, ip, lr}^		
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r8, r0, lsr r0		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
strbpl	r5, [sp], -r7, asr #30		
svcpl	0x00305246		
subsmi	r5, pc, #68	; 0x44	
stmdacs	r0!, {r0, r3, r6, sl, ip, lr}		
stmdapl	r0, {r3, r4, r5, r8, fp, sp}		
svcpl	0x00524150		
		; <UNDEFINED> instruction: 0x57554353	
subscc	r5, pc, r4, asr #8		
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
stmdapl	r0!, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
		; <UNDEFINED> instruction: 0x57554353	
subscc	r5, pc, r4, asr #8		
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
movtmi	r4, #16728	; 0x4158	
ldmdbmi	pc, {r4, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
subspl	r2, r8, r4, asr #32		
ldmdbpl	r3, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
mcrmi	13, 2, r4, cr15, cr3, {2}		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
mcrmi	15, 2, r5, cr9, cr15, {2}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
ldmdacc	r4, {r0, r6, r8, r9, ip, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
teqcc	r0, pc, asr pc		
svcpl	0x00003732		
mcrmi	5, 2, r4, cr5, cr2, {2}		
stmdami	r3, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x004b4345		
cmpmi	r3, #1261568	; 0x134000	
rsbsvc	r7, r4, #40	; 0x28	
svcpl	0x00002029		
strbpl	r4, [lr], #-343	; 0xfffffea9	
svcpl	0x004f495f		
strbmi	r4, [lr, -ip, asr #30]		
mcrmi	12, 2, r4, cr15, cr15, {2}		
eorseq	r2, r1, r7, asr #32		
svcpl	0x00545358		
strbmi	r5, [r9], -r9, asr #32		
svcpl	0x0050495f		
submi	r4, r1, #1104	; 0x450	
ldrbmi	r4, [pc, #-1356]	; adc4 <SLCRlockKey+0x3749>	
subpl	r5, pc, #536870917	; 0x20000005	
ldmdacc	r3!, {r5, r8, sl, ip, sp}		
subspl	r0, r8, ip, asr #32		
strbmi	r5, [r7, #-3923]	; 0xfffff0ad	
ldmdbmi	pc, {r0, r2, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrcc	r2, [r7, -r4, asr #32]!		
ldrbpl	r5, [pc, #-3840]	; a430 <SLCRlockKey+0x2db5>	
cmpmi	r2, ip, asr #12		
ldmdbmi	pc, {r0, r1, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
eorseq	r2, r0, pc, asr r0		
subpl	r5, r1, #88	; 0x58	
stclmi	8, cr5, [r4, #-380]	; 0xfffffe84	
svcpl	0x00535041		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r3, r0, r0, lsr r4		
rsbvc	r0, r3, r0, lsr r0		
		; <UNDEFINED> instruction: 0x66656973	
svcpl	0x00202928		
ldfvse	f6, [r3, #-380]!	; 0xfffffe84	
svcpl	0x00205f5f		
stclvs	6, cr7, [pc], #-380	; b1fc <SLCRlockKey+0x3b81>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
ldmdacs	pc, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cmnvc	r0, #-2013265920	; 0x88000000	
strvs	r6, [r9], -r9, ror #10		
stmdbcs	r2!, {r2, r3, r4, r6, r9, sl, fp, sp, lr}		
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
cmpmi	pc, #2080374785	; 0x7c000001	
blmi	10df0d0 <__undef_stack+0xfc8570>		
subscs	r4, sl, pc, asr r8		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
ldrbpl	r5, [r4], #-3891	; 0xfffff0cd	
mcrrmi	15, 4, r5, r3, cr3		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, #90	; 0x5a	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
svcpl	0x00434556		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
strbmi	r4, [r4], #-351	; 0xfffffea1	
eorvc	r2, r2, r2, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
teqvs	r0, #48, 24	; 0x3000	
eorcs	r3, ip, r1, lsr r2		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #32		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
subcc	r5, r9, r3, asr r0		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
svcpl	0x00535058		
cmpmi	r7, r6, asr #32		
mcrmi	15, 2, r5, cr9, cr4, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r5, r0, lsr #12		
svcpl	0x00535058		
svcpl	0x00515249		
svcpl	0x00544e49		
teqcc	r0, #1224736768	; 0x49000000	
cmppl	r8, #49	; 0x31	
svcmi	0x004e5f54		
mcrrmi	3, 5, r4, r1, cr15		
movtmi	r4, #4684	; 0x124c	
ldmdacc	r1!, {r0, r1, r3, r6, sp}		
subspl	r0, r8, ip, asr #32		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc, #-1875]	; ad09 <SLCRlockKey+0x368e>	
subpl	r4, r5, #84, 16	; 0x540000	
svcpl	0x0054454e		
cmpmi	r7, r0, lsr pc		
ldmdbmi	pc, {r0, r1, r3, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subscs	r5, r2, lr, asr #8		
svcpl	0x00535058		
subcc	r4, sp, r7, asr #10		
blmi	10611f8 <__undef_stack+0xf4a698>		
cdpmi	15, 4, cr5, cr9, cr5, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cdpmi	5, 4, cr5, cr9, cr0, {0}		
strbmi	r5, [ip, #-3924]	; 0xfffff0ac	
cmpcc	r4, r1, asr #6		
cmpmi	sp, r6, lsr pc		
svcpl	0x005f2058		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	r5, pc, asr ip		
		; <UNDEFINED> instruction: 0x36315453	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
svcpl	0x00005f5f		
svcmi	0x0045535f		
ldmdavc	r0!, {r1, r2, r6, sp}		
eorscc	r3, r2, r0, lsr r0		
cmppl	pc, #0, 30		
svcmi	0x00455a49		
svcmi	0x00445f46		
strbmi	r4, [ip, #-597]	; 0xfffffdab	
stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x004c4244		
svcpl	0x0058414d		
svcpl	0x00505845		
eorscc	r2, r1, pc, asr r0		
stmdapl	r0, {r1, r4, r5, sl, ip, sp}		
cmpmi	pc, #80, 6	; 0x40000001	
svcpl	0x00314e41		
svcpl	0x00544e49		
stmdacc	r0!, {r0, r3, r6, sl, lr}		
subspl	r0, r8, r3, lsr r0		
stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4	
ldmdbmi	pc, {r0, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbcc	r4!, {r2, r6, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00524353		
subcs	r5, r3, r9, asr #16		
stfccs	f3, [r0], #-160	; 0xffffff60	
ldmdbcs	r4!, {r2, r3, r4, r5, sp}		
blmi	131c124 <__undef_stack+0x12055c4>		
blmi	10e06a4 <__undef_stack+0xfc9b44>		
svcmi	0x004c4320		
svcpl	0x00534b43		
svcpl	0x00524550		
subeq	r4, r3, r3, asr r5		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
ldrbpl	r5, [r4], #-3889	; 0xfffff0cf	
mcrrmi	15, 4, r5, r3, cr3		
mcrrmi	15, 4, r5, r3, cr11		
cmpmi	r2, #738197505	; 0x2c000001	
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
ldrbpl	r5, [r3], #-3922	; 0xfffff0ae	
strbmi	r4, [r4, #-2386]	; 0xfffff6ae	
movtpl	r4, #7519	; 0x1d5f	
teqcc	r8, #75	; 0x4b	
eorscs	r3, ip, r0, lsr #24		
cmpmi	r3, #70	; 0x46	
ldrbpl	r5, [r3], #-3922	; 0xfffff0ae	
strbmi	r4, [r4, #-2386]	; 0xfffff6ae	
strbpl	r4, [r9], #-607	; 0xfffffda1	
subspl	r0, r8, r9, lsr #32		
cmpmi	r3, r3, asr pc		
cmpmi	r2, sp, asr #30		
cmpmi	r2, sp, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction: 0x46464678	
eorscc	r3, r0, r3, asr #32		
svcpl	0x005f0030		
svcpl	0x004d5241		
stmdbmi	r2, {r0, r1, r4, r5, r9, ip, sp}^		
ldrbpl	r5, [r3], #-3924	; 0xfffff0ac	
subcs	r5, r5, r1, asr #8		
subspl	r0, r8, r1, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
svcmi	0x004c435f		
ldmdami	pc, {r0, r1, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>	
subspl	r2, r8, sl, asr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
subpl	r5, r1, #398458880	; 0x17c00000	
mcrrmi	15, 5, r5, r3, cr4		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, pc, #90	; 0x5a	
strbcc	r4, [r4], #-3649	; 0xfffff1bf	
ldrbmi	r5, [r3, #-3896]	; 0xfffff0c8	
subscc	r4, pc, r5, asr #8		
ldmdavc	r0!, {r5, fp, sp}		
ldrvs	r3, [r0, #-819]!	; 0xfffffccd	
strbvc	r0, [sp, #-41]!	; 0xffffffd7	
svcpl	0x0069746c		
rsbsvc	r6, r4, #1073741851	; 0x4000001b	
svcpl	0x00007869		
subpl	r5, r1, pc, asr r3		
ldmdavc	r0!, {r4, r6, sp}		
eorscc	r3, r0, r0, lsr r1		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmppl	pc, #205520896	; 0xc400000	
subspl	r4, r5, #335544321	; 0x14000001	
strbmi	r5, [r4, #-3909]	; 0xfffff0bb	
svcpl	0x00475542		
submi	r4, r1, #1104	; 0x450	
eorcs	r4, r0, #76, 10	; 0x13000000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r1], #-128	; 0xffffff80	
cmncc	r3, r0, lsr #32		
eorscs	r2, r1, #44	; 0x2c	
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], -lr, asr #8		
cmpcc	r4, #67108865	; 0x4000001	
cmpmi	sp, r2, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x37343132	
		; <UNDEFINED> instruction: 0x36333834	
svcpl	0x00003734		
cmpmi	ip, pc, asr ip		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x00003133		
mcrvs	5, 3, r7, cr9, cr15, {2}		
svcpl	0x00323374		
ldmdbvs	r8, {r2, r4, r5, r6}^		
cdpvs	15, 4, cr5, cr9, cr12, {3}		
strbmi	r3, [ip, #-1585]	; 0xfffff9cf	
strbtvs	r4, [r4], #-296	; 0xfffffed8	
stmdapl	r0!, {r1, r4, r5, r6, r8, fp, sp}		
ldmdbmi	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
ldmdacs	r6!, {r1, r2, r3, r5, r6, r8, ip, sp}		
rsbvc	r6, r4, #1090519040	; 0x41000000	
subspl	r0, r8, r9, lsr #32		
strbmi	r5, [r4, #-3923]	; 0xfffff0ad	
		; <UNDEFINED> instruction: 0x46435f56	
subpl	r5, r1, r7, asr #30		
cmpmi	r2, r2, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r3, r0, r0, lsr r7		
subspl	r0, r8, r0, lsr r0		
subcc	r5, r9, #332	; 0x14c	
ldmdbmi	pc, {r0, r1, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrcc	r2, [r5, -r4, asr #32]!		
ldrbmi	r5, [r2, #-3840]	; 0xfffff100	
svcpl	0x00544e45		
ldrbmi	r5, [pc], -sp, asr #32		
cfstr64mi	mvdx4, [r5], {82}	; 0x52	
ldmdacs	r4, {r0, r3, r6, r8, r9, ip, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
eorvc	r2, r8, r0, lsr #16		
sfmcs	f7, 4, [r9, #-464]!	; 0xfffffe30	
rsbvc	r5, r6, #62, 30	; 0xf8	
stmdbvs	ip!, {r0, r2, r5, r6, r8, sl, sp, lr}^		
eoreq	r7, r9, r3, ror r4		
ldmdbvs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbvs	r7, [r9, -r0, lsr #6]!		
rsbeq	r6, r4, lr, ror #10		
ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7	
rsbsvc	r7, r5, r2, ror r2		
stmdapl	r0, {r2, r4, r5, r6, r8, r9, ip, sp, lr}		
svcpl	0x00474552		
ldmdbmi	r3, {r1, r2, r6, ip, lr}^		
stclmi	15, cr5, [r9, #-272]	; 0xfffffef0	
stclmi	12, cr4, [r5, #-320]	; 0xfffffec0	
ldrbmi	r4, [r4, #-3653]	; 0xfffff1bb	
cmpmi	sp, r2, asr pc		
stmdacs	r0!, {r0, r1, r4, r6, r8, r9, fp, lr}		
		; <UNDEFINED> instruction: 0x46467830	
eorscs	r3, ip, r0, lsr #24		
ldmdbmi	r3, {r1, r2, r6, ip, lr}^		
stclmi	15, cr5, [r9, #-272]	; 0xfffffef0	
stclmi	12, cr4, [r5, #-320]	; 0xfffffec0	
ldrbmi	r4, [r4, #-3653]	; 0xfffff1bb	
stmdbmi	r2, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
movwmi	r2, #2388	; 0x954	
strbpl	r5, [lr], #-1359	; 0xfffffab1	
ldrbmi	r5, [r0, #-3923]	; 0xfffff0ad	
ldrbmi	r5, [r3, #-3922]	; 0xfffff0ae	
strbmi	r4, [lr], #-3907	; 0xfffff0bd	
subspl	r2, r8, r0, lsr #16		
cmpmi	pc, #268435460	; 0x10000004	
cmpmi	pc, #80, 10	; 0x14000000	
ldrbmi	r5, [r4, #-591]	; 0xfffffdb1	
svcpl	0x00394158		
ldrbmi	r4, [r2, #-3907]	; 0xfffff0bd	
svcmi	0x004c435f		
ldrbmi	r4, [pc], -r3, asr #22		
svcpl	0x00514552		
svccs	0x00205a48		
stmdapl	r0, {r1, r4, r5, r8, fp, sp}		
svcpl	0x00524150		
cmpmi	r4, #88, 8	; 0x58000000	
subscc	r5, pc, #80, 6	; 0x40000001	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subspl	r2, r8, r2, asr r0		
ldrbpl	r5, [r4], #-3923	; 0xfffff0ad	
subscc	r3, pc, #67	; 0x43	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
rsbvc	r5, r1, #380	; 0x17c	
subscs	r5, pc, sp, ror #30		
subsmi	r0, pc, #49	; 0x31	
ldmdbpl	r4, {r0, r1, r4, r6, sl, lr}^		
svcpl	0x00534550		
stmdbmi	r6, {r2, r6, r8, sl, lr}^		
subcs	r4, r4, lr, asr #10		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
cmpmi	r2, pc, asr r2		
svcpl	0x0048434e		
cmpmi	r2, r1, asr #4		
eorvc	r2, r2, r9, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #14		
ldccs	3, cr6, [r5], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #12		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #2080374785	; 0x7c000001	
svcpl	0x00435f52		
subscs	r4, r4, r2, asr #18		
eorscc	r7, r2, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
movwmi	r3, #48	; 0x30	
rsbmi	r6, ip, #24832	; 0x6100	
rsbpl	r6, fp, #-2080374783	; 0x84000001	
svcpl	0x00006665		
cmpvc	pc, #398458880	; 0x17c00000	
ldrbtvc	r6, [r2], #-3944	; 0xfffff098	
		; <UNDEFINED> instruction: 0x6665645f	
strbtvs	r6, [r5], #-3689	; 0xfffff197	
ldmdbmi	r5, {r5}^		
eorscc	r5, r3, #1308622848	; 0x4e000000	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldrbpl	r5, [pc, #-3872]	; a950 <SLCRlockKey+0x32d5>	
cmpcc	r4, #1168	; 0x490	
cmpmi	sp, r2, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
svcpl	0x004c4156		
submi	r5, ip, #68, 8	; 0x44000000	
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, lr}^		
eorvc	r2, r2, r4, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #16		
ldccs	3, cr6, [r6], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #4		
strbvs	r5, [lr, #-3935]!	; 0xfffff0a1	
ldrbvc	r6, [pc, -r5, ror #8]		
rsbvc	r6, r1, #6488064	; 0x630000	
eoreq	r7, r0, pc, asr r4		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	r5, pc, asr ip		
eorscc	r5, r3, #1392508928	; 0x53000000	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldrbpl	r5, [pc, #-3872]	; a9b4 <SLCRlockKey+0x3339>	
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00323354		
svcpl	0x0058414d		
subspl	r0, r8, #95	; 0x5f	
cmpmi	pc, #18087936	; 0x1140000	
teqcc	r0, #80, 6	; 0x40000001	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
ldclmi	15, cr5, [r0, #-220]	; 0xffffff24	
svcpl	0x00305f55		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbmi	r8, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
ldmdacc	r8!, {r3, r4, r5, r6, r9, sl, lr}		
		; <UNDEFINED> instruction: 0x46463139	
subspl	r0, r8, r6, asr #32		
subspl	r5, r3, r3, asr pc		
ldmdbmi	pc, {r0, r3, r6, r8, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
teqcc	r8, r4, asr #32		
cmpmi	pc, r0, lsl #30		
stmdbmi	sp, {r2, r4, r6, r8, r9, sl, fp, lr}^		
movtmi	r5, #8003	; 0x1f43	
ldrbmi	r5, [r2, #-3921]	; 0xfffff0af	
eorseq	r2, r4, ip, asr #32		
cmpmi	r4, r4, asr #2		
mrcmi	3, 2, r5, cr9, cr15, {2}		
cmnvc	r4, #67	; 0x43	
eoreq	r2, r9, r2, ror #16		
		; <UNDEFINED> instruction: 0x575f545f	
subpl	r4, r1, #4390912	; 0x430000	
ldrbmi	r0, [pc], -r0, lsr #32		
ldmdbmi	r2, {r1, r2, r4, r6, r8, r9, sl, ip, lr}^		
ldmdbmi	pc, {r2, r4, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
ldrbpl	r5, [r3], #-3918	; 0xfffff0b2	
cfstr64mi	mvdx4, [r1, #-328]	; 0xfffffeb8	
teqcc	r0, r9, asr #30		
ldmdbmi	r3, {r8, r9, sl, fp, ip, lr}^		
svcpl	0x0054455a		
svcpl	0x005f0020		
ldmdacc	r4, {r0, r3, r6, r9, sl, fp, lr}^		
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
mcrvs	9, 3, r6, cr7, cr3, {3}		
teqvs	r0, #1694498816	; 0x65000000	
rsbseq	r6, r2, r8, ror #2		
strbmi	r5, [ip], #-3935	; 0xfffff0a1	
ldrbmi	r4, [pc], #-3138	; b99c <SLCRlockKey+0x4321>	
subpl	r4, pc, #1104	; 0x450	
stmdbmi	sp, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
ldrtcc	r2, [r9], #-3636	; 0xfffff1cc	
		; <UNDEFINED> instruction: 0x36353630	
ldrtcc	r3, [r8], #-1332	; 0xfffffacc	
		; <UNDEFINED> instruction: 0x36343231	
cfstrdcs	mvd3, [r5, #-212]!	; 0xffffff2c	
lfmmi	f3, 4, [r4], #-204	; 0xffffff34	
ldmdavc	r3!, {r8, fp, sp, lr}^		
stmdbvs	r7!, {r2, r5, r6, r8, fp, sp, lr}^		
svcpl	0x005f2874		
stmdacs	r0!, {r0, r1, r5, r6, r8, fp, sp}		
strbtvc	r5, [r3], #-3935	; 0xfffff0a1	
svcpl	0x00657079		
blvs	1be778c <__undef_stack+0x1ad0c2c>		
svcpl	0x00287075		
		; <UNDEFINED> instruction: 0x2629635f	
mrrcvc	15, 2, r5, r8, cr8		
stmdbcs	r9!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, lr}		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmpmi	ip, pc, asr r6		
ldrbpl	r4, [pc], #-2131	; b9f8 <SLCRlockKey+0x437d>	
ldclmi	15, cr4, [pc, #-316]	; b8c0 <SLCRlockKey+0x4245>	
svcpl	0x00594e41		
stmdbmi	r7, {r1, r4, r6, r8, sl, lr}^		
subscs	r4, r3, pc, asr #28		
teqcc	r3, #1073741836	; 0x4000000c	
svcpl	0x005f004c		
svcpl	0x00434347		
ldrbmi	r4, [r6, #-328]	; 0xfffffeb8	
mrcmi	3, 2, r5, cr9, cr15, {2}		
svcmi	0x00435f43		
subpl	r5, r1, #77	; 0x4d	
cdpmi	15, 4, cr5, cr1, cr5, {2}		
ldrbpl	r5, [r3, -r4, asr #30]		
ldrbcc	r5, [pc], #-65	; ba30 <SLCRlockKey+0x43b5>	
stmdapl	r0, {r5, r8, ip, sp}		
cmnmi	r2, #84, 26	; 0x1500	
ldrbmi	r7, [pc], #-628	; ba3c <SLCRlockKey+0x43c1>	
rsbvs	r7, r1, #-1543503871	; 0xa4000001	
cdpvs	5, 4, cr6, cr9, cr12, {3}		
eormi	r7, r8, #116, 4	; 0x40000007	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
strtpl	r7, [ip], #-883	; 0xfffffc8d	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
ldmdbcs	r2!, {r1, r5, r6, r8, sl, sp, lr}^		
ldclvs	8, cr5, [r4, #-128]	; 0xffffff80	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
ldrbvs	r6, [r2, #-1396]	; 0xfffffa8c	
eormi	r2, r8, #6750208	; 0x670000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
stccs	3, cr7, [r9], #-460	; 0xfffffe34	
ldclvs	8, cr2, [r4, #-128]	; 0xffffff80	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
rsbvs	r7, sp, #327155712	; 0x13800000	
sfmcs	f7, 4, [r9], #-404	; 0xfffffe6c	
cmpmi	r4, #32, 16	; 0x200000	
movtpl	r5, #13407	; 0x345f	
		; <UNDEFINED> instruction: 0x464f5f52	
strbpl	r5, [r5], #-838	; 0xfffffcba	
stmdapl	r8!, {r2, r3, r5, sp}		
cmnmi	r2, #84, 26	; 0x1500	
subspl	r7, pc, #116, 4	; 0x40000007	
rsbpl	r6, r4, #1073741849	; 0x40000019	
stmdacs	r8!, {r0, r2, r5, r6, r8, r9, sl, sp, lr}		
ldrbvs	r6, [r3, #-322]!	; 0xfffffebe	
rsbvc	r6, r4, #1090519040	; 0x41000000	
ldmdbcs	r3!, {r0, r2, r5, r6, r8, r9, ip, sp, lr}^		
strtpl	r2, [r8], #-44	; 0xffffffd4	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldclvs	14, cr4, [r5, #-456]!	; 0xfffffe38	
ldmdbcs	r2!, {r1, r5, r6, r8, sl, sp, lr}^		
ldrbpl	r2, [r8], #-44	; 0xffffffd4	
cmpmi	r4, #268	; 0x10c	
svcmi	0x005f5253		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
		; <UNDEFINED> instruction: 0x26202954	
stmdapl	r0!, {r5, r9, sl, fp, ip, sp, lr}		
cmpmi	pc, #84, 6	; 0x50000001	
ldrbmi	r5, [pc, #-595]	; b89d <SLCRlockKey+0x4222>	
stfmie	f4, [r2], {78}	; 0x4e	
cdpmi	15, 4, cr5, cr9, cr5, {2}		
cmpmi	sp, r4, asr pc		
stmdbcs	r9!, {r0, r1, r4, r6, r8, r9, fp, lr}		
svcvs	0x00726600		
stmdacs	lr!, {r4, r5, r6, r8, sl, sp, lr}^		
svcvs	0x00635f5f		
strbvs	r6, [r9, #-2927]!	; 0xfffff491	
ldrbvs	r5, [pc], -ip, lsr #30		
strtvs	r2, [r0], -lr, ror #18		
rsbvc	r6, pc, r5, ror lr	; <UNPREDICTABLE>	
svcpl	0x00286e65		
svcvs	0x006f635f		
stclcs	9, cr6, [r5], #-428	; 0xfffffe54	
ldrbvs	r5, [pc], -r0, lsr #30		
stmdacs	r0!, {r1, r2, r3, r5, r6, sl, fp, sp}		
rsbscs	r6, r4, r9, ror #28		
stmdacs	r9!, {r3, r5, r9, fp, sp}		
ldccs	9, cr2, [r0], #-164	; 0xffffff5c	
rsbvc	r2, r6, r0, lsr #16		
ldrbvc	r7, [pc], #-879	; bb44 <SLCRlockKey+0x44c9>	
stmdbcs	sl!, {r5, fp, sp}		
eorcc	r2, r9, r8, lsr #18		
stmdbvs	r8!, {r2, r3, r5, sp}		
stmdacs	r0!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
stmdbcs	r8!, {r1, r3, r5, r8, fp, sp}		
eoreq	r3, r9, r9, lsr #32		
svcpl	0x004c4958		
subpl	r4, sp, r3, asr #30		
cdpmi	14, 4, cr4, cr5, cr15, {2}		
movtpl	r5, #40788	; 0x9f54	
cmpmi	r4, pc, asr r3		
strbmi	r5, [r5], #-1106	; 0xfffffbae	
rsbscc	r3, r8, #32		
eorscc	r3, r2, #536870915	; 0x20000003	
eorseq	r3, r2, r2, lsr r2		
ldrbmi	r5, [r4], #-863	; 0xfffffca1	
svcpl	0x00464544		
eoreq	r5, r0, r8, asr #30		
subpl	r5, r1, #88	; 0x58	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, sl, lr}^		
svcpl	0x00305f4f		
ldrbmi	r4, [r4, #-3657]	; 0xfffff1b7	
subspl	r5, r5, r2, asr r2		
subspl	r5, r0, #84, 30	; 0x150	
cdpmi	3, 4, cr5, cr5, cr5, {2}		
eorseq	r2, r0, r4, asr r0		
subpl	r5, r1, #88	; 0x58	
stmdbmi	r9, {r0, r1, r2, r3, r4, r6, fp, ip, lr}^		
svcpl	0x00535043		
mcrrmi	15, 3, r5, r3, cr1		
svcpl	0x004b434f		
stmdapl	r0!, {r3, r6, r9, fp, ip, lr}		
svcpl	0x00524150		
movtmi	r4, #39256	; 0x9958	
cmpcc	pc, r0, asr r3	; <UNPREDICTABLE>	
teqmi	r2, #1556480	; 0x17c000	
blmi	131c958 <__undef_stack+0x1205df8>		
ldrbmi	r4, [r2, #-1631]	; 0xfffff9a1	
bpl	1223928 <__undef_stack+0x110cdc8>		
cmpvc	pc, #0, 30		
strbvs	r6, [ip, #-2406]!	; 0xfffff69a	
eorvc	r6, r8, lr, ror #30		
stmdacs	r8!, {r0, r3, r5, sp}		
mcrcc	9, 1, r2, cr13, cr0, {3}		
stclvs	6, cr6, [r9], #-380	; 0xfffffe84	
stmdapl	r0, {r0, r2, r5, r6, r8, fp, sp}		
svcpl	0x00524150		
		; <UNDEFINED> instruction: 0x46434458	
svcpl	0x00305f47		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subspl	r2, r8, r4, asr #32		
subspl	r5, pc, r1, asr #4		
ldrbmi	r3, [pc], #-1875	; bc20 <SLCRlockKey+0x45a5>	
cmpmi	pc, #72351744	; 0x4500000	
subscc	r4, pc, r6, asr #14		
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
svcpl	0x00004449		
mcrmi	5, 2, r4, cr5, cr2, {2}		
mcrmi	15, 2, r5, cr9, cr4, {2}		
subspl	r5, pc, r9, asr #8		
		; <UNDEFINED> instruction: 0x76285254	
eorcs	r7, r9, r1, ror #4		
strbvs	r2, [sp, #-123]!	; 0xffffff85	
strbtvc	r7, [r5], #-877	; 0xfffffc93	
cmnvs	r6, r8, lsr #16		
eorcs	r2, ip, r2, ror r9		
teqvc	r0, #48, 24	; 0x3000	
svcvs	0x00657a69		
stmdacs	sl!, {r1, r2, r5, r6, fp, sp}		
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
eorscs	r2, fp, r9, lsr #18		
rsbvc	r7, r1, #40, 12	; 0x2800000	
svcpl	0x003e2d29		
stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
eorscs	r2, sp, lr, rrx		
cmnvs	r6, r6, lsr #16		
mcrcc	9, 1, r2, cr13, cr2, {3}		
uhsaxvs	r5, r3, pc	; <UNPREDICTABLE>	
blcc	1757df8 <__undef_stack+0x1641298>		
cmnvs	r6, r0, lsr #16		
mcrcc	9, 1, r2, cr13, cr2, {3}		
ldrbtvs	r7, [r4], #-863	; 0xfffffca1	
rsbscs	r7, r4, pc, ror #10		
stmdacs	r6!, {r0, r2, r3, r4, r5, sp}		
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
svcpl	0x005f3e2d		
cmpcc	fp, r3, ror r6		
stmdacs	r0!, {r0, r2, r3, r4, r6, r8, r9, fp, ip, sp}		
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
cmpvc	pc, #720	; 0x2d0	
rsbvc	r6, r5, #116, 8	; 0x74000000	
eorscs	r2, sp, r2, ror r0		
cmnvs	r6, r6, lsr #16		
mcrcc	9, 1, r2, cr13, cr2, {3}		
uhsaxvs	r5, r3, pc	; <UNPREDICTABLE>	
blcc	175863c <__undef_stack+0x1641adc>		
cmnvs	r6, r0, lsr #16		
mcrcc	9, 1, r2, cr13, cr2, {3}		
rsbsvc	r6, r5, #2080374785	; 0x7c000001	
strbtvc	r6, [lr], #-1394	; 0xfffffa8e	
cmnvs	pc, #24320	; 0x5f00	
rsbcs	r6, r5, r1, ror #24		
teqmi	r2, #61	; 0x3d	
stmdacs	r0!, {r1, r5, r8, r9, fp, ip, sp}		
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
cdpvs	14, 5, cr3, cr15, cr13, {1}		
svcpl	0x002e7765		
mcrvs	5, 3, r6, cr5, cr2, {3}		
subsvc	r2, pc, #116, 28	; 0x740	
svcpl	0x00646e61		
ldrbtvc	r6, [r8], #-1390	; 0xfffffa92	
teqcc	r0, r0, lsr #26		
		; <UNDEFINED> instruction: 0x7628203b	
sfmcs	f7, 4, [r9, #-388]!	; 0xfffffe7c	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
ldrbtcc	r5, [r2], #-3886	; 0xfffff0d2	
cmpvc	pc, #56, 28	; 0x380	
blpl	19252c4 <__undef_stack+0x180e764>		
stccc	13, cr5, [r0, #-192]!	; 0xffffff40	
cmpmi	r2, r0, lsr #30		
ldmdacc	r4!, {r1, r2, r3, r6, sl, lr}		
strbmi	r5, [r5, #-863]	; 0xfffffca1	
blcc	c23a54 <__undef_stack+0xb0cef4>		
cmnvs	r6, r0, lsr #16		
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction: 0x77656e5f	
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}		
ldrbvs	r5, [r3, #-3886]!	; 0xfffff0d2	
cmpcc	fp, r5, ror #8		
eorscs	r2, sp, sp, asr r0		
mcrmi	2, 2, r5, cr1, cr15, {2}		
svcpl	0x00383444		
strbmi	r4, [r5], #-1363	; 0xfffffaad	
eorscs	r3, fp, pc, asr r1		
rsbvc	r7, r1, #40, 12	; 0x2800000	
svcpl	0x003e2d29		
cdpcs	5, 7, cr6, cr7, cr14, {3}		
strbvs	r7, [r5, #-607]!	; 0xfffffda1	
svcpl	0x002e746e		
mrccs	4, 1, r3, cr8, cr2, {3}		
strbvs	r7, [r5, #-863]!	; 0xfffffca1	
vldmdbpl	r2!, {d5-<overflow reg d54>}		
svcpl	0x00203d20		
strbmi	r4, [lr], #-338	; 0xfffffeae	
cmppl	pc, #52, 16	; 0x340000	
svcpl	0x00444545		
stmdacs	r0!, {r1, r4, r5, r8, r9, fp, ip, sp}		
ldmdbcs	r2!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
cdpvs	14, 5, cr3, cr15, cr13, {1}		
svcpl	0x002e7765		
mcrvs	5, 3, r6, cr5, cr2, {3}		
subsvc	r2, pc, #116, 28	; 0x740	
svcpl	0x002e3834		
strbtvc	r7, [ip], #-1389	; 0xfffffa93	
subscs	r3, sp, fp, asr r0		
subspl	r2, pc, #61	; 0x3d	
strbcc	r4, [r4], #-3649	; 0xfffff1bf	
strbpl	r5, [sp, #-3896]	; 0xfffff0c8	
subscc	r5, pc, ip, asr #8		
		; <UNDEFINED> instruction: 0x7628203b	
sfmcs	f7, 4, [r9, #-388]!	; 0xfffffe7c	
strbvs	r5, [lr, #-3902]!	; 0xfffff0c2	
subsvc	r2, pc, #1904	; 0x770	
strbtvc	r6, [lr], #-1381	; 0xfffffa9b	
ldrbtcc	r5, [r2], #-3886	; 0xfffff0d2	
ldclvs	14, cr2, [pc, #-224]	; bd18 <SLCRlockKey+0x469d>	
blpl	1d26fd0 <__undef_stack+0x1c10470>		
stccc	13, cr5, [r0, #-196]!	; 0xffffff3c	
cmpmi	r2, r0, lsr #30		
ldmdacc	r4!, {r1, r2, r3, r6, sl, lr}		
mrrcmi	13, 5, r4, r5, cr15		
blcc	c63b60 <__undef_stack+0xb4d000>		
cmnvs	r6, r0, lsr #16		
mcrcc	9, 1, r2, cr13, cr2, {3}		
		; <UNDEFINED> instruction: 0x77656e5f	
ldrbvs	r5, [r2, #-3886]!	; 0xfffff0d2	
cdpcs	14, 7, cr6, cr4, cr5, {3}		
ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}		
strbvc	r5, [sp, #-3886]!	; 0xfffff0d2	
subscc	r7, fp, #108, 8	; 0x6c000000	
eorscs	r2, sp, sp, asr r0		
mcrmi	2, 2, r5, cr1, cr15, {2}		
svcpl	0x00383444		
strbpl	r5, [ip], #-1357	; 0xfffffab3	
eorscs	r3, fp, pc, asr r2		
rsbvc	r7, r1, #40, 12	; 0x2800000	
svcpl	0x003e2d29		
cdpcs	5, 7, cr6, cr7, cr14, {3}		
strbvs	r7, [r5, #-607]!	; 0xfffffda1	
svcpl	0x002e746e		
mrccs	4, 1, r3, cr8, cr2, {3}		
strbtvs	r6, [r4], #-351	; 0xfffffea1	
svcpl	0x00203d20		
strbmi	r4, [lr], #-338	; 0xfffffeae	
cmpmi	pc, r4, lsr r8	; <UNPREDICTABLE>	
eorscs	r4, fp, r4, asr #8		
svcpl	0x005f007d		
cmpmi	r5, #1136	; 0x470	
ldrbmi	r5, [r2, #-95]	; 0xffffffa1	
svcpl	0x00514552		
cmnvs	sp, pc, asr r8		
stmdbcs	r9!, {r2, r3, r5, r8, sl, fp, sp, lr}^		
ldrbmi	r5, [pc, -r0, lsr #30]		
svcpl	0x0043554e		
subpl	r5, r5, #80, 4		
stfvss	f5, [r8, #-276]!	; 0xfffffeec	
stcvs	12, cr2, [r0, #-388]!	; 0xfffffe7c	
svcpl	0x00002969		
submi	r4, ip, #292	; 0x124	
eorseq	r2, r1, r6, asr #32		
submi	r5, r4, #380	; 0x17c	
cmpmi	r8, ip, asr #30		
ldrbpl	r5, [r1, #-3923]	; 0xfffff0ad	
svcpl	0x00544549		
svcpl	0x004e414e		
eorseq	r2, r1, pc, asr r0		
strbtvc	r5, [r3], #-3935	; 0xfffff0a1	
svcpl	0x00657079		
blvs	1be7c7c <__undef_stack+0x1ad111c>		
svcpl	0x00287075		
eorcs	r6, r9, pc, asr r3		
svcpl	0x005f2828		
rsbsvc	r7, r9, r3, ror #8		
ldrbtvc	r5, [r0], #-3941	; 0xfffff09b	
blcs	17e3cac <__undef_stack+0x16cd14c>		
ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d	
eorcs	r6, r8, #116391936	; 0x6f00000	
svcpl	0x005f5b22		
stmdbcs	r9!, {r0, r1, r5, r6, r8, sl, fp, ip, lr}		
mcrvs	8, 3, r2, cr9, cr11, {2}		
svcpl	0x00282974		
stcpl	3, cr6, [r9, #-380]!	; 0xfffffe84	
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
teqvs	r0, #-2147483628	; 0x80000014	
svcpl	0x00003172		
strbpl	r4, [lr], #-2391	; 0xfffff6a9	
eoreq	r5, r0, pc, asr r4		
mrrcmi	15, 5, r5, r5, cr15	; <UNPREDICTABLE>	
cmpmi	r2, ip, asr #12		
cfldrdmi	mvd5, [pc, #-268]	; be18 <SLCRlockKey+0x479d>	
svcpl	0x005f4e49		
eorcc	r3, lr, r0, lsr #32		
subpl	r4, ip, #21760	; 0x5500	
ldmdbmi	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], -lr, asr #8		
cmpcc	r4, #67108865	; 0x4000001	
ldmdbpl	r4, {r1, r4, r5, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f4550		
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
mrrcvs	15, 0, r5, pc, cr0	; <UNPREDICTABLE>	
svcpl	0x006b636f		
strbtvc	r6, [r9], #-3689	; 0xfffff197	
cmnvs	r5, #-268435451	; 0xf0000005	
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, ip, sp, lr}^		
cfstr32vs	mvfx6, [r8], #-472	; 0xfffffe28	
stmdbcs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^		
cmpmi	pc, #32, 16	; 0x200000	
svcpl	0x00545341		
strbmi	r4, [r9], #-3926	; 0xfffff0aa	
eoreq	r3, r9, r0, lsr #32		
subspl	r4, r4, r9, asr #28		
lfmmi	f5, 2, [pc, #-336]	; be2c <SLCRlockKey+0x47b1>	
stmdacs	r0!, {r0, r3, r6, r9, sl, fp, lr}		
ldmdbmi	pc, {r0, r2, r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r5, [r0], #-1102	; 0xfffffbb2	
cmpmi	sp, r2, asr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldmdbcs	r1!, {r0, r2, r3, r5, sp}		
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8, #-3922]	; 0xfffff0ae	
subspl	r5, r4, r1, asr #4		
svcpl	0x00305f53		
svcpl	0x00534148		
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
eorseq	r2, r0, sp, asr #32		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
cmpmi	r4, #53, 30	; 0xd4	
ldmdbpl	r4, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
eorcs	r4, r0, #80, 10	; 0x14000000	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
eorscs	r2, r2, #44	; 0x2c	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
cmpmi	pc, r1, lsr r5	; <UNPREDICTABLE>	
ldmdbmi	pc, {r0, r2, r4, r6, fp, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x0054534e		
ldfmie	f4, [r5], {70}	; 0x46	
ldrbpl	r5, [r3], #-3924	; 0xfffff0ac	
cmppl	r5, #1090519040	; 0x41000000	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r5, lsr ip		
eorcs	r3, ip, r3, ror #2		
svcpl	0x00002231		
cmpmi	ip, pc, asr r5		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorcc	r5, r0, pc, asr pc		
		; <UNDEFINED> instruction: 0x46464658	
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
teqcc	sp, #70	; 0x46	
blmi	1321508 <__undef_stack+0x120a9a8>		
svcvs	0x00776600		
stmdacs	lr!, {r4, r5, r6, r8, sl, sp, lr}^		
svcvs	0x00635f5f		
strbvs	r6, [r9, #-2927]!	; 0xfffff491	
ldrbvs	r5, [pc], -ip, lsr #30		
strtvs	r2, [r0], -lr, ror #18		
rsbvc	r6, pc, r5, ror lr	; <UNPREDICTABLE>	
svcpl	0x00286e65		
svcvs	0x006f635f		
stclcs	9, cr6, [r5], #-428	; 0xfffffe54	
cdpvs	8, 6, cr2, cr9, cr0, {1}		
bcs	a14240 <__undef_stack+0x8fd6e0>		
stmdbcs	r9!, {r0, r3, r5, fp, sp}		
svcpl	0x00202c30		
stclcs	6, cr6, [lr], #-380	; 0xfffffe84	
rsbvc	r2, r6, r0, lsr #16		
ldrbvc	r7, [pc], #-879	; c084 <SLCRlockKey+0x4a09>	
stmdbcs	sl!, {r5, fp, sp}		
eorcc	r2, r9, r8, lsr #18		
stmdbvs	r8!, {r2, r3, r5, sp}		
stmdacs	r0!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}		
stmdbcs	r8!, {r1, r3, r5, r8, fp, sp}		
eoreq	r3, r9, r9, lsr #32		
strbpl	r4, [pc], #-3679	; c0a0 <SLCRlockKey+0x4a25>	
strbpl	r5, [pc, -r8, asr #4]		
cmppl	r8, #32		
cmpmi	lr, r4, asr pc		
cmpmi	pc, lr, asr #8		
cdpmi	9, 4, cr4, cr7, cr12, {2}		
strbpl	r4, [lr], #-1357	; 0xfffffab3	
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
cfldrsmi	mvf3, [r8], #-208	; 0xffffff30	
ldrbtvc	r5, [r3], #-3840	; 0xfffff100	
ldrbtvc	r6, [r5], #-3940	; 0xfffff09c	
stmdavc	r8!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}		
stmdacs	r8!, {r0, r3, r5, sp}		
mcrcc	9, 1, r2, cr13, cr8, {3}		
ldrbtvs	r7, [r4], #-863	; 0xfffffca1	
ldmdbcs	r4!, {r0, r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}^		
cmppl	r0, #0, 16		
subpl	r5, r1, #398458880	; 0x17c00000	
subsmi	r3, pc, #84	; 0x54	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
eorscc	r3, r0, r0, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
		; <UNDEFINED> instruction: 0x475f5350	
svcpl	0x00304d45		
strbmi	r4, [fp, #-343]	; 0xfffffea9	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subcs	r4, r4, pc, asr r9		
stmdapl	r0, {r0, r2, r4, r5, r8, sl, ip, sp}		
svcpl	0x00524150		
svcpl	0x00495053		
stmdapl	r1, {r4, r5, r8, r9, sl, fp, ip, lr}^		
subsmi	r3, pc, #1224736768	; 0x49000000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
svcpl	0x005f0030		
svcpl	0x00746e69		
ldrbtvc	r6, [r3], #-358	; 0xfffffe9a	
ldrbvc	r3, [pc], #-1078	; c140 <SLCRlockKey+0x4ac5>	
		; <UNDEFINED> instruction: 0x6665645f	
strbtvs	r6, [r5], #-3689	; 0xfffff197	
svcpl	0x00003120		
teqcc	r0, r3, asr r0		
subspl	r0, r8, #48	; 0x30	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
svcpl	0x004c4f52		
stmdbmi	r2, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
ldrtcc	r3, [r0], #-48	; 0xffffffd0	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
mrrcmi	15, 3, r5, r3, cr7		
subscc	r5, pc, r3, asr #4		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
ldmdami	pc, {r3, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
		; <UNDEFINED> instruction: 0x46303030	
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-579]!	; 0xfffffdbd	
cmncc	r2, r0, lsr #6		
subspl	r0, r8, r5, lsr r0		
subspl	r5, pc, r1, asr #4		
cmpmi	pc, r3, asr r7	; <UNPREDICTABLE>	
subscc	r4, pc, r6, asr #18		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
subsmi	r4, pc, #88, 18	; 0x160000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r8, r0, lsr r0		
svcpl	0x00003030		
mcrmi	5, 2, r4, cr5, cr2, {2}		
ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
mcrrmi	14, 4, r4, r1, cr7		
bpl	1260f64 <__undef_stack+0x114a404>		
ldrtcc	r2, [r2], #-69	; 0xffffffbb	
ldmdbpl	r3, {r8, r9, sl, fp, ip, lr}^		
ldrbmi	r5, [r2, #-3923]	; 0xfffff0ad	
svcpl	0x00544e45		
eoreq	r5, r0, r8, asr #30		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
subpl	r4, r4, #1593835520	; 0x5f000000	
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r1, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
svcpl	0x00444600		
cmppl	r4, #348127232	; 0x14c00000	
subcs	r5, r5, r9, asr #20		
svcpl	0x00003436		
ldfmie	f4, [r2, #-380]	; 0xfffffe84	
cmpmi	r5, pc, asr r6		
ldrbmi	r5, [r2, #-1364]	; 0xfffffaac	
strbpl	r5, [r1], #-863	; 0xfffffca1	
svcpl	0x00003120		
svcpl	0x00445342		
ldrbmi	r5, [r2], #-1104	; 0xfffffbb0	
svcpl	0x00464649		
eoreq	r5, r0, r4, asr pc		
cmpmi	r7, #380	; 0x17c	
svcpl	0x00524148		
stmdapl	r0, {r2, r4, r6, sp}		
svcpl	0x00474552		
subpl	r5, r6, #80740352	; 0x4d00000	
cmppl	r3, r0, lsr pc		
cfldrdmi	mvd5, [pc, #-328]	; c12c <SLCRlockKey+0x4ab1>	
subcs	r5, fp, r1, asr #6		
ldrbtmi	r3, [r8], -r8, lsr #32		
eorscs	r3, ip, r0, lsr #24		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x46564d5f	
cmppl	pc, #82	; 0x52	
svcpl	0x00545251		
ldmdbcs	r4, {r1, r6, r8, fp, lr}^		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r3, #55, 30	; 0xdc	
strbpl	r5, [r4], #-1877	; 0xfffff8ab	
ldrbmi	r3, [pc], #-95	; c2a8 <SLCRlockKey+0x4c2d>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
svcpl	0x00003020		
svcpl	0x0043435f		
subspl	r5, r0, r3, asr r5		
cmppl	r4, #-268435452	; 0xf0000004	
usaxmi	r5, pc, pc	; <UNPREDICTABLE>	
svcpl	0x00434e55		
eorseq	r2, r1, pc, asr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
strbmi	r5, [sp, #-3893]	; 0xfffff0cb	
ldmdbpl	r2, {r0, r2, r3, r6, r8, r9, sl, fp, lr}^		
cmpmi	r5, pc, asr r6		
ldrbmi	r5, [r2, #-1364]	; 0xfffffaac	
eorcs	r3, r0, #2080374785	; 0x7c000001	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
cmncc	r3, r0, lsr #32		
eorscs	r2, r7, #44	; 0x2c	
svcpl	0x00444600		
ldrbmi	r5, [r3, #-841]	; 0xfffffcb7	
stclcs	8, cr2, [lr], #-336	; 0xfffffeb0	
stmdacs	r0!, {r4, r5, r6, r8, fp, sp}		
stccs	0, cr7, [r9, #-160]!	; 0xffffff60	
cmnvc	r4, #65011712	; 0x3e00000	
strbtvc	r6, [r9], #-607	; 0xfffffda1	
vmovvs.16	d8[3], r5		
strbmi	r2, [lr], -r9, lsr #30		
strbpl	r4, [r9], #-580	; 0xfffffdbc	
		; <UNDEFINED> instruction: 0x26205d53	
ldcmi	8, cr2, [r1], #-128	; 0xffffff80	
eorscs	r3, ip, r0, lsr #24		
stmdbcs	lr!, {r3, r5, fp, sp}^		
cfsh64mi	mvdx2, mvdx0, #16		
stmdbmi	r2, {r1, r2, r6, sl, lr}^		
stmdbcs	r9!, {r2, r4, r6, r8, r9, ip, lr}		
svcpl	0x005f0029		
stmdavs	r3!, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldrbvs	r7, [pc], #-609	; c350 <SLCRlockKey+0x4cd5>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
eoreq	r6, r0, r5, ror #8		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
stmdbmi	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
subscc	r5, pc, r3, asr r4	; <UNPREDICTABLE>	
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
ldmdami	pc, {r3, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
ldrtmi	r3, [r1], -r6, asr #32		
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
mcrmi	3, 2, r4, cr15, cr15, {2}		
ldrbpl	r4, [r8], #-1364	; 0xfffffaac	
subcs	r4, r4, pc, asr r9		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
teqcc	r1, #32, 6	; 0x80000000	
teqvs	r0, #44	; 0x2c	
teqcc	r0, r0, lsr ip		
subspl	r0, r8, r2, lsr #32		
strbmi	r5, [r7, #-3923]	; 0xfffff0ad	
ldmdbmi	pc, {r0, r2, r3, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r2, [r5], #-68	; 0xffffffbc	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
svcpl	0x0052465f		
svcpl	0x00465542		
blmi	10e0108 <__undef_stack+0xfc95a8>		
teqcc	r0, r5, asr #8		
eorseq	r3, r2, r4, lsr r0		
svcpl	0x00535058		
qdaddcc	r5, r3, r9		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r7, lsr r0		
svcmi	0x004c4300		
subspl	r4, pc, #68608	; 0x10c00	
strbpl	r4, [ip], #-325	; 0xfffffebb	
subcs	r4, r5, r9, asr #26		
svcvs	0x006c6328		
strbtvs	r6, [r9], #-2915	; 0xfffff49d	
teqcc	r9, pc, asr r4		
ldrbmi	r5, [pc], #-3840	; c41c <SLCRlockKey+0x4da1>	
ldrtcc	r4, [r6], #-837	; 0xfffffcbb	
mcrmi	13, 2, r4, cr9, cr15, {2}		
teqcc	r0, pc, asr pc		
ldmdacc	r3!, {r0, r2, r6, r8, sl, fp, sp}		
subeq	r4, r4, r3, lsr r4		
stmdacs	r2!, {r0, r3, r5, r6, r8, r9, ip, sp, lr}^		
svcpl	0x005f2029		
svcpl	0x006d7361		
svcpl	0x005f205f		
smcvs	50934	; 0xc6f6	
strbvs	r6, [ip, #-2420]!	; 0xfffff68c	
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
rsbsvs	r6, r3, #557056	; 0x88000	
eorscs	r2, sl, r2, lsr #32		
eorscs	r2, sl, sl, lsr r0		
stclvs	13, cr6, [r5, #-136]!	; 0xffffff78	
rsbscs	r7, r9, #-268435450	; 0xf0000006	
svcpl	0x005f0029		
cmpcc	r4, r9, asr #28		
stmdacs	r3, {r1, r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
teqvs	r0, #1622016	; 0x18c000	
strbmi	r5, [r9, -r0, lsl #6]		
svcmi	0x0054415f		
svcpl	0x0043494d		
subcs	r4, lr, sp, asr #18		
svcpl	0x005f2d28		
stmdbmi	r4, {r0, r1, r4, r6, sl, ip, lr}^		
ldrbmi	r5, [pc, #-1102]	; c03e <SLCRlockKey+0x49c3>	
stmdbmi	r8!, {r3, r4, r6, ip, lr}		
cfldrdmi	mvd5, [pc, #-312]	; c35c <SLCRlockKey+0x4ce1>	
eorcs	r5, r9, r1, asr #16		
ldmdbcs	r1!, {r0, r2, r3, r5, sp}		
stmdami	r3, {r8, r9, sl, ip, lr}^		
lfmmi	f5, 2, [pc, #-260]	; c3a0 <SLCRlockKey+0x4d25>	
svcpl	0x00204e49		
stmdami	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
lfmmi	f5, 2, [pc, #-260]	; c3ac <SLCRlockKey+0x4d31>	
svcpl	0x005f4e49		
cmpvs	pc, r0, lsl #30		
ldmdbvs	r2!, {r2, r4, r5, r6, sl, ip, sp, lr}^		
ldrbvs	r7, [r4, #-1378]!	; 0xfffffa9e	
rsbvc	r6, pc, #99614720	; 0x5f00000	
svcpl	0x0074616d		
		; <UNDEFINED> instruction: 0x66727473	
svcpl	0x006e6f6d		
stclcs	8, cr2, [r1], #-380	; 0xfffffe84	
eoreq	r2, r0, r2, ror #18		
subpl	r5, r1, #88	; 0x58	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
teqcc	r4, r0, lsr r8		
eorscc	r3, r0, r5, asr #32		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00495841		
strbmi	r5, [r1], #-1361	; 0xfffffaaf	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
ldmdapl	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
ldclmi	0, cr5, [pc, #-292]	; c3ec <SLCRlockKey+0x4d71>	
subcs	r4, r5, pc, asr #8		
svcpl	0x005f0030		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
cmppl	pc, #82837504	; 0x4f00000	
ldrbpl	r4, [r2], #-3912	; 0xfffff0b8	
eorcc	r5, r0, #380	; 0x17c	
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
cmpmi	pc, #-1073741801	; 0xc0000017	
blmi	10e026c <__undef_stack+0xfc970c>		
subscs	r4, sl, pc, asr r8		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
ldrbpl	r5, [r4], #-3889	; 0xfffff0cf	
mcrrmi	15, 4, r5, r3, cr3		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, #90	; 0x5a	
cmpmi	pc, #18087936	; 0x1140000	
eorscs	r3, r4, r2, asr r1		
ldrtcc	r7, [r1], #-611	; 0xfffffd9d	
cdpmi	5, 4, cr5, cr9, cr0, {0}		
subspl	r5, r4, #84	; 0x54	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldrbpl	r5, [pc, #-3872]	; b65c <SLCRlockKey+0x3fe1>	
subspl	r4, r4, r9, asr #28		
lfmmi	f5, 2, [pc, #-336]	; c434 <SLCRlockKey+0x4db9>	
svcpl	0x005f5841		
strbpl	r4, [lr], #-2304	; 0xfffff700	
cmpmi	sp, r8, lsr pc		
svcpl	0x005f2058		
ldmdacc	r4, {r0, r3, r6, r9, sl, fp, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
svcpl	0x00005f5f		
		; <UNDEFINED> instruction: 0x7661685f	
svcvs	0x006c5f65		
eorscc	r6, r3, #28835840	; 0x1b80000	
movwvc	r3, #288	; 0x120	
svcvs	0x00747274		
teqvc	r0, #100, 12	; 0x6400000	
svcvs	0x00747274		
ldrbpl	r0, [r8], #-102	; 0xffffff9a	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldrbvs	r5, [r3, #-3954]	; 0xfffff08e	
smcvs	62660	; 0xf4c4	
strbvs	r5, [r5, -r4, ror #4]!		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
rsbvc	r5, sp, #44, 8	; 0x2c000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
ldrbvs	r2, [r2, #-3186]	; 0xfffff38e	
ldrbtvc	r6, [r3], #-2407	; 0xfffff699	
cmpvs	r6, r5, ror #4		
stmdbcs	r5!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^		
ldclvs	8, cr5, [r4, #-128]	; 0xffffff80	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^		
ldrbvs	r6, [r2, #-1396]	; 0xfffffa8c	
eormi	r2, r8, #6750208	; 0x670000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
stccs	3, cr7, [r9], #-460	; 0xfffffe34	
ldclvs	8, cr2, [r4, #-128]	; 0xffffff80	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
rsbvs	r7, sp, #327155712	; 0x13800000	
sfmcs	f7, 4, [r9], #-404	; 0xfffffe6c	
cmpmi	r4, #32, 16	; 0x200000	
subpl	r5, ip, #1593835520	; 0x5f000000	
		; <UNDEFINED> instruction: 0x46464f5f	
cfldr64cs	mvdx4, [r4], {83}	; 0x53	
ldrbvs	r2, [r2, #-2080]	; 0xfffff7e0	
ldrbtvc	r6, [r3], #-2407	; 0xfffff699	
cmpvs	r6, r5, ror #4		
stmdbcs	r5!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^		
subspl	r0, r8, r9, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r9, r3, asr r0		
svcpl	0x00315f53		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cmppl	pc, #0, 30		
subcs	r4, r6, sp, asr #4		
eorscc	r7, r0, r0, lsr r8		
stmdapl	r0, {r3, r4, r5, ip, sp}		
		; <UNDEFINED> instruction: 0x465f5350	
cmpcc	r1, r0, asr r7		
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r7, r0, lsr #16		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
ldrbpl	r5, [r4], #-3893	; 0xfffff0cb	
svcmi	0x00435f42		
svcmi	0x0052544e		
eorvc	r2, r2, ip, asr #32		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #4		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #4		
subpl	r5, r1, #88	; 0x58	
cmpmi	r3, #6225920	; 0x5f0000	
cfstrdmi	mvd5, [r9, #-340]	; 0xfffffeac	
subscc	r5, pc, r5, asr #4		
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
subcc	r3, r6, r6, asr #16		
		; <UNDEFINED> instruction: 0x46313630	
ldrbpl	r5, [pc, #-3840]	; b7e8 <SLCRlockKey+0x416d>	
cmpmi	r2, ip, asr #12		
cfldrdmi	mvd5, [pc, #-268]	; c5e4 <SLCRlockKey+0x4f69>	
svcpl	0x005f4e49		
eorcc	r3, lr, r0, lsr #32		
subseq	r4, r2, r5, asr ip		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
ldrbpl	r5, [pc, -lr, asr #8]		
svcmi	0x00545243		
cmppl	pc, #-805306364	; 0xd0000004	
ldrbmi	r4, [r4, #-340]	; 0xfffffeac	
rsbsvc	r7, r4, #40	; 0x28	
stmdacs	r8!, {r0, r3, r5, sp}		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
cdpvs	14, 5, cr3, cr15, cr13, {1}		
svcpl	0x002e7765		
mcrvs	5, 3, r6, cr5, cr2, {3}		
		; <UNDEFINED> instruction: 0x775f2e74	
svcvs	0x00747263		
cmpvc	pc, #-805306362	; 0xd0000006	
ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c	
svcpl	0x005f0029		
stmdbmi	r7, {r1, r6, r8, sl, lr}^		
strbmi	r5, [r4, #-3918]	; 0xfffff0b2	
subscs	r4, r3, r3, asr #24		
cmppl	r0, #0, 16		
subpl	r4, pc, #2080374785	; 0x7c000001	
cmpmi	r0, r5, asr #30		
ldmdbpl	r4, {r1, r4, r6, r8, fp, lr}^		
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r3, r0, lsr #6		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
subpl	r5, r1, #398458880	; 0x17c00000	
svcpl	0x00315f54		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
eorcc	r4, r0, r9, asr #8		
ldrbpl	r5, [pc, #-3840]	; b894 <SLCRlockKey+0x4219>	
ldrbcc	r4, [r4], -r9, asr #28		
cmpmi	sp, r4, lsr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
ldrtcc	r3, [r4], #-2097	; 0xfffff7cf	
ldrtcc	r3, [r4], #-1846	; 0xfffff8ca	
		; <UNDEFINED> instruction: 0x37333730	
ldrcc	r3, [r5, #-2352]!	; 0xfffff6d0	
ldrcc	r3, [r1, #-1585]!	; 0xfffff9cf	
subeq	r4, ip, r5, asr ip		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cmppl	pc, #1308622848	; 0x4e000000	
stfmie	f4, [ip], {77}	; 0x4d	
strbmi	r4, [r8, #-863]	; 0xfffffca1	
ldmdbmi	pc, {r0, r1, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>	
ldmdacs	r4, {r1, r2, r3, r6, r8, fp, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
svcpl	0x005f0020		
strbtvs	r6, [r5], #-1390	; 0xfffffa92	
mcrvs	7, 3, r7, cr9, cr15, {2}		
rsbscs	r5, r4, r4, ror pc		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, #284	; 0x11c	
teqvs	r0, #-1006632960	; 0xc4000000	
eorseq	r3, r3, r2, ror r1		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
subpl	r5, r1, #398458880	; 0x17c00000	
svcpl	0x00315f54		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
teqcc	r0, r0, lsr r0		
subeq	r4, r6, r6, asr #12		
svcpl	0x00545358		
strbmi	r5, [r9], -r9, asr #32		
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
strbpl	r5, [r1], #-1107	; 0xfffffbad	
ldrbmi	r5, [pc, #-853]	; c4db <SLCRlockKey+0x4e60>	
subpl	r5, pc, #536870917	; 0x20000005	
teqcc	r3, #32, 10	; 0x8000000	
subspl	r0, r8, ip, asr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
movtmi	r4, #7493	; 0x1d45	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
strbmi	r4, [lr, #-1375]	; 0xfffffaa1	
mrrcmi	15, 5, r5, r3, cr4		
cmpcc	pc, r3, asr #4		
ldcmi	0, cr3, [r0, #-192]!	; 0xffffff40	
svcpl	0x00737062		
subscc	r4, r6, r4, asr #18		
svcpl	0x00003820		
ldmdbmi	r3, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^		
eoreq	r4, r0, sl, asr r5		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x46564d5f	
cmppl	pc, #82	; 0x52	
cmpmi	sp, r0, asr pc		
stmdacs	r0!, {r0, r1, r4, r6, r8, r9, fp, lr}		
subcs	r7, r6, r0, lsr r8		
stmdapl	r0!, {r2, r3, r4, r5, sl, fp, ip, sp}		
svcpl	0x00474552		
subpl	r5, r6, #80740352	; 0x4d00000	
subspl	r5, r3, r0, lsr pc		
strbpl	r4, [r9], #-607	; 0xfffffda1	
subspl	r0, r8, r9, lsr #32		
subspl	r5, pc, r1, asr #4		
		; <UNDEFINED> instruction: 0x475f3753	
cmpmi	r2, ip, asr #30		
cfstrdmi	mvd5, [r9, #-304]	; 0xfffffed0	
subscc	r5, pc, r5, asr #4		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
ldmdami	pc, {r3, r4, r6, r8, fp, lr}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r0, #70	; 0x46	
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
strbpl	r5, [r5, #-848]	; 0xfffffcb0	
cmpmi	pc, r4, asr #30		
		; <UNDEFINED> instruction: 0x475f4d53	
ldmdami	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r0, lsr #32		
cmppl	pc, #268435460	; 0x10000004	
stmdbmi	r7, {r0, r1, r6, r8, sl, ip, lr}^		
stmdbmi	r4, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
subsmi	r5, pc, #1392508928	; 0x53000000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
cmppl	r0, #40, 16	; 0x280000	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
subpl	r5, r5, #95	; 0x5f	
svcpl	0x00485049		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
eorcc	r2, r0, r0, lsr #22		
eorscc	r3, r0, r8, ror r1		
svcpl	0x00002930		
subpl	r5, r6, #2080374785	; 0x7c000001	
svcpl	0x00544341		
ldmdbmi	r3, {r0, r2, r6, ip, lr}^		
svcpl	0x004e4f4c		
ldmdavc	r0!, {r0, r1, r2, r3, r4, r6, sp}		
		; <UNDEFINED> instruction: 0x372d5031	
svcpl	0x00005248		
svcmi	0x0054415f		
svcpl	0x0043494d		
movtpl	r4, #61251	; 0xef43	
subcs	r4, r5, r5, asr sp		
subspl	r0, r8, r1, lsr r0		
ldrbmi	r5, [pc], -r1, asr #4		
ldmdbmi	r2, {r0, r6, r9, lr}^		
stmdapl	r1, {r0, r1, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r5, [r1, #-3913]	; 0xfffff0b7	
cmppl	pc, #1090519040	; 0x41000000	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
subscc	r4, r0, #1556480	; 0x17c000	
cmpmi	r4, #1168	; 0x490	
subspl	r4, r2, pc, asr r9		
mcrmi	15, 2, r5, cr9, cr4, {2}		
		; <UNDEFINED> instruction: 0x36205254	
svcpl	0x005f0031		
strbpl	r4, [lr], #-2391	; 0xfffff6a9	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
strtcc	r5, [r0], #-3935	; 0xfffff0a1	
ldmdbcc	r4!, {r1, r4, r5, r8, fp, ip, sp}		
ldmdbcc	r2!, {r1, r2, r4, r5, r8, r9, sl, ip, sp}		
svcpl	0x00005535		
strbpl	r4, [ip], #-1631	; 0xfffff9a1	
mcrmi	13, 2, r4, cr9, cr15, {2}		
teqcc	r0, pc, asr pc		
ldrcc	r3, [r7, #-302]!	; 0xfffffed2	
teqcc	r4, #52, 18	; 0xd0000	
eorscc	r3, r8, #53	; 0x35	
		; <UNDEFINED> instruction: 0x37383232	
teqcc	sp, #222298112	; 0xd400000	
svcpl	0x00004638		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cmpmi	r5, pc, asr ip		
		; <UNDEFINED> instruction: 0x36315453	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
rsbvc	r6, pc, #7536640	; 0x730000	
mcrvs	0, 3, r2, cr9, cr4, {3}		
cmppl	r8, #116	; 0x74	
stclmi	15, cr5, [r5, #-336]	; 0xfffffeb0	
svcmi	0x005f4341		
svcmi	0x005f5455		
strbpl	r5, [r2, #-3910]	; 0xfffff0ba	
subpl	r4, r5, #73400320	; 0x4600000	
eorscc	r2, r1, r3, asr r0		
subeq	r3, ip, r0, lsr r5		
mcrmi	15, 2, r5, cr9, cr15, {2}		
stmdapl	r1, {r2, r4, r6, r8, sl, fp, lr}^		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
teqcc	r3, #536870915	; 0x20000003	
teqcc	r0, #1879048195	; 0x70000003	
ldrtcc	r3, [r5], #-2102	; 0xfffff7ca	
ldmdacc	r5!, {r0, r1, r2, r4, r5, r8, r9, sl, ip, sp}		
mcrrmi	7, 3, r3, ip, cr0		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
teqcc	r0, r1, lsr r5		
mcrmi	0, 2, r0, cr9, cr5, {1}		
svcpl	0x00323354		
subscs	r4, r8, sp, asr #2		
mcrmi	15, 2, r5, cr9, cr15, {2}		
svcpl	0x00323354		
svcpl	0x0058414d		
svcvs	0x0074005f		
ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
teqvc	r8, #28835840	; 0x1b80000	
teqvc	r3, #41	; 0x29	
ldrbpl	r5, [pc, #-3840]	; bb4c <SLCRlockKey+0x44d1>	
cmpmi	r2, r3, asr r6		
ldrbmi	r5, [pc], -r3, asr #8		
svcpl	0x00544942		
eorseq	r2, r8, pc, asr r0		
ldmdbvs	r3!, {r0, r1, r5, r6, ip, sp, lr}^		
stmdbcs	r8!, {r0, r2, r5, r6, r8, fp, sp, lr}		
cmpvs	pc, r0, lsr #30		
svcpl	0x005f6d73		
ldrbvc	r5, [pc], -r0, lsr #30		
strbtvc	r6, [r1], #-3183	; 0xfffff391	
svcpl	0x00656c69		
teqvs	r2, #6225920	; 0x5f0000	
strbvs	r7, [r9, #-880]!	; 0xfffffc90	
cdpvs	9, 5, cr6, cr12, cr9, {0}		
stmdapl	r0, {r1, r5, r8, fp, sp}		
svcpl	0x00524150		
strbpl	r5, [r3, #-856]	; 0xfffffca8	
svcpl	0x00434947		
svcpl	0x004d554e		
ldrbpl	r4, [r3], #-3657	; 0xfffff1b7	
strbmi	r4, [r3, #-3649]	; 0xfffff1bf	
eorseq	r2, r1, r3, asr r0		
svcpl	0x00545358		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
movtpl	r5, #21599	; 0x545f	
cmpmi	r6, r4, asr pc		
teqcc	r0, r9, asr #24		
cfldr32mi	mvfx3, [r4], #-192	; 0xffffff40	
stmdbvc	r8!, {ip, sp, lr}^		
rsbvc	r6, r4, #-1073741796	; 0xc000001c	
stmdbvc	r8!, {r5, ip, sp, lr}^		
rsbvc	r6, r4, #-1073741796	; 0xc000001c	
stmdbmi	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}		
ldrbmi	r5, [pc], -lr, asr #8		
ldmdacc	r4, {r0, r6, r8, r9, ip, lr}^		
mcrmi	13, 2, r4, cr9, cr15, {2}		
svcpl	0x002d2820		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
movtpl	r4, #5727	; 0x165f	
ldclmi	8, cr3, [pc, #-336]	; c99c <SLCRlockKey+0x5321>	
svcpl	0x005f5841		
teqcc	r0, r0, lsr #26		
svcpl	0x005f0029		
movtmi	r5, #4949	; 0x1355	
svcpl	0x004d5543		
svcpl	0x004e494d		
mrccs	0, 1, r2, cr0, cr15, {2}		
blmi	1221fcc <__undef_stack+0x110b46c>		
ldrbvc	r5, [pc], #-3840	; cb10 <SLCRlockKey+0x5495>	
rsbvc	r6, r5, #6720	; 0x1a40	
ldrbvs	r7, [pc], #-1119	; cb18 <SLCRlockKey+0x549d>	
cdpvs	6, 6, cr6, cr9, cr5, {3}		
eoreq	r6, r0, r5, ror #8		
mcrrmi	15, 5, r5, ip, cr15		
movtmi	r5, #4678	; 0x1246	
submi	r5, r6, #84, 30	; 0x150	
svcpl	0x005f5449		
eorseq	r3, r3, r0, lsr #12		
ldrbmi	r5, [r6, #-3935]	; 0xfffff0a1	
svcmi	0x00495352		
subscs	r5, pc, lr, asr #30		
stmdbcc	lr!, {r1, r5, sl, ip, sp}		
eoreq	r3, r2, lr, lsr #2		
ldmdbmi	r3, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
		; <UNDEFINED> instruction: 0x464f455a	
subspl	r5, r4, #95	; 0x5f	
strbmi	r4, [r6], -r4, asr #18		
svcpl	0x005f545f		
svcpl	0x00003420		
cmnvc	r5, #-268435451	; 0xf0000005	
cmnvs	r9, #116, 4	; 0x40000007	
svcpl	0x00002074		
ldmdbmi	pc, {r0, r1, r4, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
eorscc	r5, r3, #1308622848	; 0x4e000000	
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
ldclmi	14, cr4, [r5, #-380]	; 0xfffffe84	
movtpl	r4, #59743	; 0xe95f	
movtmi	r4, #57684	; 0xe154	
teqcc	r0, #335544321	; 0x14000001	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
		; <UNDEFINED> instruction: 0x46415f37	
svcpl	0x00315f49		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	r2, r9, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r8, r8, ror r6		
eorscc	r3, r0, r0, lsr r9		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r1, r4, asr #26		
svcpl	0x00315f53		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
teqcc	r0, #56	; 0x38	
subeq	r4, r6, r6, asr #12		
ldrbpl	r4, [r4], #-351	; 0xfffffea1	
strbpl	r4, [r2, #-2386]	; 0xfffff6ae	
teqvs	r8, r4, asr r5		
cmnvc	r2, #116, 8	; 0x74000000	
svcpl	0x005f2029		
rsbsvc	r7, r4, #1627389952	; 0x61000000	
ldrbtvc	r6, [r5], #-617	; 0xfffffd97	
subscs	r5, pc, r5, ror #30		
ldrbtvc	r6, [r4], #-296	; 0xfffffed8	
eoreq	r7, r9, r2, ror r3		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00434947		
stmdbmi	r8, {r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction: 0x46384678	
		; <UNDEFINED> instruction: 0x46313030	
cmppl	r8, #70	; 0x46	
ldrbmi	r5, [r2, #-3924]	; 0xfffff0ac	
ldrbmi	r5, [pc, #-1603]	; c5f1 <SLCRlockKey+0x4f76>	
subpl	r5, pc, #536870917	; 0x20000005	
lfmmi	f3, 4, [r7], #-128	; 0xffffff80	
cmpmi	r0, r0, lsl #16		
stmdapl	r1, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r5, [r1, #-3913]	; 0xfffff0b7	
cmppl	pc, #1090519040	; 0x41000000	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
cmpmi	ip, pc, asr r3		
svcmi	0x005f4556		
subscs	r4, r9, lr, asr #24		
		; <UNDEFINED> instruction: 0x565f0030	
stmdbmi	ip, {r0, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r5, [pc], #-1107	; cc6c <SLCRlockKey+0x55f1>	
eoreq	r4, r0, pc, asr r8		
subpl	r5, r1, #88	; 0x58	
mrrcmi	8, 5, r5, r3, cr15		
subscc	r5, pc, r3, asr #4		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
subspl	r2, r8, r2, asr r0		
ldmdbpl	r3, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
strbpl	r5, [r3], #-3923	; 0xfffff0ad	
subsmi	r4, pc, #20992	; 0x5200	
cmpmi	r5, r1, asr #6		
subseq	r4, r2, r4, asr #8		
svcpl	0x00545358		
svcpl	0x00414d44		
svcmi	0x00525245		
ldcmi	0, cr2, [r9], #-328	; 0xfffffeb8	
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
svcpl	0x0052544e		
submi	r4, r1, #1104	; 0x450	
cmpmi	pc, #76, 10	; 0x13000000	
eorcs	r5, r0, #76, 4	; 0xc0000004	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldccs	3, cr6, [r9], #-128	; 0xffffff80	
ldrtcc	r6, [r1], #-800	; 0xfffffce0	
eorscs	r2, r2, #44	; 0x2c	
cmpmi	pc, r0, lsl #30		
ldclmi	3, cr4, [r5, #-268]	; 0xfffffef4	
mcrmi	13, 2, r4, cr9, cr15, {2}		
stmdacs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cmpcc	r8, sp, lsr #32		
blmi	d59238 <__undef_stack+0xc426d8>		
cmpcc	r8, sp, lsr #32		
blmi	d59240 <__undef_stack+0xc426e0>		
svcpl	0x005f0029		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	r5, pc, asr ip		
eorscc	r5, r3, #1392508928	; 0x53000000	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
strbvs	r6, [lr, -ip, ror #30]!		
cmnvc	lr, #32, 10	; 0x8000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
cdpvs	0, 6, cr2, cr9, cr4, {3}		
svcpl	0x005f0074		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	r5, pc, asr ip		
		; <UNDEFINED> instruction: 0x36315453	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
qsaxcc	r5, r0, pc	; <UNPREDICTABLE>	
ldrcc	r3, [r3, #-1333]!	; 0xfffffacb	
cmpmi	r0, r0, lsl #16		
cmppl	r8, r2, asr pc		
subpl	r5, r9, r3, asr r0		
svcpl	0x00305f53		
stmdami	r7, {r3, r6, r8, fp, lr}^		
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
ldrtmi	r3, [r0], #-48	; 0xffffffd0	
subeq	r4, r6, r6, asr #12		
submi	r5, r4, #380	; 0x17c	
stmdbmi	sp, {r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
stmdapl	r5, {r1, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, r0, asr pc	; <UNPREDICTABLE>	
eorscc	r2, r1, r8, lsr #26		
eoreq	r3, r9, r2, lsr r1		
stmdavc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbtvc	r6, [r2], #-3952	; 0xfffff090	
svcpl	0x00206465		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
svcpl	0x005f6574		
svcpl	0x005f2828		
ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^		
stmdbvs	ip!, {r1, r5, r6, r8, fp, sp, lr}^		
svcpl	0x005f7974		
strbvs	r2, [r4, #-552]!	; 0xfffffdd8	
ldfvse	f6, [r5], #-408	; 0xfffffe68	
stmdbcs	r9!, {r2, r4, r5, r6, r9, sp}		
ldrbpl	r0, [r8], #-41	; 0xffffffd7	
movtpl	r5, #16195	; 0x3f43	
mcrmi	15, 2, r5, cr5, cr2, {2}		
strbmi	r4, [ip, #-577]	; 0xfffffdbf	
subpl	r5, sp, #1593835520	; 0x5f000000	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r8, r0, lsr r0		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
movtmi	r4, #39263	; 0x995f	
mcrmi	7, 2, r4, cr5, cr15, {2}		
sfmmi	f5, 2, [r1], {69}	; 0x45	
mcrrmi	3, 5, r4, r1, cr15		
strbmi	r5, [r1], #-3916	; 0xfffff0b4	
movtpl	r5, #21060	; 0x5244	
eorscc	r2, r1, r3, asr r0		
stmdapl	r0, {r0, r1, r2, r4, r5, fp, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcpl	0x00435454		
ldrbpl	r5, [r4], #-3888	; 0xfffff0d0	
mcrrmi	15, 4, r5, r3, cr3		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
teqcc	r1, sl, asr r0		
teqcc	r1, r1, lsr r1		
eorseq	r3, r5, r1, lsr r1		
svcpl	0x00545358		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
subsmi	r4, pc, #281018368	; 0x10c00000	
subscs	r5, r9, r5, asr r3		
subeq	r3, ip, r2, lsr r1		
subpl	r5, r1, #88	; 0x58	
cmpmi	r5, pc, asr r8		
cmppl	r0, #1375731712	; 0x52000000	
ldclmi	14, cr4, [r5, #-380]	; 0xfffffe84	
movtpl	r4, #59743	; 0xe95f	
movtmi	r4, #57684	; 0xe154	
teqcc	r0, r5, asr #6		
strbpl	r4, [lr], #-2304	; 0xfffff700	
cmpmi	r5, pc, asr ip		
ldrtcc	r5, [r6], #-1107	; 0xfffffbad	
mcrmi	13, 2, r4, cr9, cr15, {2}		
svcpl	0x002d2820		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cmpmi	r5, pc, asr ip		
ldrtcc	r5, [r6], #-1107	; 0xfffffbad	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stccs	15, cr5, [r0, #-380]!	; 0xfffffe84	
eoreq	r3, r9, r0, lsr #2		
subpl	r5, r1, #88	; 0x58	
cmppl	r1, #6225920	; 0x5f0000	
cmppl	r0, #80, 18	; 0x140000	
ldrbmi	r3, [pc], #-95	; ce90 <SLCRlockKey+0x5815>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r0, r0, lsr #16		
cmppl	r0, #328	; 0x148	
cmppl	r1, #55, 30	; 0xdc	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00474552		
eorscs	r5, r3, r3, asr #4		
eorseq	r7, r3, r3, ror #4		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
ldmdacc	r2, {r0, r1, r2, r3, r4, r6, r8, r9, lr}^		
ldmdacc	r2!, {r5, r8, r9, sp, lr}^		
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8], #-3922	; 0xfffff0ae	
cmppl	r0, #84, 6	; 0x50000001	
subsmi	r3, pc, #-1073741801	; 0xc0000017	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r1, r0, lsr r0		
svcpl	0x00003430		
svcpl	0x0043435f		
subspl	r5, r0, r3, asr r5		
cmppl	r4, #-268435452	; 0xf0000004	
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
cdpmi	12, 4, cr4, cr9, cr14, {2}		
subscs	r5, pc, r5, asr #30		
subspl	r0, r8, #49	; 0x31	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
strbpl	r4, [lr], #-3907	; 0xfffff0bd	
svcpl	0x004c4f52		
stmdbmi	r2, {r0, r6, r8, r9, sl, fp, ip, lr}^		
ldmdavc	r0!, {r2, r4, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, #48	; 0x30	
cmpmi	pc, #0, 30		
ldrbpl	r5, [r3, #-3907]	; 0xfffff0bd	
subpl	r5, pc, #80	; 0x50	
ldrbmi	r5, [pc], #-852	; cf3c <SLCRlockKey+0x58c1>	
stclmi	14, cr4, [r1, #-356]	; 0xfffffe9c	
cmpmi	pc, r9, asr #6		
stmdbpl	r1, {r1, r4, r6, r9, ip, lr}^		
stmdbmi	lr, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
eorseq	r2, r1, r4, asr r0		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
ldmdami	r4, {r0, r1, r2, r3, r4, r6, r8, sl, lr}^		
strbmi	r5, [lr, #-581]	; 0xfffffdbb	
svcpl	0x00305f54		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
svcpl	0x00545358		
cmppl	pc, #603979777	; 0x24000001	
ldrbpl	r4, [r2], #-340	; 0xfffffeac	
eorcc	r4, r0, #1157627904	; 0x45000000	
stmdapl	r0, {r0, r1, r4, r5, sl, fp, lr}		
		; <UNDEFINED> instruction: 0x465f5453	
ldmdami	r3, {r2, r3, r6, r8, lr}^		
stmdbmi	ip, {r0, r1, r2, r3, r4, r6, r8, lr}^		
strbmi	r4, [sp, #-3655]	; 0xfffff1b9	
ldrbmi	r5, [pc, #-1102]	; cb4a <SLCRlockKey+0x54cf>	
subpl	r5, pc, #536870917	; 0x20000005	
teqcc	r1, #32, 2		
svcpl	0x00004c36		
submi	r4, r4, #24320	; 0x5f00	
cmpmi	sp, ip, asr #30		
eorscc	r5, r1, r8, asr pc		
subspl	r4, r8, pc, asr r5		
teqcc	r0, #380	; 0x17c	
stmdapl	r0, {r4, r5, fp, ip, sp}		
ldmdbmi	pc, {r4, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
cmppl	pc, #331350016	; 0x13c00000	
ldmdbmi	r7, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
svcpl	0x00484354		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
subpl	r5, r1, #88	; 0x58	
stclmi	8, cr5, [r4, #-380]	; 0xfffffe84	
svcpl	0x00535041		
svcmi	0x00445f30		
ldmdbmi	pc, {r1, r2, r3, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
svcpl	0x0052544e		
subspl	r2, r8, r5, lsr r0		
stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4	
ldmdbmi	pc, {r0, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0044		
strbpl	r4, [r3, #-833]	; 0xfffffcbf	
cmpmi	sp, sp, asr #30		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x46375830	
strbmi	r4, [r6], -r6, asr #12		
ldclcs	6, cr4, [r0, #-280]	; 0xfffffee8	
subeq	r3, fp, r1, lsr r5		
stclmi	15, cr5, [r9, #-380]	; 0xfffffe84	
ldrbpl	r4, [r2], #-3920	; 0xfffff0b0	
subspl	r0, r8, r0, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
movtmi	r4, #7493	; 0x1d45	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
smlsldmi	r4, r9, pc, r8	; <UNPREDICTABLE>	
strbmi	r4, [r4], #-328	; 0xfffffeb8	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
strbmi	r4, [r6], -r2, asr #12		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
strbmi	r5, [r4, #-3910]	; 0xfffff0ba	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
svcpl	0x0044495f		
svcmi	0x00525245		
ldrtcc	r2, [r5], #-82	; 0xffffffae	
svcpl	0x00004c30		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
ldrbpl	r3, [pc], #-1078	; d07c <SLCRlockKey+0x5a01>	
svcpl	0x00455059		
svcvs	0x006c205f		
stcvs	7, cr6, [r0], #-440	; 0xfffffe48	
rsbcs	r6, r7, pc, ror #28		
rsbseq	r6, r4, r9, ror #28		
svcpl	0x00535058		
stmdbmi	sp, {r0, r1, r2, r3, r6, r8, r9, lr}^		
svcpl	0x0052544e		
svcpl	0x00544e49		
teqcc	r0, #1224736768	; 0x49000000	
subspl	r0, r8, #53	; 0x35	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00525350		
svcpl	0x00515249		
submi	r4, r1, #1104	; 0x450	
eorcc	r4, r0, ip, asr #10		
eorseq	r3, r0, r8, ror r8		
svcpl	0x00535058		
cmpmi	r7, r6, asr #32		
mcrmi	15, 2, r5, cr9, cr9, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r5, r0, lsr #16		
cmpmi	r4, pc, asr pc		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x00003336		
movtmi	r4, #21599	; 0x545f	
lfmmi	f3, 2, [pc, #-204]	; d020 <SLCRlockKey+0x59a5>	
svcpl	0x005f5841		
stmdbcc	lr!, {r5, r8, fp, ip, sp}		
ldmdbcc	r9!, {r0, r3, r4, r5, r8, fp, ip, sp}		
		; <UNDEFINED> instruction: 0x36394539	
stmdapl	r0, {r2, r6, r9, sl, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
cmpmi	r4, #1168	; 0x490	
movtpl	r4, #37983	; 0x945f	
svcpl	0x00305f54		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmpmi	r2, r9, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction: 0x46384678	
eorscc	r3, r0, r0, lsr r1		
cmppl	r8, #48	; 0x30	
subspl	r5, r3, r4, asr pc		
mrrcmi	15, 4, r5, r3, cr9		
svcpl	0x00455641		
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
strbpl	r4, [r1, #-1631]	; 0xfffff9a1	
teqcc	r0, ip, asr #8		
eorseq	r3, r9, r1, lsr r5		
movtpl	r5, #57183	; 0xdf5f	
rsbsvc	r7, r9, pc, asr r4		
svcpl	0x005f7365		
ldclvs	15, cr5, [pc, #-0]	; d15c <SLCRlockKey+0x5ae1>	
svcvs	0x006c6c61		
stmdbvs	ip!, {r0, r1, r5, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x0020656b		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
svcpl	0x005f6574		
svcpl	0x005f2828		
stfvse	f6, [ip], #-436	; 0xfffffe4c	
svcpl	0x005f636f		
svcpl	0x00002929		
mcrvs	15, 3, r5, cr9, cr15, {2}		
ldrbtvc	r5, [r0], #-3956	; 0xfffff08c	
		; <UNDEFINED> instruction: 0x66696472	
svcpl	0x00745f66		
svcpl	0x00002068		
cmnvs	pc, #24320	; 0x5f00	
rsbsvc	r5, r4, #428	; 0x1ac	
cmnvs	r1, #484	; 0x1e4	
rsbvc	r7, r9, #473956352	; 0x1c400000	
ldrbvs	r5, [r2, #-3941]!	; 0xfffff09b	
cmnvc	r2, #415236096	; 0x18c00000	
stmdacs	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^		
blvs	18e8f68 <__undef_stack+0x17d2408>		
svcpl	0x00282029		
ldrbpl	r4, [r3], #-323	; 0xfffffebd	
stmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>	
ldmdbcs	r0!, {r2, r6, sp}		
cmpvc	pc, #0, 30		
cmnvs	r4, #112, 10	; 0x1c000000	
svcpl	0x0028725f		
rsbsvc	r7, r4, #95	; 0x5f	
cmpvs	pc, #44, 30	; 0xb0	
subsvc	r5, pc, ip, lsr #30		
svcpl	0x005f2029		
ldrbtvc	r7, [r5], #-115	; 0xffffff8d	
cmnvs	r2, r3, ror #30		
ldmdacs	r2!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldrbtvc	r5, [r0], #-3935	; 0xfffff0a1	
svcpl	0x00202c72		
eorcs	r6, ip, pc, asr r3		
ldmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
cmppl	pc, #0, 30		
subcs	r4, r6, lr, asr #4		
eorscc	r7, r0, r0, lsr r8		
svcpl	0x00003230		
subpl	r5, r8, #2080374785	; 0x7c000001	
cmpmi	sp, r4, asr pc		
subscs	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x36373233	
mrcmi	0, 2, r0, cr15, cr7, {1}		
mcrrmi	9, 4, r4, lr, cr15		
svcpl	0x00454e49		
strbpl	r5, [r1], #-1107	; 0xfffffbad	
svcpl	0x00204349		
cdpmi	15, 4, cr4, cr9, cr14, {2}		
strbmi	r4, [lr, #-2380]	; 0xfffff6b4	
cmnvs	r4, r0, lsr #6		
rsbeq	r6, r3, r4, ror r9		
subpl	r5, r1, #88	; 0x58	
strbpl	r5, [r3, #-863]	; 0xfffffca1	
svcpl	0x00544457		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
eorseq	r2, r0, r4, asr #32		
mcrmi	12, 2, r4, cr15, cr15, {2}		
svcmi	0x00445f47		
strbmi	r4, [ip, #-597]	; 0xfffffdab	
cdpvs	12, 6, cr6, cr15, cr0, {1}		
svcvs	0x00642067		
strbvs	r6, [ip, #-629]!	; 0xfffffd8b	
ldrbvc	r5, [pc, #-3840]	; c378 <SLCRlockKey+0x4cfd>	
rsbcs	r6, r4, r3, ror r5		
strbtvc	r5, [r1], #-3935	; 0xfffff0a1	
rsbvs	r7, r9, #116, 4	; 0x40000007	
svcpl	0x00657475		
svcpl	0x0028285f		
ldrbvs	r7, [r3, #-1375]!	; 0xfffffaa1	
ldmdbcs	pc, {r2, r5, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, #41	; 0x29	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00525350		
strbmi	r4, [r4, #-3917]	; 0xfffff0b3	
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldmdavc	r0!, {r0, r1, r4, r6, sp}		
movwpl	r4, #1585	; 0x631	
mcrmi	4, 2, r4, cr9, cr4, {2}		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
cmppl	r3, #343932928	; 0x14800000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
teqcc	r0, r0, lsr r0		
eorseq	r3, r0, r0, lsr r0		
cmpmi	r8, pc, asr pc		
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
subspl	r0, r8, #56	; 0x38	
ldrbmi	r4, [pc], -r5, asr #14		
strbmi	r5, [r9], #-848	; 0xfffffcb0	
subpl	r4, sp, pc, asr r9		
strbmi	r4, [sp, #-1356]	; 0xfffffab4	
subpl	r5, r5, #1308622848	; 0x4e000000	
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldrtcc	r2, [r2], #-2080	; 0xfffff7e0	
svcpl	0x005f0029		
ldmdbmi	pc, {r2, r4, r6, r8, lr}^	; <UNPREDICTABLE>	
svcpl	0x00544942		
ldrtcc	r2, [r6], #-95	; 0xffffffa1	
strbpl	r5, [r1], #-3840	; 0xfffff100	
strbpl	r5, [r9], #-2117	; 0xfffff7bb	
stmdbmi	lr, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
svcpl	0x007b2054		
cfstr64mi	mvdx5, [ip], {78}	; 0x4e	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
vnmlsmi.f64	d23, d15, d16		
stclvc	12, cr4, [ip, #-340]	; 0xfffffeac	
blvc	1ed53dc <__undef_stack+0x1dbe87c>		
mrrcmi	14, 5, r4, r5, cr15		
eorcs	r7, ip, ip, asr #26		
strbpl	r5, [lr, #-3963]	; 0xfffff085	
ldclcs	12, cr4, [sp], #-304	; 0xfffffed0	
eorcs	r3, ip, r0, lsr #32		
rsbseq	r7, sp, r0, lsr sp		
subpl	r5, r1, #88	; 0x58	
ldrbpl	r5, [r4], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
ldrbpl	r5, [r4], #-3888	; 0xfffff0d0	
mcrrmi	15, 4, r5, r3, cr3		
subpl	r5, r6, #300	; 0x12c	
ldmdami	pc, {r0, r2, r6, r8, ip, lr}^	; <UNPREDICTABLE>	
teqcc	r1, sl, asr r0		
teqcc	r1, r1, lsr r1		
eorseq	r3, r5, r1, lsr r1		
subpl	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00525443		
stmdapl	r0, {r3, r6, sp}		
ldrbmi	r5, [pc], #-848	; d37c <SLCRlockKey+0x5d01>	
svcpl	0x0032414d		
svcpl	0x00544e49		
strtcc	r4, [r0], #-1097	; 0xfffffbb7	
subspl	r0, r8, r8, lsr r0		
subspl	r5, pc, r1, asr #4		
ldmdbmi	pc, {r0, r1, r4, r6, r8, r9, sl, ip, sp}^	; <UNPREDICTABLE>	
subsmi	r5, pc, #79	; 0x4f	
cmpmi	pc, #1409286145	; 0x54000001	
stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^		
svcpl	0x00305f47		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbmi	r8, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, #120, 10	; 0x1e000000	
		; <UNDEFINED> instruction: 0x46463030	
svcpl	0x005f0046		
cfstrdmi	mvd5, [pc, #-260]	; d2c0 <SLCRlockKey+0x5c45>	
subspl	r4, pc, #603979777	; 0x24000001	
cmpmi	r5, r5, asr #24		
teqcc	r0, #348127232	; 0x14c00000	
ldmdami	pc, {r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
submi	r5, r9, #324	; 0x144	
svcpl	0x005f5449		
stmdapl	r0, {r5, ip, sp}		
svcpl	0x00524150		
svcmi	0x00495047		
ldrbmi	r3, [pc], #-95	; d3ec <SLCRlockKey+0x5d71>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r0, r0, lsr #16		
stmdapl	r1, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
subpl	r5, r7, r9, asr #30		
subscc	r4, pc, r9, asr #30		
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
movtpl	r4, #59743	; 0xe95f	
strbmi	r5, [r6, #-3924]	; 0xfffff0ac	
subspl	r5, r5, #1090519040	; 0x41000000	
eorscs	r5, r2, r5, asr #30		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, #12800	; 0x3200	
svcpl	0x005f0022		
svcpl	0x00544c46		
mcrrmi	6, 4, r5, r1, cr5		
strbpl	r4, [r5], #-3423	; 0xfffff2a1	
svcpl	0x00444f48		
eorseq	r2, r0, pc, asr r0		
cfstrdvs	mvd5, [r9, #-352]!	; 0xfffffea0	
ldrbpl	r0, [r8], #-101	; 0xffffff9b	
strbvc	r7, [r3], #-621	; 0xfffffd93	
mcrvs	15, 2, r5, cr5, cr2, {3}		
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
rsbsvc	r6, r4, #1168	; 0x490	
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
rsbvc	r5, sp, #44, 8	; 0x2c000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
stmdapl	r0!, {r1, r4, r5, r6, r8, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
		; <UNDEFINED> instruction: 0x575f7274	
ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
stmdacs	r0!, {r0, r3, r5, sl, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
stmdapl	r0!, {r0, r3, r5, sl, fp, sp}		
ldrbpl	r4, [pc], #-852	; d4c0 <SLCRlockKey+0x5e45>	
svcpl	0x00525343		
movtpl	r4, #26191	; 0x664f	
eorcs	r5, ip, r5, asr #8		
ldclvs	8, cr5, [r4, #-160]	; 0xffffff60	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
cmnvs	r5, pc, asr r2		
strbvs	r5, [r5, -r4, ror #4]!		
cmpvs	r2, r8, lsr #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
eorcs	r2, ip, r3, ror r9		
rsbvc	r5, sp, #40, 8	; 0x28000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
eorcs	r2, ip, r2, ror r9		
svcpl	0x00435458		
subspl	r4, r3, #84, 6	; 0x50000001	
		; <UNDEFINED> instruction: 0x46464f5f	
ldmdbcs	r4, {r0, r1, r4, r6, r8, sl, lr}^		
stmdapl	r0!, {r5, sl, fp, ip, sp, lr}		
cmpmi	pc, #84, 6	; 0x50000001	
ldrbmi	r5, [pc, #-595]	; d2c5 <SLCRlockKey+0x5c4a>	
stfmie	f4, [r2], {78}	; 0x4e	
cdpmi	15, 4, cr5, cr9, cr5, {2}		
cmpmi	sp, r4, asr pc		
stmdbcs	r9!, {r0, r1, r4, r6, r8, r9, fp, lr}		
cmpmi	pc, #0, 30		
subspl	r5, r9, #79	; 0x4f	
strbpl	r4, [r8], #-1865	; 0xfffff8b7	
eorcs	r7, r9, r8, lsr #6		
ldrbvc	r7, [r2, #-1139]!	; 0xfffffb8d	
svcpl	0x00207463		
cmnvs	r1, #6225920	; 0x5f0000	
ldrbpl	r0, [pc, -fp, rrx]		
svcpl	0x00454449		
strbmi	r5, [r9, #-591]	; 0xfffffdb1	
teqcc	r0, lr, asr #8		
ldmdbmi	r8, {r8, sl, lr}^		
cmpmi	r6, r4, asr pc		
subspl	r4, r5, #18688	; 0x4900	
eorseq	r2, r1, r5, asr #32		
ldmdami	r5, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
submi	r5, r6, #260	; 0x104	
svcpl	0x005f5449		
stmdapl	r0, {r5, fp, ip, sp}		
ldrbmi	r5, [pc, #-1107]	; d125 <SLCRlockKey+0x5aaa>	
svcpl	0x0043414d		
svcpl	0x0049494d		
ldmdbpl	r3, {r1, r6, r8, sl, ip, lr}^		
eorscc	r3, r0, r0, lsr #2		
stmdapl	r0, {r2, r4, r5, sl, fp, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
svcmi	0x0052505f		
strbmi	r5, [r6, #-3907]	; 0xfffff0bd	
subspl	r5, r5, #1090519040	; 0x41000000	
eorscs	r5, r1, r5, asr #30		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, r0, lsr #32		
teqvs	r0, #44	; 0x2c	
teqcc	r0, r1, lsr ip		
svcpl	0x005f0022		
		; <UNDEFINED> instruction: 0x464c4c55	
strbpl	r4, [r3], #-338	; 0xfffffeae	
cmppl	r0, #398458880	; 0x17c00000	
cdpmi	12, 4, cr4, cr15, cr9, {2}		
eorcc	r5, r0, pc, asr pc		
ldfcse	f3, [r0, #-480]	; 0xfffffe20	
cfldrdmi	mvd3, [r5], {54}	; 0x36	
stmdapl	r0, {r2, r3, r6, r9, ip, lr}		
svcpl	0x00474552		
ldrcc	r5, [r1, #-67]!	; 0xffffffbd	
		; <UNDEFINED> instruction: 0x564e495f	
ldrbpl	r4, [pc, #-3137]	; c9af <SLCRlockKey+0x5334>	
svcpl	0x00424c54		
svcmi	0x004c4e55		
strbmi	r4, [r5], #-2883	; 0xfffff4bd	
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r8, lsr ip		
eorcs	r3, ip, r3, ror #14		
stmdapl	r0, {r4, r5, r9, sp}		
ldrbpl	r5, [pc], #-848	; d61c <SLCRlockKey+0x5fa1>	
svcpl	0x00314354		
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r0, r0, lsr #14		
strbmi	r5, [r4, #-3935]	; 0xfffff0a1	
ldmdacc	r2!, {r0, r1, r6, r8, ip, sp}		
subsmi	r5, r5, #2080374785	; 0x7c000001	
ldclmi	15, cr4, [r2, #-312]	; 0xfffffec8	
ldclmi	12, cr4, [pc, #-260]	; d53c <SLCRlockKey+0x5ec1>	
svcpl	0x005f4e49		
eorcc	r3, lr, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r0, r0, lsr r0		
teqcc	r0, r0, lsr r0		
teqcc	r6, r5, asr #26		
mcrrmi	3, 3, r3, r4, cr4		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
		; <UNDEFINED> instruction: 0x565f3531	
ldrbpl	r5, [r4, #-585]	; 0xfffffdb7	
bpl	1260788 <__undef_stack+0x1149c28>		
svcmi	0x00495441		
cdpmi	15, 4, cr5, cr9, cr14, {2}		
eorcs	r5, r0, #84, 4	; 0x40000005	
ldfcss	f3, [r5], #-448	; 0xfffffe40	
eorcs	r3, ip, r0, lsr #32		
eorcs	r3, ip, r5, lsr #32		
ldfcss	f3, [r2], #-396	; 0xfffffe74	
cmncc	r3, r0, lsr #32		
eorscs	r2, r1, #44	; 0x2c	
cmpmi	pc, r0, lsl #30		
		; <UNDEFINED> instruction: 0x465f4d52	
ldrbpl	r4, [r4, #-325]	; 0xfffffebb	
cmpmi	pc, #343932928	; 0x14800000	
teqcc	r0, ip, asr #20		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^		
subpl	r5, r5, #280	; 0x118	
subscs	r4, r2, r2, asr pc		
cfldrsmi	mvf3, [r1], #-212	; 0xffffff2c	
cmpmi	r0, r0, lsl #16		
stmdapl	r1, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrbpl	r5, [r1, #-3913]	; 0xfffff0b7	
cmppl	pc, #1090519040	; 0x41000000	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
ldclmi	14, cr4, [r5, #-380]	; 0xfffffe84	
svcpl	0x0053535f		
cmppl	r4, #1081344	; 0x108000	
svcpl	0x00003120		
mcrmi	5, 2, r5, cr9, cr15, {2}		
ldclmi	8, cr3, [pc, #-336]	; d5ac <SLCRlockKey+0x5f31>	
svcpl	0x005f5841		
ldrcc	r3, [r5, #-544]!	; 0xfffffde0	
cmpmi	pc, r0, lsl #30		
		; <UNDEFINED> instruction: 0x465f4d52	
ldrbpl	r4, [r4, #-325]	; 0xfffffebb	
cfldr64mi	mvdx4, [pc], {82}	; 0x52	
stmdapl	r5, {r2, r6, r9, ip, lr}^		
eorseq	r3, r5, r0, lsr #2		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
ldrbmi	r4, [r0, #-1631]	; 0xfffff9a1	
teqvs	r0, #88, 6	; 0x60000001	
subspl	r0, r8, r8, lsr r0		
svcmi	0x00495f53		
strbpl	r5, [r2, #-3925]	; 0xfffff0ab	
		; <UNDEFINED> instruction: 0x46435f53	
cmpmi	r2, r7, asr #30		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
eorscc	r4, r0, #120, 10	; 0x1e000000	
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r4, r1, r4, asr #26		
svcpl	0x00305f53		
strbmi	r4, [lr, #-3908]	; 0xfffff0bc	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
eorscs	r5, r7, r2, asr pc		
svcpl	0x00535058		
strbcc	r4, [r1, -r4, asr #26]		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
subeq	r4, r4, pc, asr r9		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
ldrbcc	r4, [r2], #-863	; 0xfffffca1	
ldrbtcc	r6, [r2], #-800	; 0xfffffce0	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmppl	r5, #55, 30	; 0xdc	
svcpl	0x00315f42		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
subsmi	r5, r3, #398458880	; 0x17c00000	
mcrmi	15, 2, r5, cr9, cr1, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
ldrbpl	r5, [pc, #-3840]	; c8ac <SLCRlockKey+0x5231>	
movtmi	r4, #12620	; 0x314c	
ldrbmi	r4, [pc, #-3413]	; ca5f <SLCRlockKey+0x53e4>	
mcrrmi	3, 5, r5, r9, cr0		
svcpl	0x005f4e4f		
cmncc	r8, r0, lsr #32		
eorscc	r2, r3, #80, 26	; 0x1400	
subeq	r4, fp, r5, asr ip		
svcpl	0x00435458		
svcpl	0x00525343		
svcpl	0x00545845		
ldrbpl	r4, [r0], #-323	; 0xfffffebd	
svcpl	0x00455255		
blmi	14ddd14 <__undef_stack+0x13c71b4>		
rsbscc	r3, r8, r0, lsr #32		
eorscc	r3, r0, r0, lsr r0		
eorseq	r3, r8, r0, lsr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #99614720	; 0x5f00000	
ldmdbmi	pc, {r0, r1, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
stmdacs	r0!, {r2, r6, r8, r9, lr}		
ldccc	0, cr2, [ip], #-196	; 0xffffff3c	
eoreq	r3, r9, r0, lsr #14		
strbmi	r5, [r5, #-607]	; 0xfffffda1	
cmpmi	pc, #1308622848	; 0x4e000000	
blmi	10ded30 <__undef_stack+0xfc81d0>		
stmdacs	sp, {r0, r1, r2, r3, r4, r6, sl, ip, lr}^		
ldmdbcs	r2!, {r4, r5, r6, sl, ip, sp, lr}^		
subspl	r0, r8, r0, lsr #32		
		; <UNDEFINED> instruction: 0x56445f53	
cdpmi	15, 4, cr5, cr9, cr3, {2}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
eorseq	r3, r0, r0, lsr #8		
movtmi	r5, #59731	; 0xe953	
cdpmi	2, 4, cr5, cr15, cr8, {2}		
svcpl	0x00455a49		
strtvs	r4, [r0], #-3913	; 0xfffff0b7	
stmdbcs	r8!, {r0, r2, r3, r5, r6, r9, sp, lr}		
ldrbpl	r5, [r3], #-3840	; 0xfffff100	
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
svcpl	0x00203233		
ldrbtvc	r6, [r4], #-351	; 0xfffffea1	
strbvc	r6, [r2, #-2418]!	; 0xfffff68e	
svcpl	0x005f6574		
svcpl	0x00282820		
strbtvs	r6, [pc], #-3423	; d860 <SLCRlockKey+0x61e5>	
subscs	r5, pc, r5, ror #30		
cmppl	pc, #40, 30	; 0xa0	
ldmdbcs	pc, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
stmdapl	r0, {r0, r3, r5, r8, fp, sp}		
svcpl	0x00474552		
cmpmi	r3, #70	; 0x46	
svcpl	0x00565f52		
subscs	r4, r4, r2, asr #18		
stfccs	f3, [r0], #-160	; 0xffffff60	
ldmdacc	r2!, {r2, r3, r4, r5, sp}		
cmppl	pc, #41	; 0x29	
svcmi	0x00494454		
subscs	r4, pc, pc, asr r8	; <UNPREDICTABLE>	
rsbsvc	r7, r4, #0, 6		
rsbvc	r6, r4, #40, 2		
stclvs	6, cr7, [r1], #-176	; 0xffffff50	
svcpl	0x005f2029		
svcpl	0x006d7361		
svcpl	0x005f205f		
smcvs	50934	; 0xc6f6	
strbvs	r6, [ip, #-2420]!	; 0xfffff68c	
eorcs	r5, r8, pc, asr pc		
rsbsvc	r7, r4, #-2013265920	; 0x88000000	
cfldr32cs	mvfx2, [r0], #-36	; 0xffffffdc	
cfldr32pl	mvfx2, [r1, #-364]!	; 0xfffffe94	
eorcs	r6, r2, ip, asr lr		
eorscs	r2, sl, sl, lsr r0		
eorcs	r7, r2, r2, lsr #4		
stclvs	6, cr7, [r1], #-160	; 0xffffff60	
eorcs	r2, r0, #10496	; 0x2900	
stmdacs	r0!, {r1, r4, r5, r6, r9, sp}		
ldmdbcs	r2!, {r0, r5, r6, sl, sp, lr}^		
svcpl	0x00002920		
mcrmi	3, 2, r4, cr15, cr15, {2}		
ldmdacs	r4, {r0, r1, r6, r8, lr}^		
ldmdbcs	r9!, {r3, r4, r5, r6, sl, fp, sp}^		
cmpmi	pc, #32, 30	; 0x80	
cmpmi	r3, pc, asr #28		
stmdavc	r8!, {r2, r4, r6, r8, ip, sp}		
eoreq	r7, r9, ip, lsr #18		
svcpl	0x00545358		
svcmi	0x00464946		
subspl	r4, r2, #398458880	; 0x17c00000	
strcc	r5, [r0, -pc, asr #4]!		
svcpl	0x005f004c		
cfstrdmi	mvd4, [r2], {76}	; 0x4c	
mcrmi	13, 2, r4, cr9, cr15, {2}		
svcpl	0x0030315f		
svcpl	0x00505845		
stccs	0, cr2, [r8, #-380]!	; 0xfffffe84	
ldmdbcs	r7!, {r0, r1, r4, r5, ip, sp}		
rsbsvc	r7, r4, #0, 6		
stmdbvs	r7!, {r0, r3, r5, r6, r9, sl, fp, sp, lr}^		
teqvc	r8, #1671168	; 0x198000	
svcvs	0x00742029		
ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^		
teqvc	r8, #28835840	; 0x1b80000	
svcpl	0x005f0029		
movtcc	r4, #13636	; 0x3544	
cmpmi	sp, r2, lsr pc		
ldrbmi	r5, [pc], #-1102	; d954 <SLCRlockKey+0x62d9>	
svcpl	0x005f4749		
svcpl	0x00003720		
svcpl	0x004f4e5f		
stmdbmi	ip, {r0, r3, r6, r9, sl, fp, lr}^		
svcpl	0x005f454e		
stmdapl	r0, {r5, r8, ip, sp}		
svcpl	0x00474552		
eorscs	r5, r4, r3, asr #32		
svcpl	0x005f0034		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
svcpl	0x00525450		
svcpl	0x0058414d		
eorscc	r2, r4, #95	; 0x5f	
		; <UNDEFINED> instruction: 0x36393439	
ldrcc	r3, [r9, #-567]!	; 0xfffffdc9	
subspl	r0, r8, r5, asr r0		
stclmi	15, cr5, [r4, #-332]	; 0xfffffeb4	
svcpl	0x00304341		
svcpl	0x00434553		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbtmi	r3, [r8], -r0, lsr #32		
teqcc	r0, #56	; 0x38	
eorseq	r3, r0, r0, lsr r0		
cmppl	r5, #380	; 0x17c	
movtmi	r5, #4678	; 0x1246	
submi	r5, r9, #84, 30	; 0x150	
svcpl	0x005f5449		
strpl	r3, [r0, #-32]	; 0xffffffe0	
ldmdacc	r4, {r0, r3, r6, r9, sl, fp, lr}^		
stmdavc	r8!, {r0, r1, r2, r3, r4, r6, r8, r9, lr}		
svcpl	0x005f2029		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
stmdacs	r3, {r3, r4, r5, r8, r9, sl, fp, ip, lr}^		
stmdapl	r0, {r3, r4, r5, r6, r8, fp, sp}		
svcpl	0x00474552		
subspl	r5, r3, #67	; 0x43	
cmnvc	r0, #32, 6	; 0x80000000	
subspl	r0, pc, #114	; 0x72	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
cmpmi	r3, #-1073741801	; 0xc0000017	
strbmi	r4, [sp, #-2388]	; 0xfffff6ac	
bpl	126277c <__undef_stack+0x114bc1c>		
ldrtcc	r2, [r2], -r5, asr #32		
ldrbmi	r5, [pc], #-3840	; da08 <SLCRlockKey+0x638d>	
ldrbmi	r4, [pc, #-837]	; d6c7 <SLCRlockKey+0x604c>	
svcpl	0x004c4156		
ldmdami	r4, {r0, r2, r3, r6, r8, sl, lr}^		
svcpl	0x005f444f		
stmdapl	r0, {r5, r9, ip, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
strbmi	r5, [r8, #-1093]	; 0xfffffbbb	
strbpl	r4, [r5], #-3666	; 0xfffff1ae	
ldmdami	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
		; <UNDEFINED> instruction: 0x46423030	
svcpl	0x00004646		
submi	r4, r4, #24320	; 0x5f00	
cmpmi	r8, ip, asr #30		
mcrmi	15, 2, r5, cr9, cr3, {2}		
stmdbmi	lr, {r1, r2, r6, r8, fp, lr}^		
svcpl	0x005f5954		
stmdapl	r0, {r5, r8, ip, sp}		
svcpl	0x00474552		
teqcc	r1, r3, asr #32		
eorseq	r3, r1, r0, lsr #2		
ldrbmi	r4, [r3, #-1631]	; 0xfffff9a1	
svcmi	0x005f4b45		
cfstrdmi	mvd5, [r9, #-320]	; 0xfffffec0	
strbpl	r5, [r1], #-2633	; 0xfffff5b7	
subcs	r4, lr, r9, asr #30		
subspl	r0, r8, r1, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
svcmi	0x00495047		
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
stmdapl	r0!, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
svcmi	0x00495047		
ldrbmi	r3, [pc], #-95	; daa8 <SLCRlockKey+0x642d>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
svcmi	0x00495f00		
subcs	r4, r6, r6, asr #4		
subspl	r0, r8, r0, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
stmdapl	r0!, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
ldrbpl	r4, [r2], #-341	; 0xfffffeab	
ldrbmi	r3, [pc], #-351	; dae4 <SLCRlockKey+0x6469>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r0, r0, lsl #16		
ldrbpl	r5, [r8, #-3922]	; 0xfffff0ae	
subspl	r5, r4, r1, asr #4		
svcpl	0x00305f53		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
subpl	r5, r1, #398458880	; 0x17c00000	
ldmdbmi	pc, {r2, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
cmppl	r8, #68	; 0x44	
strbmi	r5, [r4, #-3924]	; 0xfffff0ac	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
svcpl	0x0053495f		
subpl	r5, r1, #1392508928	; 0x53000000	
subcs	r4, r4, r4, asr r5		
svcpl	0x00004c35		
strbpl	r4, [lr, #-1887]	; 0xfffff8a1	
cmpmi	r6, r3, asr #30		
movtpl	r4, #40031	; 0x9c5f	
svcmi	0x00435f54		
strbpl	r5, [r1], #-77	; 0xffffffb3	
sfmmi	f4, 2, [r9], {73}	; 0x49	
subscs	r5, r9, r9, asr #8		
subspl	r0, r8, r1, lsr r0		
cmpmi	r5, r3, asr pc		
svcpl	0x00305452		
svcpl	0x00544e49		
strcc	r4, [r0, #-1097]!	; 0xfffffbb7	
cmppl	r8, #57	; 0x39	
cmppl	r5, #84, 30	; 0x150	
strbpl	r5, [r2, #-3906]	; 0xfffff0be	
mcrrmi	15, 4, r5, r1, cr6		
svcpl	0x004e4749		
svcmi	0x00525245		
ldrtcc	r2, [r1], #-82	; 0xffffffae	
svcpl	0x00003131		
stmdami	r3, {r0, r2, r3, r6, r8, lr}^		
svcpl	0x00454e49		
subspl	r5, r9, pc, asr r4		
ldmdami	pc, {r0, r2, r6, r8, r9, ip, lr}^	; <UNPREDICTABLE>	
subspl	r0, r8, r0, lsr #32		
subspl	r5, pc, r1, asr #4		
cmppl	pc, #21757952	; 0x14c0000	
ldmdbmi	r4, {r0, r1, r6, r8, sl, ip, lr}^		
svcpl	0x0052454d		
mcrmi	15, 2, r5, cr9, cr0, {1}		
stmdapl	r0!, {r2, r4, r6, r9, ip, lr}		
cmppl	pc, #80, 6	; 0x40000001	
ldrbpl	r5, [pc], #-1347	; dbb0 <SLCRlockKey+0x6535>	
ldmdbmi	pc, {r0, r2, r3, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r0, [pc], #-68	; dbbc <SLCRlockKey+0x6541>	
subpl	r4, r5, #4672	; 0x1240	
subscs	r5, pc, pc, asr r4	; <UNPREDICTABLE>	
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
cdpvs	12, 6, cr6, cr15, cr0, {1}		
svcpl	0x005f0067		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
movtpl	r4, #5727	; 0x165f	
svcpl	0x00323354		
svcpl	0x0058414d		
eorscc	r2, r4, #95	; 0x5f	
		; <UNDEFINED> instruction: 0x36393439	
ldrcc	r3, [r9, #-567]!	; 0xfffffdc9	
svcpl	0x005f0055		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
mrrcmi	6, 4, r4, pc, cr15	; <UNPREDICTABLE>	
svcpl	0x00474e4f		
subsmi	r4, r5, #68, 30	; 0x110	
svcpl	0x005f454c		
stmdapl	r0, {r5, fp, ip, sp}		
svcmi	0x005f6c69		
eorscc	r7, r3, #1962934272	; 0x75000000	
teqmi	r8, ip, asr #10		
cfldrdcs	mvd6, [r2], #-400	; 0xfffffe70	
strbvc	r6, [ip, #-342]!	; 0xfffffeaa	
stmdapl	r0!, {r0, r2, r5, r6, r8, fp, sp}		
svcmi	0x005f6c69		
eorscc	r7, r3, #1962934272	; 0x75000000	
strbtvs	r4, [r4], #-296	; 0xfffffed8	
		; <UNDEFINED> instruction: 0x56202c72	
ldrbvs	r6, [r5, #-3169]!	; 0xfffff39f	
subspl	r0, r8, r9, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
ldrbpl	r4, [r5], #-851	; 0xfffffcad	
subpl	r4, r5, #4672	; 0x1240	
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
ldrtcc	r3, [r0], -r6, asr #32		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00524150		
svcmi	0x00495047		
subsmi	r3, pc, #95	; 0x5f	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
teqcc	r4, r0, lsr r8		
eorscc	r3, r0, r2, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
ldrbmi	r5, [pc, #-848]	; d934 <SLCRlockKey+0x62b9>	
ldmdbmi	pc, {r0, r1, r6, r8, r9, lr}^	; <UNPREDICTABLE>	
ldmdbmi	pc, {r1, r2, r3, r6, sl, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r2, [r3], -r4, asr #32		
ldrbmi	r5, [pc], #-3840	; dc94 <SLCRlockKey+0x6619>	
ldrbmi	r4, [pc], #-3138	; dc98 <SLCRlockKey+0x661d>	
subpl	r4, pc, #1104	; 0x450	
stmdbmi	sp, {r0, r2, r3, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r5, pc, lr, asr #30		
svcvs	0x00642828		
strbvs	r6, [ip, #-629]!	; 0xfffffd8b	
stmdbcc	lr!, {r0, r3, r5, sl, ip, sp}		
ldrcc	r3, [r6, #-52]!	; 0xffffffcc	
ldmdacc	r5!, {r1, r2, r4, r5, sl, ip, sp}		
ldrtcc	r3, [r2], #-308	; 0xfffffecc	
ldrvs	r3, [r4, #-1334]!	; 0xfffffaca	
ldrtcc	r3, [r2], #-813	; 0xfffffcd3	
svcpl	0x0000294c		
strbpl	r4, [ip], #-1631	; 0xfffff9a1	
movtpl	r4, #6239	; 0x185f	
mcrmi	4, 2, r4, cr5, cr15, {2}		
svcpl	0x004d524f		
eorseq	r2, r1, pc, asr r0		
mcrmi	15, 2, r5, cr7, cr15, {2}		
stmdbmi	ip, {r0, r2, r4, r6, r8, r9, lr}^		
cfldr64mi	mvdx4, [pc, #-300]	; dbbc <SLCRlockKey+0x6541>	
svcpl	0x00485441		
cfstr64mi	mvdx5, [r9], {66}	; 0x42	
svcpl	0x004e4954		
movtpl	r4, #61251	; 0xef43	
strbpl	r4, [lr], #-340	; 0xfffffeac	
stmdapl	r0, {r0, r1, r4, r6, sp}		
subspl	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
svcmi	0x00505241		
svcpl	0x00315452		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
eorscc	r3, r0, r4, lsr r0		
eorseq	r3, r0, r0, lsr r0		
svcpl	0x00535058		
subcc	r4, sp, r7, asr #10		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r0, r5, asr #32		
eorscc	r3, r0, r2, asr #32		
cmpmi	r0, r0, lsl #16		
ldrbmi	r5, [r8, #-3922]	; 0xfffff0ae	
subpl	r4, r3, sp, asr #2		
svcpl	0x00305f53		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
ldrbmi	r3, [r8, #-32]!	; 0xffffffe0	
eorsmi	r3, r0, #48	; 0x30	
eorseq	r3, r0, r0, lsr r0		
cmnvs	r5, r3, ror #24		
rsbsvc	r6, r2, #478150656	; 0x1c800000	
eorcs	r7, r9, r8, lsr #32		
cmnvs	r3, #380	; 0x17c	
rsbvc	r6, r1, #108, 10	; 0x1b000000	
ldmdacs	r2!, {r0, r2, r5, r6, r9, ip, sp, lr}^		
stmdapl	r0, {r4, r5, r6, r8, fp, sp}		
svcpl	0x00524150		
svcpl	0x00375350		
svcmi	0x00495047		
ldmdami	pc, {r0, r1, r2, r3, r4, r6, ip, sp}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
subcc	r7, r5, r0, lsr r8		
		; <UNDEFINED> instruction: 0x46413030	
stmdapl	r0, {r1, r2, r6, r9, sl, lr}		
svcpl	0x00524150		
svcpl	0x00495841		
strbmi	r5, [r1], #-1361	; 0xfffffaaf	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
cmpmi	pc, pc, asr r0	; <UNPREDICTABLE>	
svcpl	0x00344958		
ldrbmi	r4, [r3, #-322]	; 0xfffffebe	
subpl	r4, r4, #1090519040	; 0x41000000	
svcpl	0x00003020		
cfstrdvs	mvd7, [pc, #-260]!	; dcc4 <SLCRlockKey+0x6649>	
strtpl	r6, [r8], #-873	; 0xfffffc97	
ldrbtvc	r2, [r3], #-41	; 0xffffffd7	
strbtvc	r7, [r3], #-1394	; 0xfffffa8e	
strtpl	r7, [r0], #-2848	; 0xfffff4e0	
stclvs	6, cr7, [pc], #-128	; dd5c <SLCRlockKey+0x66e1>	
cfstrdvs	mvd7, [r9], #-388	; 0xfffffe7c	
svcpl	0x005f2065		
blcc	1b263c0 <__undef_stack+0x1a0f860>		
stmdapl	r0, {r5, r8, sl, fp, ip, sp, lr}		
cmnmi	r2, #84, 26	; 0x1500	
		; <UNDEFINED> instruction: 0x475f7274	
svcvs	0x004c7465		
ldrbvs	r6, [r2, #-1121]	; 0xfffffb9f	
cmpvs	r2, r7, ror #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
ldclvs	12, cr2, [r4, #-460]	; 0xfffffe34	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
rsbvs	r7, sp, #327155712	; 0x13800000	
eorcs	r7, r9, r5, ror #4		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
strbtvs	r6, [r1], #-1362	; 0xfffffaae	
stmdacs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
cmnvc	r1, #40, 4	; 0x80000002	
strbtvs	r4, [r4], #-357	; 0xfffffe9b	
cmnvc	r3, #478150656	; 0x1c800000	
stmdacs	r0!, {r0, r3, r5, sl, fp, sp}		
cmnmi	r2, #84, 26	; 0x1500	
strbvc	r7, [lr, #-628]	; 0xfffffd8c	
rsbvc	r6, r5, #-805306362	; 0xd0000006	
stmdapl	r0!, {r0, r3, r5, sl, fp, sp}		
ldrbpl	r4, [pc], #-852	; de4c <SLCRlockKey+0x67d1>	
svcmi	0x005f524c		
ldrbmi	r4, [r3, #-1606]	; 0xfffff9ba	
svcpl	0x00002954		
svcpl	0x0051545f		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
eorcc	r5, r0, pc, asr pc		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
mcrrmi	6, 4, r5, r1, cr14		
svcpl	0x0043495f		
subscs	r4, r5, r0, asr pc		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r5, lsr ip		
ldrbpl	r0, [r8], #-34	; 0xffffffde	
strbvc	r7, [r3], #-621	; 0xfffffd93	
svcvs	0x004c5f72		
ldmdbvs	r4, {r0, r5, r6, sl, sp, lr}^		
cmnmi	r2, #457179136	; 0x1b400000	
strbtvc	r7, [lr], #-1391	; 0xfffffa91	
ldrbvs	r7, [r2, #-613]	; 0xfffffd9b	
cmpvs	r2, r7, ror #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
ldclvs	12, cr2, [r4, #-460]	; 0xfffffe34	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
rsbvs	r7, sp, #327155712	; 0x13800000	
eorcs	r7, r9, r5, ror #4		
rsbvc	r5, sp, #88, 8	; 0x58000000	
svcpl	0x00727443		
strbtvc	r7, [r9], #-599	; 0xfffffda9	
strbvs	r5, [r5, -r5, ror #4]!		
cmpvs	r2, r8, lsr #16		
strbvs	r6, [r1], #-1395	; 0xfffffa8d	
cmnvc	r5, #100, 4	; 0x40000006	
eorcs	r2, ip, r3, ror r9		
rsbvc	r5, sp, #40, 8	; 0x28000000	
cdpmi	4, 7, cr7, cr2, cr3, {2}		
strbvs	r6, [r2, #-3445]!	; 0xfffff28b	
eorcs	r2, ip, r2, ror r9		
svcpl	0x00435458		
subspl	r4, r3, #84, 6	; 0x50000001	
		; <UNDEFINED> instruction: 0x46464f5f	
cfldr64cs	mvdx4, [r4], {83}	; 0x53	
ldrbpl	r2, [r8], #-2080	; 0xfffff7e0	
strbvc	r7, [r3], #-621	; 0xfffffd93	
ldrbvs	r5, [r2, #-3954]	; 0xfffff08e	
ldrbvs	r6, [r2, #-1121]	; 0xfffffb9f	
eormi	r2, r8, #6750208	; 0x670000	
cmnmi	r5, r1, ror #6		
ldrbvs	r6, [r2, #-1124]!	; 0xfffffb9c	
stccs	3, cr7, [r9], #-460	; 0xfffffe34	
ldclvs	8, cr2, [r4, #-128]	; 0xffffff80	
rsbsvc	r4, r4, #-939524095	; 0xc8000001	
rsbvs	r7, sp, #327155712	; 0x13800000	
sfmcs	f7, 4, [r9], #-404	; 0xfffffe6c	
cmpmi	r4, #32, 16	; 0x200000	
movtpl	r5, #13407	; 0x345f	
		; <UNDEFINED> instruction: 0x464f5f52	
strbpl	r5, [r5], #-838	; 0xfffffcba	
rsbscs	r2, ip, r9, lsr #32		
svcpl	0x00435458		
svcpl	0x00525343		
strbmi	r4, [r1], #-3916	; 0xfffff0b4	
movtpl	r4, #7519	; 0x1d5f	
eoreq	r2, r9, fp, asr #18		
mrrcmi	15, 5, r5, r0, cr15		
svcmi	0x00465441		
cmpmi	pc, #5248	; 0x1480	
stmdbmi	r6, {r0, r1, r2, r3, r6, r9, sl, fp, lr}^		
svcpl	0x00485f47		
subspl	r0, r8, r0, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r3, r4, asr r4		
svcpl	0x00325f53		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
subspl	r2, r8, r4, asr #32		
subspl	r5, pc, r1, asr #4		
ldrbpl	r3, [pc], #-1875	; df9c <SLCRUnlockKey+0x8f>	
subscc	r4, pc, #84, 6	; 0x50000001	
		; <UNDEFINED> instruction: 0x5645445f	
svcpl	0x00454349		
stmdapl	r0, {r0, r3, r6, sl, lr}		
svcpl	0x00524150		
svcpl	0x00375350		
ldrbmi	r4, [r2, #-3907]	; 0xfffff0bd	
stmdami	r7, {r0, r1, r4, r6, r8, fp, lr}^		
svcmi	0x00435f54		
subscc	r5, pc, sp, asr #32		
cmpmi	pc, pc, asr r3	; <UNPREDICTABLE>	
subsmi	r4, pc, #88, 18	; 0x160000	
cmpmi	r5, r1, asr #6		
subscs	r4, r2, r4, asr #8		
stmdacc	r6, {r4, r5, fp, ip, sp, lr}^		
eorscc	r3, r0, r8, lsr r0		
stmdapl	r0, {r4, r5, ip, sp}		
svcpl	0x00474552		
cmpcc	r2, r7, asr #32		
cmncc	r2, r3, lsr r0		
svcpl	0x005f0033		
ldrbmi	r4, [sl, #-2387]	; 0xfffff6ad	
ldrbmi	r4, [pc], -pc, asr #12		
strbpl	r4, [r1], #-3916	; 0xfffff0b4	
strtcc	r5, [r0], #-3935	; 0xfffff0a1	
stmdbvs	r1!, {r8, sl, fp, sp, lr}^		
svcpl	0x005f006e		
cmpcc	r3, r4, asr #10		
ldrbmi	r3, [pc, #-2098]	; d7de <SLCRlockKey+0x6163>	
mcrrmi	3, 5, r5, r9, cr0		
svcpl	0x005f4e4f		
stfcse	f3, [r5, #-128]	; 0xffffff80	
mcrrmi	3, 3, r3, r4, cr3		
cmppl	pc, #0, 30		
svcpl	0x00455a49		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
cmppl	pc, #0, 30		
svcpl	0x00455a49		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
strvc	r5, [r0, #-3935]!	; 0xfffff0a1	
strbvs	r7, [r9, -lr, ror #6]!		
rsbcs	r6, r4, lr, ror #10		
rsbseq	r6, r4, r9, ror #28		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
ldrbcc	r4, [r2, #-863]	; 0xfffffca1	
ldrbcc	r6, [r2, #-800]!	; 0xfffffce0	
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
cmpmi	ip, pc, asr r6		
ldrbpl	r4, [pc], #-2131	; e060 <SLCRUnlockKey+0x153>	
svcmi	0x00454d49		
ldrbmi	r5, [pc, #-1109]	; dc13 <SLCRlockKey+0x6598>	
subpl	r5, pc, #536870917	; 0x20000005	
teqcc	r1, #32, 2		
svcpl	0x00004c34		
strbvs	r6, [r9, -r1, asr #24]!		
stmdacs	r6!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^		
svcpl	0x00202978		
stmdbvs	ip!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^		
strbtvs	r6, [pc], -r7, ror #28		
eoreq	r7, r9, r8, lsr #16		
uqsaxvs	r5, pc, pc	; <UNPREDICTABLE>	
strbtvc	r7, [r5], #-870	; 0xfffffc9a	
strtvc	r6, [r8], #-1647	; 0xfffff991	
stclcs	0, cr7, [r5], #-484	; 0xfffffe1c	
stclvs	9, cr6, [r5], #-408	; 0xfffffe68	
svcvs	0x00202964		
ldrbvs	r6, [r3, #-1638]!	; 0xfffff99a	
stmdacs	r6!, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr}^		
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
stmdbvs	r6!, {r2, r3, r5, sp}^		
stmdbcs	r4!, {r0, r2, r5, r6, sl, fp, sp, lr}^		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
movtmi	r4, #39263	; 0x995f	
svcpl	0x0058525f		
svcmi	0x00464946		
smlsldmi	r5, r5, pc, r2	; <UNPREDICTABLE>	
movtpl	r5, #21087	; 0x525f	
ldrbmi	r5, [pc, #-1093]	; dc8f <SLCRlockKey+0x6614>	
subpl	r5, pc, #536870917	; 0x20000005	
ldmdacc	r0!, {r5, r8, ip, sp}		
svcpl	0x005f0031		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
cmpmi	r5, pc, asr ip		
svcpl	0x00385453		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
strvc	r5, [r0, #-3935]!	; 0xfffff0a1	
strbvs	r7, [r9, -lr, ror #6]!		
rsbcs	r6, r4, lr, ror #10		
rsbvc	r6, r1, #6488064	; 0x630000	
cmpmi	r2, r0, lsl #30		
ldmdacc	r4!, {r1, r2, r3, r6, sl, lr}		
strbmi	r5, [r5, #-863]	; 0xfffffca1	
eorscs	r5, r1, r4, asr #30		
cmnvs	r8, r8, lsr #32		
stmdbcs	r4!, {r1, r5, r6, r8, r9, sp, lr}^		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
mcrmi	14, 2, r4, cr1, cr15, {2}		
cmpmi	r0, r4, asr #30		
svcpl	0x004d4152		
strbmi	r4, [r7, #-336]	; 0xfffffeb0	
subspl	r4, r2, #398458880	; 0x17c00000	
teqcc	r0, pc, asr #4		
cfldrsmi	mvf3, [r9], #-208	; 0xffffff30	
cmnvs	r3, r0, lsl #18		
cmnvs	r8, ip, rrx		
cmpvs	pc, #40, 30	; 0xa0	
svcpl	0x00282029		
ldmdbvc	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}^		
cfldr64vs	mvdx6, [pc], {112}	; 0x70	
strbvc	r6, [fp, #-3951]!	; 0xfffff091	
svcpl	0x005f2870		
stmdacs	r6!, {r0, r1, r5, r6, r8, fp, sp}		
svcpl	0x007c555f		
eoreq	r2, r9, ip, asr #18		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrmi	15, 2, r5, cr9, cr5, {1}		
svcpl	0x004c4156		
submi	r5, ip, #1426063360	; 0x55000000	
cmpmi	r6, pc, asr sp		
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r8, lsr ip		
eorcs	r3, ip, r3, ror #14		
stmdapl	r0, {r0, r4, r5, r9, sp}		
svcpl	0x00524150		
cmpmi	sp, r8, asr r4		
subscc	r5, pc, r0, asr r3	; <UNPREDICTABLE>	
mcrmi	4, 2, r4, cr15, cr15, {2}		
cdpmi	15, 4, cr5, cr9, cr5, {2}		
		; <UNDEFINED> instruction: 0x365f5254	
cmppl	r0, #32, 16	; 0x200000	
cmpmi	sp, pc, asr r4		
mcrmi	15, 2, r5, cr9, cr6, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
cmppl	pc, #0, 30		
mcrmi	2, 2, r5, cr9, cr4, {2}		
ldmdbcs	r8!, {r0, r1, r2, r6, fp, sp}^		
rsbseq	r2, r8, r0, lsr #6		
ldrbpl	r5, [r8, #-3935]	; 0xfffff0a1	
ldrbcc	r4, [r4], -r9, asr #28		
subscs	r5, pc, r4, lsr pc	; <UNPREDICTABLE>	
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
svcmi	0x00495f37		
strbpl	r5, [r2, #-3920]	; 0xfffff0b0	
svcmi	0x00435f53		
strbmi	r4, [r9, -lr, asr #12]		
cmppl	pc, #95	; 0x5f	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
movtpl	r4, #4703	; 0x125f	
strbmi	r4, [r4], #-325	; 0xfffffebb	
ldmdavc	r0!, {r1, r4, r6, sp}		
eorscc	r3, r2, r5, asr #32		
eorscc	r3, r0, r0, lsr r0		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00444953		
ldmdbmi	r2, {r1, r2, r4, r6, r8, lr}^		
svcpl	0x00544e41		
blmi	14de75c <__undef_stack+0x13c7bfc>		
ldmdavc	r0!, {r5, fp, sp}		
ldccc	0, cr2, [ip], #-280	; 0xfffffee8	
cmppl	r0, #32, 12	; 0x2000000	
ldrbpl	r4, [pc], -r9, asr #8		
cmpmi	r9, r1, asr #4		
subsmi	r5, pc, #1308622848	; 0x4e000000	
eoreq	r5, r9, r9, asr #8		
subpl	r5, r1, #88	; 0x58	
strbmi	r5, [r1], #-2143	; 0xfffff7a1	
svcpl	0x00535043		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
subpl	r5, r1, #88	; 0x58	
		; <UNDEFINED> instruction: 0x3753505f	
strbmi	r5, [r1], #-2143	; 0xfffff7a1	
svcpl	0x00305f43		
ldmdbmi	r6, {r2, r6, r8, sl, lr}^		
ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>	
svcpl	0x005f0044		
subpl	r4, r1, #4390912	; 0x430000	
ldrbpl	r3, [pc], #-1585	; e280 <SLCRUnlockKey+0x373>	
svcpl	0x00455059		
ldmdavs	r3!, {r0, r1, r2, r3, r4, r6, sp}^		
rsbscs	r7, r4, pc, ror #4		
ldmdbvs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, sp, lr}^		
strbtvs	r6, [r5], #-3687	; 0xfffff199	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
cmpmi	pc, r0, lsl #30		
subspl	r4, pc, r2, asr sp	; <UNPREDICTABLE>	
teqcc	r0, r3, asr #6		
cmpmi	r0, r0, lsl #16		
cmppl	r8, #328	; 0x148	
svcpl	0x0052434c		
svcpl	0x004d554e		
ldrbpl	r4, [r3], #-3657	; 0xfffff1b7	
strbmi	r4, [r3, #-3649]	; 0xfffff1bf	
eorseq	r2, r1, r3, asr r0		
usaxmi	r5, r5, pc	; <UNPREDICTABLE>	
strbpl	r4, [r3], #-338	; 0xfffffeae	
stmdbmi	r2, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^		
subscs	r5, pc, r4, asr pc	; <UNPREDICTABLE>	
svcpl	0x00003631		
eorscc	r2, r0, #66	; 0x42	
stmdbvs	r0, {r4, r5, ip, sp}		
mrcvs	0, 3, r7, cr5, cr3, {3}		
svcpl	0x00287463		
eorcs	r6, r9, pc, asr r3		
cmpvs	pc, #40, 30	; 0xa0	
ldrbvs	r7, [r0, #-2420]!	; 0xfffff68c	
svcvs	0x006f6c5f		
ldmdacs	r0!, {r0, r1, r3, r5, r6, r8, sl, ip, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldmdbcs	r0, {r1, r2, r5, r8, r9, sl, fp, ip, lr}^		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
svcpl	0x0054534e		
strbpl	r4, [r1], #-1350	; 0xfffffaba	
svcpl	0x00455255		
eorvc	r2, r2, r4, lsr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
ldccs	3, cr6, [r2], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #8		
strbmi	r4, [ip, #-2374]	; 0xfffff6ba	
strbmi	r4, [sp, #-334]	; 0xfffffeb2	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
eorscc	r3, r0, #32, 2		
svcpl	0x005f0034		
subscs	r5, r7, r3, asr r2		
eorscc	r7, r0, r0, lsr r8		
stmdapl	r0, {r0, r4, r5, ip, sp}		
svcpl	0x00524150		
svcpl	0x00495841		
strbmi	r5, [r1], #-1361	; 0xfffffaaf	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
		; <UNDEFINED> instruction: 0x465f305f	
svcpl	0x004f4649		
movtpl	r5, #38981	; 0x9845	
eorseq	r2, r1, r4, asr r0		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
svcmi	0x004e5f35		
eorvc	r2, r2, r0, asr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, ror #14		
ldccs	3, cr6, [r0], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #8		
ldmdami	r4, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
subscs	r4, r7, r2, asr pc		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
ldmdbmi	r0, {r0, r1, r2, r3, r4, r6, r8, r9, ip, lr}^		
cmpmi	ip, pc, asr r3		
cfldr64mi	mvdx4, [pc, #-344]	; e25c <SLCRUnlockKey+0x34f>	
subcs	r4, r5, pc, asr #8		
eorscc	r3, r6, r1, lsr r1		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, r7, asr #30		
ldmdbmi	pc, {r0, r4, r5, r8, sl, ip, sp}^	; <UNPREDICTABLE>	
svcpl	0x0054534e		
strbpl	r4, [r1], #-1350	; 0xfffffaba	
svcpl	0x00455255		
eorvc	r2, r2, r0, lsr r0		
eorcs	r3, ip, r1, lsr r5		
strcs	r2, [r0, #-3120]!	; 0xfffff3d0	
eorcs	r2, r0, r0, lsr ip		
eorcs	r3, ip, r3, rrx		
ldccs	3, cr6, [r2], #-128	; 0xffffff80	
eoreq	r3, r2, r0, lsr #32		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmppl	r0, #2080374785	; 0x7c000001	
cmppl	r5, #328	; 0x148	
lfmmi	f5, 2, [pc, #-276]	; e2ec <SLCRUnlockKey+0x3df>	
subcs	r4, r5, pc, asr #8		
eorscc	r7, r1, r0, lsr r8		
strbpl	r4, [lr], #-2304	; 0xfffff700	
ldclmi	6, cr3, [pc, #-196]	; e34c <SLCRUnlockKey+0x43f>	
stmdacs	r0!, {r0, r3, r6, r9, sl, fp, lr}		
ldmdbmi	pc, {r0, r2, r3, r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrtcc	r5, [r1], -lr, asr #8		
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
stccs	15, cr5, [r0, #-380]!	; 0xfffffe84	
eoreq	r3, r9, r0, lsr #2		
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
mcrrmi	15, 3, r5, r3, cr5		
svcpl	0x004e4145		
mrrcmi	3, 4, r4, pc, cr4	; <UNPREDICTABLE>	
svcpl	0x00454e49		
svcpl	0x0041564d		
subscs	r4, r5, r0, asr pc		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
strbcc	r2, [r3, -r0, lsr #32]!		
cmncc	r3, ip, lsr #32		
teqcc	r0, r1, lsr ip		
cdpmi	0, 4, cr0, cr9, cr2, {1}		
cmpmi	r6, r4, asr pc		
		; <UNDEFINED> instruction: 0x36315453	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldmdbmi	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], -lr, asr #8		
cmpcc	r4, r1, asr #6		
cmpmi	sp, r6, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
svcpl	0x00545358		
svcpl	0x00494350		
cmpmi	r6, r9, asr #28		
svcpl	0x0044494c		
subpl	r4, r4, #1090519040	; 0x41000000	
subscs	r5, r3, r5, asr #6		
teqcc	r6, r1, lsr r3		
svcpl	0x005f004c		
svcpl	0x00414855		
strbpl	r4, [r9], #-585	; 0xfffffdb7	
stmdacc	r0!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}		
cmpvs	pc, #0, 30		
blvs	18ea268 <__undef_stack+0x17d3708>		
ldrbvc	r6, [pc], #-1129	; e4bc <SLCRUnlockKey+0x5af>	
		; <UNDEFINED> instruction: 0x6665645f	
strbtvs	r6, [r5], #-3689	; 0xfffff197	
svcpl	0x005f0020		
subpl	r4, r6, #76, 24	; 0x4c00	
svcpl	0x00544341		
svcpl	0x0058414d		
ldmdapl	r0!, {r0, r1, r2, r3, r4, r6, sp}		
		; <UNDEFINED> instruction: 0x46464637	
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
strbmi	r4, [r6], -r6, asr #12		
teqcc	r6, #80, 26	; 0x1400	
subseq	r4, r2, ip, asr #24		
svcpl	0x006c6958		
cmncc	r4, pc, asr #10		
stmdacs	r5, {r1, r2, r4, r5, sl, fp, lr}^		
rsbvc	r6, r4, #1090519040	; 0x41000000	
stclvs	6, cr5, [r1], #-176	; 0xffffff50	
eorcs	r6, r9, r5, ror r5		
svcpl	0x006c6958		
cmncc	r4, pc, asr #10		
strbvs	r2, [r1], #-2102	; 0xfffff7ca	
eorcs	r7, ip, r4, ror #4		
strbvc	r6, [ip, #-342]!	; 0xfffffeaa	
movwvc	r2, #2405	; 0x965	
mcrvs	4, 3, r6, cr9, cr4, {3}		
subspl	r2, pc, #32, 16	; 0x200000	
strbpl	r4, [lr], #-1349	; 0xfffffabb	
cmpvc	pc, #720	; 0x2d0	
mcrvs	4, 3, r6, cr9, cr4, {3}		
subspl	r0, r8, r9, lsr #32		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
cmppl	r0, #1392508928	; 0x53000000	
ldrbmi	r3, [pc], #-95	; e544 <SLCRUnlockKey+0x637>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
cmpmi	r0, r0, lsr #16		
cmppl	r0, #328	; 0x148	
ldrbmi	r5, [r3], #-3895	; 0xfffff0c9	
ldrbmi	r3, [pc], #-95	; e55c <SLCRUnlockKey+0x64f>	
movtmi	r5, #38469	; 0x9645	
strbmi	r5, [r9], #-3909	; 0xfffff0bb	
ldrbmi	r5, [pc, -r0, lsl #30]		
svcpl	0x0043554e		
svcmi	0x004e494d		
subscs	r5, pc, r2, asr pc	; <UNPREDICTABLE>	
subspl	r0, r8, #57	; 0x39	
cmpmi	pc, #18087936	; 0x1140000	
svcpl	0x00353150		
cmpmi	r6, r9, asr #28		
movtmi	r5, #20300	; 0x4f4c	
mcrmi	12, 2, r4, cr9, cr15, {2}		
ldrbpl	r5, [r3, -r5, asr #30]		
cmncc	r0, r0, lsr #4		
eorcc	r2, r0, r5, lsr ip		
eorcc	r2, r5, ip, lsr #32		
teqvs	r0, #44	; 0x2c	
eorcs	r2, r0, r7, lsr ip		
eorcs	r3, ip, r3, ror #12		
stmdbmi	r0, {r1, r4, r5, r9, sp}		
cmpmi	sp, lr, asr #8		
cmpmi	sp, r8, asr pc		
svcpl	0x005f2058		
ldclmi	14, cr4, [r4, #-292]	; 0xfffffedc	
ldclmi	8, cr5, [pc, #-260]	; e4bc <SLCRUnlockKey+0x5af>	
svcpl	0x005f5841		
stclvs	15, cr5, [r6], #-0		
strbtvs	r6, [fp], -pc, ror #6		
stmdacs	r5!, {r0, r3, r5, r6, sl, fp, sp, lr}^		
eorcs	r7, r9, r6, rrx		
strtvs	r2, [r8], -r8, lsr #16		
mcrcc	9, 1, r2, cr13, cr0, {3}		
cmnvs	ip, pc, asr r6		
strtcs	r7, [r0], -r7, ror #6		
cmppl	pc, #32, 30	; 0x80	
ldmdbcs	r2, {r0, r1, r4, r6, sl, ip, lr}^		
eorcc	r3, r0, r0, lsr #30		
svcpl	0x00203a20		
cmnvs	pc, #24320	; 0x5f00	
cmnvs	r1, #428	; 0x1ac	
rsbvc	r7, r9, #473956352	; 0x1c400000	
ldrbvs	r5, [r2, #-3941]!	; 0xfffff09b	
cmnvc	r2, #415236096	; 0x18c00000	
stmdacs	r5!, {r0, r3, r5, r6, r9, sl, ip, sp, lr}^		
ldmdbcs	r0!, {r3, r5, r9, sl, sp, lr}^		
mrrcvs	14, 2, r3, pc, cr13	; <UNPREDICTABLE>	
stmdbcs	fp!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}^		
subspl	r0, r8, r9, lsr #32		
cmpmi	pc, r1, asr #4		
cmppl	pc, r8, asr r9	; <UNPREDICTABLE>	
svcpl	0x00444155		
svcpl	0x00495053		
stmdapl	r1, {r4, r5, r8, r9, sl, fp, ip, lr}^		
ldmdami	pc, {r0, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>	
cmpmi	r8, r9, asr #14		
subscs	r4, r2, r4, asr #8		
cmppl	r8, #48	; 0x30	
mcrrmi	15, 5, r5, r6, cr4		
svcpl	0x00485341		
ldrbpl	r4, [r2], #-336	; 0xfffffeb0	
strbpl	r4, [pc], #-3679	; e650 <SLCRUnlockKey+0x743>	
subspl	r5, r5, pc, asr r3		
ldrbpl	r4, [r2], #-3920	; 0xfffff0b0	
teqcc	r0, r5, asr #8		
ldcmi	3, cr3, [r1], #-196	; 0xffffff3c	
ldrbpl	r5, [pc, #-3840]	; d764 <SLCRlockKey+0x60e9>	
svcpl	0x00544e49		
movtpl	r4, #5452	; 0x154c	
svcpl	0x00363154		
ldrbmi	r5, [r0, #-2388]	; 0xfffff6ac	
teqvc	r0, #380	; 0x17c	
ldrbtvc	r6, [r2], #-3944	; 0xfffff098	
cmnvc	lr, #32, 10	; 0x8000000	
strbvs	r6, [lr, #-1897]!	; 0xfffff897	
cdpvs	0, 6, cr2, cr9, cr4, {3}		
cmppl	r8, #116	; 0x74	
subspl	r5, r3, r4, asr pc		
ldrbmi	r5, [r2, #-3913]	; 0xfffff0b7	
strbpl	r4, [r9], -r3, asr #10		
strbpl	r5, [pc], -r5, asr #30		
ldrbpl	r5, [r2, #-581]	; 0xfffffdbb	
teqcc	r1, lr, asr #32		
svcpl	0x00003435		
cfstrdmi	mvd4, [r2], {76}	; 0x4c	
svcpl	0x0051455f		
subcs	r4, ip, r4, asr #4		
subspl	r0, r8, r1, lsr r0		
ldmdapl	pc, {r0, r6, r9, ip, lr}^	; <UNPREDICTABLE>	
subpl	r5, r2, r5, asr r3		
svcpl	0x00305f53		
subspl	r4, r4, #1168	; 0x490	
cmppl	r0, #32, 16	; 0x200000	
subsmi	r5, r3, #398458880	; 0x17c00000	
mcrmi	15, 2, r5, cr9, cr0, {1}		
strbmi	r5, [r9], #-3924	; 0xfffff0ac	
strbvc	r7, [pc, #-1024]!	; e2dc <SLCRUnlockKey+0x3cf>	
rsbvc	r7, r5, #112	; 0x70	
cmpvs	pc, #40, 30	; 0xa0	
svcpl	0x005f2029		
ldrbvs	r7, [r4, #-2149]!	; 0xfffff79b	
svcvs	0x0069736e		
subscs	r5, pc, lr, ror #30		
svcpl	0x00207b28		
rsbsvc	r7, r9, pc, asr r4		
svcpl	0x00666f65		
svcpl	0x0028205f		
eorcs	r6, r9, pc, asr r3		
rsbscs	r5, r8, pc, asr pc		
svcpl	0x0028203d		
blcc	a67490 <__undef_stack+0x950930>		
ldclvs	9, cr6, [r3], #-128	; 0xffffff80	
rsbvc	r7, r5, #29097984	; 0x1bc0000	
svcpl	0x005f2820		
svccc	0x00202978		
cdpvs	8, 6, cr2, cr9, cr0, {1}		
svcpl	0x00202974		
stccs	8, cr7, [r0, #-380]!	; 0xfffffe84	
strbcs	r2, [r1, -r0, lsr #14]!		
strcs	r2, [r0, -r0, lsr #22]!		
bcc	818440 <__undef_stack+0x7018e0>		
cdpvs	8, 6, cr2, cr9, cr0, {1}		
svcpl	0x00202974		
ldcvc	8, cr7, [fp, #-380]!	; 0xfffffe84	
svcpl	0x005f0029		
cmpmi	r5, #1136	; 0x470	
strtcc	r5, [r0], #-3935	; 0xfffff0a1	
cmpmi	r0, r0, lsl #16		
stmdapl	r1, {r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldmdbmi	r4, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x0052454d		
cmpmi	r2, r0, lsr pc		
strbmi	r4, [r1], #-1363	; 0xfffffaad	
eorcc	r5, r0, r4, asr #4		
ldmdacc	r2!, {r3, r4, r5, r6, sl, ip, sp}		
eorscc	r3, r0, r0, lsr r0		
subspl	r0, r8, r0, lsr r0		
cmpmi	pc, r1, asr #4		
cmppl	pc, r8, asr r9	; <UNPREDICTABLE>	
svcpl	0x00444155		
svcpl	0x00495053		
strbmi	r5, [r4, #-3888]	; 0xfffff0d0	
strbmi	r4, [r3, #-2390]	; 0xfffff6aa	
subcs	r4, r4, pc, asr r9		
svcpl	0x005f0030		
svcpl	0x00544c46		
svcmi	0x004e4544		
ldclmi	13, cr4, [pc, #-328]	; e660 <SLCRUnlockKey+0x753>	
svcpl	0x005f4e49		
strtcc	r3, [lr], #-288	; 0xfffffee0	
ldmdbcc	r2!, {r4, r5, r8, ip, sp}		
ldrtcc	r3, [r6], #-1080	; 0xfffffbc8	
ldmdacc	r4!, {r0, r1, r4, r5, r9, ip, sp}		
ldrvs	r3, [r1, #-1841]!	; 0xfffff8cf	
ldrtmi	r3, [r5], -sp, lsr #8		
ldrbpl	r5, [r3], #-2048	; 0xfffff800	
strbpl	r4, [r1], #-1119	; 0xfffffba1	
svcmi	0x004c5f41		
eorcc	r5, r0, #1392508928	; 0x53000000	
stmdapl	r0, {r1, r2, r4, r5, sl, fp, lr}		
svcpl	0x00474552		
subpl	r5, r6, #80740352	; 0x4d00000	
svcpl	0x00415f30		
strbmi	r4, [sp], #-2387	; 0xfffff6ad	
strbpl	r4, [r9], #-607	; 0xfffffda1	
ldmdbcs	r0!, {r5, fp, sp}		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r6, r7, asr #30		
svcpl	0x00524353		
mrcmi	15, 2, r4, cr5, cr2, {2}		
strbmi	r5, [lr, #-3908]	; 0xfffff0bc	
movtpl	r5, #21057	; 0x5241	
eorcc	r2, r8, r4, asr r0		
eorscs	r3, ip, r0, lsr #24		
eoreq	r3, r9, r2, lsr r2		
stclvs	3, cr7, [r1], #-420	; 0xfffffe5c	
stmdacs	sp!, {r1, r2, r3, r5, r6, r8, sl, ip, sp, lr}^		
stmdbcs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
svcpl	0x005f2820		
rsbsvc	r7, r9, r3, ror #8		
svcvs	0x006c5f65		
rsbsvc	r6, r5, pc, ror #22		
cmpvs	pc, #40, 30	; 0xa0	
svcpl	0x00282629		
mrrcmi	12, 5, r7, pc, cr5	; <UNPREDICTABLE>	
stmdbcs	lr, {r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
cdpmi	0, 4, cr0, cr9, cr9, {1}		
cmpmi	r6, r4, asr pc		
eorscc	r5, r3, #1392508928	; 0x53000000	
stmdapl	r1, {r0, r1, r2, r3, r4, r6, r8, sl, fp, lr}^		
ldmdbmi	pc, {r5, r8, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>	
ldrbmi	r5, [pc], -lr, asr #8		
cmpcc	r4, #67108865	; 0x4000001	
cmpmi	sp, r2, lsr pc		
subseq	r5, pc, r8, asr pc	; <UNPREDICTABLE>	
smlsldmi	r5, r5, r8, r2	; <UNPREDICTABLE>	
cmpcc	r0, pc, asr r3		
ldrbpl	r5, [r4], #-3893	; 0xfffff0cb	
eorscs	r5, r0, r2, asr #4		
ldrcc	r7, [r1, #-34]!	; 0xffffffde	
ldccs	0, cr2, [r0], #-176	; 0xffffff50	
cfldr32cs	mvfx2, [r0], #-128	; 0xffffff80	
rsbcc	r2, r3, #32		
teqvs	r0, #44	; 0x2c	
eorcc	r2, r0, r0, lsr ip		
ldmdbmi	r5, {r1, r5}^		
cmpmi	sp, lr, asr #8		
cmpmi	sp, r8, asr pc		
svcpl	0x005f2058		
strbpl	r4, [lr], #-2389	; 0xfffff6ab	
svcpl	0x0058414d		
svcpl	0x0058414d		
ldmdbmi	pc, {r0, r1, r2, r3, r4, r6}^	; <UNPREDICTABLE>	
strbmi	r4, [r2], -pc, asr #28		
svcpl	0x00003220		
strbpl	r4, [lr], #-2399	; 0xfffff6a1	
cmpmi	r5, pc, asr ip		
eorscc	r5, r3, #1392508928	; 0x53000000	
subspl	r5, r9, pc, asr r4		
subscs	r5, pc, r5, asr #30		
strbvs	r6, [lr, -ip, ror #30]!		
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
strbvc	r6, [pc, -r0, lsl #16]!		
stmdbvc	lr!, {r0, r2, r3, r5, r6, r8, sp, lr}^		
stmdbvc	ip!, {r3, r5, fp, ip, sp, lr}		
stmdacs	r8!, {r0, r3, r5, sp}		
blcs	a6c984 <__undef_stack+0x955e24>		
ldmdbcs	r9!, {r3, r5, fp, sp}^		
stmdbcs	r9!, {r0, r2, r3, r5, r8, ip, sp}		
ldmdbcs	r9!, {r0, r1, r2, r3, r5, fp, sp}^		
subspl	r0, r8, r9, lsr #32		
cmppl	pc, #268435460	; 0x10000004	
subscc	r4, pc, r0, asr r9	; <UNPREDICTABLE>	
ldmdbmi	r8, {r0, r1, r2, r3, r4, r6, r8, lr}^		
stmdbmi	r8, {r2, r4, r5, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
cmpmi	pc, r0, lsl #30		
cmpmi	pc, r2, asr sp	; <UNPREDICTABLE>	
svcpl	0x00484352		
svcpl	0x00415349		
ldclmi	8, cr4, [r5, #-336]	; 0xfffffeb0	
eorseq	r2, r2, r2, asr #32		
svcpl	0x00435458		
svcpl	0x00525343		
strbmi	r4, [r1], #-3916	; 0xfffff0b4	
movtpl	r4, #7519	; 0x1d5f	
ldmdavc	r0!, {r0, r1, r3, r6, sp}		
eorscc	r3, r0, r0, lsr r0		
eorscc	r3, r2, r0, lsr r0		
cmpmi	r0, r0, lsl #16		
cmppl	r0, #328	; 0x148	
cmpmi	r2, r7, lsr pc		
svcpl	0x00315f4d		
stmdapl	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^		
stmdbmi	r8, {r0, r3, r6, r8, r9, sl, fp, ip, lr}^		
strbmi	r4, [r1], #-2119	; 0xfffff7b9	
eorcc	r5, r0, r4, asr #4		
		; <UNDEFINED> instruction: 0x46464678	
strbmi	r4, [r6], -r6, asr #12		
cmpvc	pc, #70	; 0x46	
mcrvs	4, 3, r6, cr9, cr4, {3}		
stmdavc	r8!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}		
stmdacs	r8!, {r0, r3, r5, sp}		
mcrcc	9, 1, r2, cr13, cr8, {3}		
ldrbtvs	r7, [r4], #-863	; 0xfffffca1	
eoreq	r6, r9, r9, ror #28		
ldrbtvs	r7, [r4], #-863	; 0xfffffca1	
svcpl	0x00727265		
ldmdbcs	r8!, {r1, r4, r5, r6, fp, sp}^		
stmdavc	r8!, {r5, fp, sp}		
svcpl	0x003e2d29		
strbvs	r7, [r4, #-1139]!	; 0xfffffb8d	
eoreq	r7, r9, r2, ror r2		
svcmi	0x004c5f5f		
ldmdbmi	pc, {r0, r1, r6, r8, r9, fp, lr}^	; <UNPREDICTABLE>	
svcpl	0x0054494e		
strbpl	r4, [r3, #-1362]	; 0xfffffaae	
		; <UNDEFINED> instruction: 0x56495352	
stclvs	8, cr2, [r3], #-276	; 0xfffffeec	
ldclcs	3, cr7, [r3], #-388	; 0xfffffe7c	
blvs	18ea770 <__undef_stack+0x17d3c10>		
ldrbtvc	r2, [r3], #-41	; 0xffffffd7	
cmnvs	r9, #1627389952	; 0x61000000	
strbtvc	r6, [lr], #-2336	; 0xfffff6e0	
cmnvs	pc, #32, 24	; 0x2000	
eorscs	r2, sp, fp, rrx		
stmdapl	r0, {r4, r5, r8, r9, fp, ip, sp}		
svcpl	0x00474552		
ldmdacc	r2, {r0, r1, r2, r6, ip, lr}^		
eorseq	r7, r8, r0, lsr #4		
smlsldpl	r4, r5, pc, lr	; <UNPREDICTABLE>	
svcpl	0x0042494c		
stmdbmi	r4, {r0, r1, r4, r6, sl, ip, lr}^		
subcs	r5, r8, pc, asr #30		
cmpvc	pc, #0, 30		
cmnvs	r4, #432013312	; 0x19c00000	
svcpl	0x0028725f		
rsbsvc	r7, r4, #95	; 0x5f	
subsvc	r5, pc, ip, lsr #30		
svcpl	0x005f2029		
strbtvc	r6, [r5], #-1907	; 0xfffff88d	
cmnvs	r2, r3, ror #30		
ldmdacs	r2!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldrbtvc	r5, [r0], #-3935	; 0xfffff0a1	
svcpl	0x00202c72		
eoreq	r7, r9, pc, asr r0		
subpl	r5, r1, #88	; 0x58	
cmpmi	r3, #6225920	; 0x5f0000	
strbpl	r5, [r4], #-1877	; 0xfffff8ab	
ldclmi	14, cr4, [r5, #-380]	; 0xfffffe84	
movtpl	r4, #59743	; 0xe95f	
movtmi	r4, #57684	; 0xe154	
teqcc	r0, r5, asr #6		
ldrbmi	r5, [r2, #-2048]	; 0xfffff800	
subpl	r5, r3, #284	; 0x11c	
rsbvc	r2, r3, #50	; 0x32	
mcrvs	0, 3, r0, cr9, cr2, {1}		
subsvc	r7, pc, r9, ror #8		
ldrbtvs	r6, [r4], -ip, ror #2		
rsbeq	r7, sp, pc, ror #4		
strbtvc	r6, [r9], #-3689	; 0xfffff197	
rsbvc	r7, r1, #398458880	; 0x17c00000	
stmdbvs	r4!, {r2, r4, r5, r6}^		
stfvse	f6, [r2], #-460	; 0xfffffe34	
cmnvs	r3, r5, ror #30		
cmnvc	r5, #6488064	; 0x630000	
strbvs	r6, [ip, #-768]!	; 0xfffffd00	
rsbsvc	r6, r5, r1, ror #28		
qdsubvs	r7, pc, ip	; <UNPREDICTABLE>	
rsbvc	r6, pc, #116, 12	; 0x7400000	
cdpcs	0, 2, cr0, cr14, cr13, {3}		
cmnvs	r2, #-1140850688	; 0xbc000000	
cmnvs	ip, pc, lsr #32		
rsbvc	r6, pc, #116, 12	; 0x7400000	
rsbeq	r2, r3, sp, ror #28		
svcpl	0x004c4958		
stmdami	r3, {r0, r1, r6, r8, lr}^		
subcs	r5, r8, r5, asr #30		
cmnvs	lr, r0, lsl #10		
svcpl	0x00656c62		
stmdavs	r3!, {r0, r1, r5, r6, r8, sp, lr}^		
stmdapl	r0, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
svcpl	0x00637845		
strbtvc	r6, [r3], #-1366	; 0xfffffaaa	
cmpvs	r4, pc, ror #4		
strbmi	r6, [r5, #-3170]!	; 0xfffff39e	
ldmdbvc	r2!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^		
stmdavc	r5, {fp, ip, lr}^		
ldrbvs	r5, [r6, #-3939]	; 0xfffff09d	
rsbvc	r7, pc, #1660944384	; 0x63000000	
stfvse	f6, [r2], #-336	; 0xfffffeb0	
subsvc	r0, r0, #101	; 0x65	
strbtvc	r6, [r5], #-1637	; 0xfffff99b	
subvs	r6, r1, #6488064	; 0x630000	
ldmdbmi	r4!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^		
rsbvc	r7, r5, #1845493760	; 0x6e000000	
ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e	
cmppl	r2, r0, lsl #18		
ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7	
rsbsvc	r7, r5, r2, ror r2		
hvcvs	16388	; 0x4004	
subvs	r6, r1, #116, 2		
ldmdbmi	r4!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^		
rsbvc	r7, r5, #1845493760	; 0x6e000000	
ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e	
strbtvc	r4, [r1], #-1024	; 0xfffffc00	
ldmdbvs	r8, {r0, r5, r6}^		
stmdavc	r5, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldrbtvc	r6, [r0], #-1379	; 0xfffffa9d	
stmdami	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}^		
stclvs	14, cr6, [r4], #-388	; 0xfffffe7c	
strmi	r7, [r0], -r5, ror #4		
dvfvsem	f5, f1, #1.0		
rsbsvc	r6, r2, #116, 10	; 0x1d000000	
rsbseq	r7, r4, r5, ror r0		
subscs	r4, r5, r7, asr #28		
cdpcs	0, 3, cr2, cr4, cr3, {2}		
eorscs	r2, r1, r9, lsr lr		
rsbvc	r6, r1, #2880	; 0xb40	
teqvs	sp, r3, ror #16		
		; <UNDEFINED> instruction: 0x37766d72	
stfcss	f6, [r0, #-180]!	; 0xffffff4c	
svcvs	0x006c666d		
teqvs	sp, r1, ror #8		
teqvc	sp, #1605632	; 0x188000	
rsbscs	r6, r4, pc, ror #12		
rsbvc	r6, r6, sp, lsr #26		
strbvs	r3, [lr, #-3445]!	; 0xfffff28b	
stccs	14, cr6, [r0, #-444]!	; 0xfffffe44	
svcmi	0x002d2067		
bcc	10cec40 <__undef_stack+0xfb80e0>		
cmnvc	r5, #92, 8	; 0x5c000000	
cmnvc	lr, #27525120	; 0x1a40000	
ldrcc	r3, [r1, #-50]!	; 0xffffffce	
svcvs	0x0072705c		
strbtvc	r6, [r3], #-1386	; 0xfffffa96	
subsvc	r3, ip, pc, asr r1		
strbvs	r6, [sl, #-3954]!	; 0xfffff08e	
cmpcc	pc, r3, ror #8		
blvs	192b854 <__undef_stack+0x1814cf4>		
ldclmi	13, cr4, [r8, #-368]!	; 0xfffffe90	
cmnvs	pc, #17152	; 0x4300	
cmnvs	r9, #-1409286143	; 0xac000001	
svcpl	0x0073656c		
ldclpl	3, cr7, [r0], #-392	; 0xfffffe78	
svcpl	0x00377370		
ldrbtvc	r6, [r2], #-3939	; 0xfffff09d	
stmdbcc	r1!, {r0, r2, r5, r6, fp, ip, sp, lr}^		
mrrcvs	0, 5, r3, ip, cr15		
rsbsvc	r6, r3, #-1879048186	; 0x90000006	
ldrbtvc	r5, [r3], #-3171	; 0xfffff39d	
cmnvs	r4, r1, ror #28		
strbvs	r6, [lr, #-3948]!	; 0xfffff094	
svcpl	0x0034765f		
rsbsvc	r5, r3, #12800	; 0x3200	
ldrbpl	r0, [r3, -r3, rrx]		
ldrbvs	r6, [r4, #-3657]!	; 0xfffff1b7	
rsbsvc	r7, r5, r2, ror r2		
ldrbvs	r0, [r6, #-116]!	; 0xffffff8c	
rsbvc	r7, pc, #1660944384	; 0x63000000	
rsbeq	r2, r3, r3, ror lr		
svcpl	0x006c6958		
cmpvs	r3, ip, asr #4		
strbtmi	r6, [r5], -r3, ror #16		
ldmdavs	r3!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^		
strbvs	r6, [lr, #-2380]!	; 0xfffff6b4	
cmnvs	r4, r0, lsl #6		
cmpvc	pc, #101376	; 0x18c00	
ldrbtvc	r6, [r2], #-372	; 0xfffffe8c	
strbtvc	r5, [r5], #-768	; 0xfffffd00	
strbvs	r6, [r4, #-3657]!	; 0xfffff1b7	
strbvc	r0, [r3, #-120]!	; 0xffffff88	
smcvs	55074	; 0xd722	
stmdapl	r0, {r0, r1, r4, r5, r6, r8, r9, fp, sp, lr}		
mrrcmi	12, 6, r6, pc, cr9	; <UNPREDICTABLE>	
cmpvs	r3, r1, lsr r4		
strbmi	r6, [r5, #-2147]!	; 0xfffff79d	
stfvse	f6, [r2], #-440	; 0xfffffe48	
ldmdbvs	r8, {r0, r2, r5, r6}^		
cmpcc	ip, ip, ror #30		
cmnvs	r1, #68, 6	; 0x10000001	
cfstr64vs	mvdx6, [r6], {104}	; 0x68	
rsbpl	r7, r8, #-738197503	; 0xd4000001	
strbvs	r6, [r7, #-3681]!	; 0xfffff19f	
ldmdbvs	r3!, {r8, r9, lr}^		
strbvs	r5, [r5, -r4, ror #4]!		
teqmi	r2, #0, 24		
strbtvs	r4, [r6], -r3, asr #30		
rsbseq	r6, r4, r3, ror r5		
svcpl	0x006c6958		
cmnvs	r1, #603979777	; 0x24000001	
cdpvs	5, 4, cr6, cr9, cr8, {3}		
stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c	
		; <UNDEFINED> instruction: 0x676e6152	
ldmdbvs	r8, {r0, r2, r5, r6}^		
cmpcc	ip, ip, ror #30		
cmnvs	r1, #68, 6	; 0x10000001	
stmdbvs	r4, {r3, r5, r6, r8, sl, sp, lr}^		
stfvse	f6, [r2], #-460	; 0xfffffe34	
ldmdbvs	r8, {r0, r2, r5, r6}^		
movtmi	r5, #20332	; 0x4f6c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvs	r6, r9, asr #28		
cmnvs	r4, ip, ror #18		
stmdbvs	ip, {r2, r4, r5, r6, r8, sl, sp, lr}^		
svcpl	0x0000656e		
cmnvs	r1, #1929379840	; 0x73000000	
cdpvs	15, 6, cr5, cr5, cr11, {3}		
ldmdbvs	r8, {r2, r5, r6}^		
movtmi	r5, #40812	; 0x9f6c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvs	r3, r4, asr #18		
rsbeq	r6, r5, r2, ror #24		
ldrbvs	r3, [r2, #-1859]	; 0xfffff8bd	
ldmdbvs	r8, {r0, r1, r2, r5, r6}^		
subcc	r5, ip, #108, 30	; 0x1b0	
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
strbvc	r4, [ip, #-1637]!	; 0xfffff99b	
cmpvs	r2, r3, ror r8		
rsbeq	r6, r5, lr, ror #14		
svcpl	0x006c6958		
cmpvs	r3, ip, asr #4		
stmdbmi	r5!, {r0, r1, r5, r6, fp, sp, lr}^		
stclvs	6, cr7, [r1], #-440	; 0xfffffe48	
strbtvc	r6, [r1], #-1129	; 0xfffffb97	
cdpvs	12, 6, cr4, cr9, cr5, {3}		
strbvc	r0, [lr, #-101]	; 0xffffff9b	
strbtvc	r5, [r5], #-877	; 0xfffffc93	
cfstrdvs	mvd7, [r5, #-0]		
strbtvs	r6, [lr], #-1392	; 0xfffffa90	
cmnvs	r1, #0, 6		
ldmdbvs	r3, {r3, r5, r6, r8, sl, sp, lr}^		
stmdapl	r0, {r1, r3, r4, r5, r6, r8, sl, sp, lr}		
ldrbmi	r6, [pc], #-3177	; ed18 <SLCRUnlockKey+0xe0b>	
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
svcvs	0x00745365		
stmdbvs	ip, {r1, r4, r5, r6, r8, sl, sp, lr}^		
stmdapl	r0, {r1, r2, r3, r5, r6, r8, sl, sp, lr}		
ldrbmi	r6, [pc], #-3177	; ed2c <SLCRUnlockKey+0xe1f>	
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
cmnvc	r9, #1694498816	; 0x65000000	
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
cmnvs	r1, #0, 6		
stmdbvs	ip!, {r3, r5, r6, r8, sl, sp, lr}^		
cfstr32mi	mvfx6, [r0], {110}	; 0x6e	
cmnpl	r5, #1680	; 0x690	
rsbeq	r7, r5, r9, ror #20		
cfldrdvs	mvd7, [r2], #-268	; 0xfffffef4	
rsbeq	r6, r7, r2, asr r5		
strbpl	r7, [sp, -lr, asr #10]!		
rsbseq	r7, r3, r1, ror #18		
svcpl	0x006c6958		
cmnvs	r1, #68, 6	; 0x10000001	
cdpvs	5, 4, cr6, cr9, cr8, {3}		
stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c	
		; <UNDEFINED> instruction: 0x676e6152	
ldmdbvs	r8, {r0, r2, r5, r6}^		
subcc	r5, ip, #108, 30	; 0x1b0	
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
cmnvc	r9, #1694498816	; 0x65000000	
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
stclvs	8, cr5, [r9], #-0		
cmpvs	r3, pc, asr r4		
strbmi	r6, [r5, #-2147]!	; 0xfffff79d	
stfvse	f6, [r2], #-440	; 0xfffffe48	
ldmdbvs	r8!, {r0, r2, r5, r6}^		
cmnvs	r3, ip, ror #30		
cdpcs	8, 6, cr6, cr5, cr3, {3}		
ldmdbvs	r8, {r0, r1, r5, r6}^		
movtmi	r5, #20332	; 0x4f6c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvc	r5, #17920	; 0x4600	
cdpvs	2, 6, cr5, cr1, cr8, {3}		
stmdapl	r0, {r0, r1, r2, r5, r6, r8, sl, sp, lr}		
ldmdbmi	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
eorseq	r3, r2, lr, ror #6		
svcpl	0x006c6958		
movtmi	r3, #37196	; 0x914c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvs	r6, r9, asr #28		
cmnvs	r4, ip, ror #18		
stmdapl	r0, {r2, r4, r5, r6, r8, sl, sp, lr}		
mrrcmi	12, 6, r6, pc, cr9	; <UNPREDICTABLE>	
cmpvs	r3, r1, lsr r4		
strbtmi	r6, [r5], -r3, ror #16		
ldmdavs	r3!, {r2, r3, r5, r6, r8, sl, ip, sp, lr}^		
stclvs	8, cr5, [r9], #-0		
teqmi	r2, #24320	; 0x5f00	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
rsbvc	r7, pc, #1392508928	; 0x53000000	
cdpvs	12, 6, cr4, cr9, cr5, {3}		
ldmdbvs	r8, {r0, r2, r5, r6}^		
cmpcc	ip, ip, ror #30		
cmnvs	r1, #68, 6	; 0x10000001	
cdpvs	5, 4, cr6, cr9, cr8, {3}		
stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c	
stclvs	8, cr5, [r9], #-0		
ldmdbmi	r1!, {r0, r1, r2, r3, r4, r6, sl, fp, lr}		
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
strbtvc	r4, [lr], -r5, ror #18		
strbtvs	r6, [r9], #-3169	; 0xfffff39f	
cfstrdmi	mvd7, [r5], #-388	; 0xfffffe7c	
rsbeq	r6, r5, r9, ror #28		
svcpl	0x006c6958		
movtmi	r3, #16716	; 0x414c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvc	r5, #17920	; 0x4600	
cdpvs	12, 6, cr4, cr9, cr8, {3}		
subcc	r0, ip, #101	; 0x65	
ldrbvs	r4, [r2, #-835]	; 0xfffffcbd	
ldmdbvs	r8, {r0, r1, r2, r5, r6}^		
movtmi	r5, #20332	; 0x4f6c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvc	r5, #17920	; 0x4600	
ldmdbvs	r8, {r3, r5, r6}^		
movtmi	r5, #20332	; 0x4f6c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvc	r5, #17920	; 0x4600	
cdpvs	12, 6, cr4, cr9, cr8, {3}		
ldmdbvs	r8, {r0, r2, r5, r6}^		
cmpcc	ip, ip, ror #30		
cmnvs	r1, #603979777	; 0x24000001	
cdpvs	5, 4, cr6, cr5, cr8, {3}		
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
stclvs	8, cr5, [r9], #-0		
ldmdbmi	r1!, {r0, r1, r2, r3, r4, r6, sl, fp, lr}		
stmdavs	r3!, {r0, r1, r6, r8, sp, lr}^		
cmnvc	r9, #1694498816	; 0x65000000	
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
stclvs	8, cr5, [r9], #-0		
teqmi	r2, #24320	; 0x5f00	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvs	r6, r9, asr #28		
cmnvs	r4, ip, ror #18		
strvc	r6, [r0], #-1396	; 0xfffffa8c	
cmnvs	r0, r5, ror #26		
stmdapl	r0, {r2, r5, r6, r9, ip, sp, lr}		
mrrcmi	12, 6, r6, pc, cr9	; <UNPREDICTABLE>	
cmnvs	r1, #-939524096	; 0xc8000000	
cdpvs	5, 4, cr6, cr9, cr8, {3}		
stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c	
		; <UNDEFINED> instruction: 0x676e6152	
ldmdbvs	r8, {r0, r2, r5, r6}^		
movtmi	r5, #40812	; 0x9f6c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvs	r6, r9, asr #28		
cmnvs	r4, ip, ror #18		
stmdapl	r0, {r2, r4, r5, r6, r8, sl, sp, lr}		
mrrcmi	12, 6, r6, pc, cr9	; <UNPREDICTABLE>	
cmnvs	r1, #-939524096	; 0xc8000000	
cdpvs	5, 4, cr6, cr5, cr8, {3}		
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
stclvs	8, cr5, [r9], #-0		
cmpvs	r3, pc, asr r4		
stmdbmi	r5!, {r0, r1, r5, r6, fp, sp, lr}^		
stclvs	6, cr7, [r1], #-440	; 0xfffffe48	
strbtvc	r6, [r1], #-1129	; 0xfffffb97	
ldmdbvs	r8, {r0, r2, r5, r6}^		
cmpcc	ip, ip, ror #30		
cmnvs	r1, #68, 6	; 0x10000001	
cdpvs	5, 4, cr6, cr9, cr8, {3}		
stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^		
ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c	
strbvs	r6, [lr, #-2380]!	; 0xfffff6b4	
stclvs	8, cr5, [r9], #-0		
cmpvs	r3, pc, asr r9		
stmdbmi	r5!, {r0, r1, r5, r6, fp, sp, lr}^		
stclvs	6, cr7, [r1], #-440	; 0xfffffe48	
strbtvc	r6, [r1], #-1129	; 0xfffffb97	
cdpvs	12, 6, cr4, cr9, cr5, {3}		
ldmdbvs	r8, {r0, r2, r5, r6}^		
subcc	r5, ip, #108, 30	; 0x1b0	
strbtvc	r7, [r9], #-599	; 0xfffffda9	
rsbvs	r4, r5, #1694498816	; 0x65000000	
strbvc	r6, [r3], #-1909	; 0xfffff88b	
stmdapl	r0, {r1, r4, r5, r6, sl, fp, sp, lr}		
mrrcmi	12, 6, r6, pc, cr9	; <UNPREDICTABLE>	
cmnvs	r1, #-939524096	; 0xc8000000	
cfstr64vs	mvdx6, [r6], {104}	; 0x68	
rsbeq	r7, r8, r5, ror r3		
svcpl	0x006c6958		
movtmi	r3, #16716	; 0x414c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
cmnvs	r6, r9, asr #28		
cmnvs	r4, ip, ror #18		
cmpvs	r2, r4, ror r5		
rsbeq	r6, r5, lr, ror #14		
svcpl	0x006c6958		
cmnvs	r1, #603979777	; 0x24000001	
cdpvs	5, 4, cr6, cr5, cr8, {3}		
strbvs	r6, [ip, #-609]!	; 0xfffffd9f	
stclvs	8, cr5, [r9], #-0		
ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1	
andvc	r3, r0, #805306371	; 0x30000003	
rsbeq	r6, ip, r6, ror r1		
svcpl	0x006c6958		
movtmi	r3, #16716	; 0x414c	
strbvs	r6, [r8, #-865]!	; 0xfffffc9f	
rsbvc	r7, pc, #1392508928	; 0x53000000	
cdpvs	12, 6, cr4, cr9, cr5, {3}		
cmpvs	r6, r5, rrx		
rsbeq	r7, r5, ip, ror #10		
cmnvs	r1, #1929379840	; 0x73000000	
ldmdbvs	r3!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
stmdapl	r0, {r1, r3, r4, r5, r6, r8, sl, sp, lr}		
mrrcmi	12, 6, r6, pc, cr9	; <UNPREDICTABLE>	
cmpvs	r3, r1, lsr r9		
stmdbmi	r5!, {r0, r1, r5, r6, fp, sp, lr}^		
stclvs	6, cr7, [r1], #-440	; 0xfffffe48	
strbtvc	r6, [r1], #-1129	; 0xfffffb97	
cdpvs	2, 6, cr5, cr1, cr5, {3}		
svcpl	0x00006567		
cmnvs	r1, #1929379840	; 0x73000000	
cmpvs	r7, fp, rrx		
strbtvs	r4, [lr], #-2425	; 0xfffff687	
stmdapl	r0, {r0, r2, r5, r6, fp, ip, sp, lr}		
mrrcmi	12, 6, r6, pc, cr9	; <UNPREDICTABLE>	
cmnvs	r1, #-939524096	; 0xc8000000	
ldmdbvc	r3, {r3, r5, r6, r8, sl, sp, lr}^		
stmdapl	r0, {r1, r2, r3, r5, r6, r8, r9, sp, lr}		
ldrbmi	r6, [pc, #-3177]	; e3a7 <SLCRUnlockKey+0x49a>	
rsbvc	r6, r5, r8, ror r3		
mcrvs	9, 3, r6, cr15, cr4, {3}		
stmdbvs	r7!, {r1, r4, r6, r8, sl, sp, lr}^		
rsbvc	r7, r5, #1929379840	; 0x73000000	
strbtvs	r6, [lr], #-328	; 0xfffffeb8	
rsbseq	r6, r2, ip, ror #10		
svcpl	0x006c6958		
cmnvs	r4, r4, asr #2		
rsbvc	r6, pc, #268435460	; 0x10000004	
mcrvs	8, 3, r4, cr1, cr4, {3}		
rsbvc	r6, r5, #100, 24	; 0x6400	
stclvs	8, cr5, [r9], #-0		
cmnvs	r8, #398458880	; 0x17c00000	
ldmdbvs	r4!, {r0, r2, r5, r6, ip, sp, lr}^		
cdpvs	14, 4, cr6, cr9, cr15, {3}		
stmdapl	r0, {r0, r3, r5, r6, sl, ip, sp, lr}		
ldrbmi	r6, [pc, #-3177]	; e3eb <SLCRUnlockKey+0x4de>	
rsbvc	r6, r5, r8, ror r3		
mcrvs	9, 3, r6, cr15, cr4, {3}		
cfstr64vs	mvdx7, [ip], #-312	; 0xfffffec8	
strbtvs	r6, [lr], #-328	; 0xfffffeb8	
rsbseq	r6, r2, ip, ror #10		
strbvs	r7, [r3, #-2149]!	; 0xfffff79b	
svcvs	0x00697470		
strbtvs	r5, [r9], #-3950	; 0xfffff092	
stclvs	8, cr5, [r9], #-0		
ldrbvs	r5, [r2, #-95]!	; 0xffffffa1	
cmnvs	r4, #427819008	; 0x19800000	
svcvs	0x00624168		
hvcvs	34626	; 0x8742	
strbvs	r6, [ip, #-1134]!	; 0xfffffb92	
stmdbvs	r4, {r1, r4, r5, r6}^		
svcvs	0x006f4c65		
hvcvs	24576	; 0x6000	
cmnpl	r4, #29952	; 0x7500	
ldrbvc	r6, [r4, #-372]!	; 0xfffffe8c	
ldmdbvs	r8!, {r0, r1, r4, r5, r6}^		
stmdavc	r5!, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldrbtvc	r6, [r0], #-1379	; 0xfffffa9d	
cdpcs	15, 6, cr6, cr14, cr9, {3}		
ldmdbvs	r8, {r0, r1, r5, r6}^		
stmdavc	r5, {r2, r3, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldrbtvc	r6, [r0], #-1379	; 0xfffffa9d	
rsbpl	r6, lr, #420	; 0x1a4	
strbtvc	r6, [pc], -r5, ror #26		
cdpvs	8, 6, cr4, cr1, cr5, {3}		
rsbvc	r6, r5, #100, 24	; 0x6400	
strbpl	r4, [pc, -r0, lsl #24]!		
rsbeq	r7, r4, pc, ror #4		
rsbvc	r6, r4, #1090519040	; 0x41000000	
stclvs	8, cr5, [r9], #-0		
cmncc	lr, pc, asr r9		
subeq	r4, r5, r6, lsr r2		
svcvs	0x00576948		
stmdapl	r0, {r1, r4, r5, r6, sl, sp, lr}		
svcmi	0x005f6c69		
		; <UNDEFINED> instruction: 0x36317475	
stmdapl	r0, {r1, r6, r8, sl, lr}		
ldrbmi	r6, [pc, #-3177]	; e493 <SLCRUnlockKey+0x586>	
cmnvs	r9, lr, ror #8		
cmnvs	r7, lr, ror #6		
eorseq	r3, r6, r0, ror r1		
svcpl	0x006c6958		
stmdbvs	r4!, {r0, r2, r6, r9, sl, fp, sp, lr}^		
ldrbvc	r6, [r3, -r1, ror #28]		
eorscc	r7, r3, #97	; 0x61	
stclvs	8, cr5, [r9], #-0		
ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1	
strbmi	r3, [r2, #-563]	; 0xfffffdcd	
stclvs	8, cr5, [r9], #-0		
ldrbtvc	r4, [r5], #-3935	; 0xfffff0a1	
stmdavc	r0, {r0, r4, r5, r9, sl, ip, sp}		
ldmdbvs	pc, {r0, r3, r5, r6, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
rsbeq	r2, r3, pc, ror #28		
rsbvc	r6, sp, r4, ror r5		
stclvs	8, cr5, [r9], #-0		
cmncc	lr, pc, asr r9		
ldmdbvs	r8, {r1, r2, r4, r5}^		
cdpvs	15, 4, cr5, cr9, cr12, {3}		
strbmi	r3, [r2, #-563]	; 0xfffffdcd	
ldrbtvc	r4, [r5], #-3840	; 0xfffff100	
rsbvc	r6, r4, #1090519040	; 0x41000000	
rsbseq	r7, r3, r5, ror #6		
ldmdbvs	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, fp, ip, lr}^		
ldrtcc	r7, [r1], -lr, ror #8		
stmdapl	r0, {r0, r1, r2, r3, r4, r6, sl, ip, sp, lr}		
svcmi	0x005f6c69		
eorseq	r7, r8, r5, ror r4		
svcpl	0x006c6958		
eorseq	r6, r8, r9, asr #28		
cfstrdvs	mvd7, [r9, #-352]!	; 0xfffffea0	
ldrbtvc	r0, [r8], #-101	; 0xffffff9b	
svcpl	0x00656d69		
rsbeq	r2, r3, ip, ror #28		
cfstrdvs	mvd5, [r9, #-352]!	; 0xfffffea0	
strbvs	r5, [r7, #-3941]	; 0xfffff09b	
cfstrdvs	mvd5, [r9, #-464]!	; 0xfffffe30	
stmdbvs	r8!, {r0, r2, r5, r6}^		
stmdapl	r0, {r0, r1, r2, r5, r6, fp, sp, lr}		
strbvs	r6, [sp, #-2388]!	; 0xfffff6ac	
strbtvc	r5, [r5], #-863	; 0xfffffca1	
strbvs	r6, [sp, #-2388]!	; 0xfffff6ac	
stmdavc	r5!, {r8, r9, sl, fp, ip, lr}^		
teqvs	lr, #1761607680	; 0x69000000	
stmdavc	r5!, {r8, r9, sl, fp, ip, lr}^		
svcpl	0x00007469		
blvs	1ca7b88 <__undef_stack+0x1b91028>		
svcpl	0x0000632e		
rsbvc	r6, r1, r8, ror #10		
strbtvs	r6, [lr], #-1375	; 0xfffffaa1	
strbtvs	r6, [r1], #-768	; 0xfffffd00	
ldrbvc	r7, [pc], #-612	; f1d0 <SLCRUnlockKey+0x12c3>	
cmnvs	lr, #0, 18		
ldmdavs	pc, {r1, r4, r5, r6}^	; <UNPREDICTABLE>	
svcpl	0x00706165		
rsbvc	r7, r1, #1929379840	; 0x73000000	
cmpvc	pc, #116	; 0x74	
rsbeq	r7, fp, r2, ror #4		
		; <UNDEFINED> instruction: 0x76657270	
cmnvs	r5, pc, asr r8		
stclvs	0, cr0, [r3], #-448	; 0xfffffe40	
cdpcs	3, 6, cr7, cr5, cr15, {3}		
cmpvs	pc, #99	; 0x63	
ldrbvs	r6, [r3, #-3948]!	; 0xfffff094	
svcpl	0x00747300		
cfstrdvs	mvd7, [r9, #-436]!	; 0xfffffe4c	
stclvs	0, cr0, [lr], #-404	; 0xfffffe6c	
svcpl	0x006b6e69		
ldrbtvc	r0, [r3], #-116	; 0xffffff8c	
ldmdbvs	r4!, {r0, r1, r2, r3, r4, r6, r8, sp, lr}^		
svcpl	0x0000656d		
strbtvs	r7, [r9], #-1375	; 0xfffffaa1	
movwvc	r7, #1119	; 0x45f	
stclvs	15, cr5, [lr], #-464	; 0xfffffe30	
rsbeq	r6, fp, r9, ror #28		
cmpvc	pc, #1929379840	; 0x73000000	
rsbeq	r7, r5, r9, ror #20		
svcpl	0x006f6e69		
ldrbtvc	r0, [r3], #-116	; 0xffffff8c	
svcvs	0x006e695f		
svcpl	0x00747300		
rsbvc	r7, r1, #115	; 0x73	
movwvc	r3, #357	; 0x165	
rsbsvc	r5, r3, r4, ror pc		
rsbcc	r7, r5, #268435462	; 0x10000006	
svcpl	0x00747300		
rsbvc	r7, r1, #115	; 0x73	
movwvc	r3, #869	; 0x365	
rsbsvc	r5, r3, r4, ror pc		
strbtcc	r7, [r5], #-609	; 0xfffffd9f	
ldrbvs	r5, [pc], #-3840	; f26c <SLCRUnlockKey+0x135f>	
ldrbvc	r7, [pc], #-1637	; f270 <SLCRUnlockKey+0x1363>	
svcpl	0x00747300		
cmnvs	pc, #25088	; 0x6200	
movwvc	r7, #875	; 0x36b	
svcvs	0x006d5f74		
svcpl	0x00006564		
svcpl	0x0066666f		
ldrbtvc	r0, [r3], #-116	; 0xffffff8c	
strbvs	r7, [r4, #-607]!	; 0xfffffda1	
ldrbtvc	r0, [r3], #-118	; 0xffffff8a	
ldmdbvs	r4!, {r0, r1, r2, r3, r4, r6, r8, r9, sp, lr}^		
strvc	r6, [r0], #-1389	; 0xfffffa93	
svcpl	0x00656d69		
ldrbtvc	r0, [r3], #-116	; 0xffffff8c	
strbtvs	r7, [r9], #-1375	; 0xfffffaa1	
ldrbvs	r5, [pc, -r0, lsl #30]		
ldrbvc	r6, [pc], #-1129	; f2b0 <SLCRUnlockKey+0x13a3>	
ldrbtvc	r6, [r3], #-1536	; 0xfffffa00	
teqvs	lr, #1627389952	; 0x61000000	
cmnvc	r6, #0, 30		
rsbseq	r6, r4, r4, ror r1		
ldrbvs	r7, [pc], #-1139	; f2c4 <SLCRUnlockKey+0x13b7>	
movwvc	r7, #1637	; 0x665	
stmdbvs	r7!, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^		
ldrbtvc	r0, [r3], #-100	; 0xffffff9c	
blvs	1b27c50 <__undef_stack+0x1a110f0>		
ldrbvs	r6, [sl, #-2419]!	; 0xfffff68d	
strbtvs	r6, [pc], #-3328	; f2dc <SLCRUnlockKey+0x13cf>	
rsbseq	r5, r4, r5, ror #30		
strbtvc	r7, [r1], #-873	; 0xfffffc97	
teqvs	lr, #116, 18	; 0x1d0000	
cmnvc	r9, #0, 30		
ldmdbvc	r4!, {r0, r5, r6, sl, ip, sp, lr}^		
cmnvc	ip, #0, 30		
rsbeq	r6, fp, r5, ror #10		
rsbvc	r5, r5, #380	; 0x17c	
rsbeq	r6, pc, r2, ror lr	; <UNPREDICTABLE>	
mcrvs	8, 3, r6, cr5, cr7, {3}		
cfstr32vs	mvfx6, [r0], {99}	; 0x63	
blvs	19688d8 <__undef_stack+0x1851d78>		
svcpl	0x0000632e		
strbtvs	r6, [r1], #-1394	; 0xfffffa8e	
cmnvs	r5, r0, lsl #4		
rsbeq	r2, r3, r4, ror #28		
ldrbtvc	r6, [r9], #-622	; 0xfffffd92	
stmdbvs	r0, {r0, r2, r5, r6, r8, r9, ip, sp, lr}		
ldrbtvc	r6, [r9], #-622	; 0xfffffd92	
ldrbvc	r0, [pc, -r5, rrx]		
ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e	
ldmdbvs	r2!, {r8, r9, sl, ip, sp, lr}^		
teqvs	lr, #116, 10	; 0x1d000000	
ldrbtvc	r6, [r5], #-3840	; 0xfffff100	
ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e	
cmpvc	pc, #0, 30		
stmdbvs	r4!, {r2, r5, r6, r8, fp, sp, lr}^		
rsbseq	r6, r4, lr, ror #18		
cmnvs	ip, pc, asr r6		
eorseq	r7, r2, r7, ror #6		
stclvs	13, cr6, [r2], #-380	; 0xfffffe84	
cmpvc	pc, #1616	; 0x650	
ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c	
strbtcc	r5, [ip], -r0, lsl #30		
subsvs	r6, pc, #52, 2		
svcpl	0x00006675		
stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^		
rsbvs	r5, ip, #0, 30		
bvc	1a6c110 <__undef_stack+0x19555b0>		
svcpl	0x005f0065		
strbvc	r6, [ip, #-374]!	; 0xfffffe8a	
svcpl	0x005f0065		
		; <UNDEFINED> instruction: 0x66756273	
ldrbvs	r5, [r2, #-3840]!	; 0xfffff100	
strbtvc	r7, [ip], #-1395	; 0xfffffa8d	
svcpl	0x00006b5f		
cmnvc	r6, #116391936	; 0x6f00000	
svcpl	0x00007465		
rsbeq	r7, r6, pc, asr r3		
		; <UNDEFINED> instruction: 0x6769735f	
svcpl	0x006c616e		
rsbeq	r7, r6, r2, ror #10		
cmnvc	r3, #24903680	; 0x17c0000	
cfstrdvs	mvd7, [pc, #-456]!	; f1ec <SLCRUnlockKey+0x12df>	
cmpvc	pc, #-2013265919	; 0x88000001	
ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c	
stclvs	15, cr5, [r6], #-0		
rsbseq	r6, r3, r1, ror #14		
cmnvs	pc, #24320	; 0x5f00	
ldmdbvs	r4!, {r0, r5, r6, sl, fp, sp, lr}^		
subsvs	r6, pc, #457179136	; 0x1b400000	
svcpl	0x00006675		
strbvc	r6, [pc, #-863]!	; f079 <SLCRUnlockKey+0x116c>	
svcpl	0x0000746e		
svcpl	0x006d745f		
stmdbvc	r1!, {r0, r2, r3, r5, r6, sl, sp, lr}^		
stclvs	15, cr5, [r7], #-0		
svcpl	0x00006575		
rsbsvc	r6, r3, #-805306362	; 0xd0000006	
cmnvs	r7, #116, 30	; 0x1d0	
ldrbtvc	r5, [r3], #-3955	; 0xfffff08d	
rsbeq	r7, r5, r1, ror #8		
ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r9, ip, sp, lr}		
ldrbtvc	r5, [r3], #-3840	; 0xfffff100	
ldrbtvc	r6, [r5], #-3940	; 0xfffff09c	
strbtvc	r5, [r1], #-3840	; 0xfffff100	
strbtvc	r7, [r9], #-2149	; 0xfffff79b	
stclvs	15, cr5, [r5, #-0]		
strbvs	r7, [r7, #-613]!	; 0xfffffd9b	
rsbseq	r6, r9, lr, ror #6		
ldrbtvc	r6, [r6], #-863	; 0xfffffca1	
rsbeq	r6, lr, ip, ror #10		
strbvc	r6, [r2, #-3679]!	; 0xfffff1a1	
mrrcmi	0, 6, r0, pc, cr6	; <UNPREDICTABLE>	
svcpl	0x004b434f		
strbpl	r4, [r3, #-1362]	; 0xfffffaae	
		; <UNDEFINED> instruction: 0x56495352	
subseq	r5, r4, r5, asr #30		
svcvs	0x00696e5f		
svcpl	0x00007362		
mcrrmi	6, 5, r4, r9, cr15		
ldrbvs	r0, [pc, -r5, asr #32]		
cmnvs	r4, r5, ror #8		
ldrbvs	r6, [pc, #-1396]	; eee0 <SLCRUnlockKey+0xfd3>	
svcpl	0x00007272		
svcpl	0x006d745f		
rsbeq	r6, lr, sp, ror #18		
		; <UNDEFINED> instruction: 0x6769735f	
mrcvs	6, 3, r6, cr5, cr15, {2}		
cdpvs	0, 5, cr0, cr15, cr3, {3}		
stfvse	f6, [ip], #-436	; 0xfffffe4c	
svcpl	0x0000636f		
strbvs	r7, [r5, #-614]!	; 0xfffffd9a	
ldrbtvc	r6, [r3], #-2412	; 0xfffff694	
cmnvs	r4, r0, lsl #30		
svcpl	0x00006174		
rsbseq	r6, r3, r6, ror #28		
cmnvc	r2, #6080	; 0x17c0	
ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c	
ldrbvc	r5, [pc], #-3840	; f494 <SLCRUnlockKey+0x1587>	
ldrbtvs	r5, [r7], #-3949	; 0xfffff093	
svcpl	0x00007961		
rsbvc	r6, r1, #1632	; 0x660	
strvs	r7, [r0, #-871]	; 0xfffffc99	
svcvs	0x006e7272		
svcpl	0x0000632e		
blvs	18eb260 <__undef_stack+0x17d4700>		
strbvc	r5, [sp, #-3840]!	; 0xfffff100	
svcpl	0x0000746c		
svcpl	0x006d745f		
cmnvc	r4, #-1543503871	; 0xa4000001	
cmpvs	pc, r4, ror r0	; <UNPREDICTABLE>	
ldmdbvs	r8!, {r2, r4, r5, r6, r8, sl, sp, lr}^		
svcpl	0x00003074		
ldmdbvc	r4!, {r1, r2, r5, r6, r9, sl, fp, sp, lr}^		
rsbseq	r6, r3, r0, ror r5		
svcvs	0x0070665f		
rsbseq	r5, r4, r3, ror pc		
svcvs	0x006c665f		
ldrbvc	r6, [pc], #-2915	; f4e4 <SLCRUnlockKey+0x15d7>	
ldrbvc	r5, [pc], #-3840	; f4e8 <SLCRUnlockKey+0x15db>	
ldrbvs	r5, [r3, #-3949]!	; 0xfffff093	
svcpl	0x005f0063		
ldmdavs	pc, {r2, r4, r5, r6, r8, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
rsbseq	r7, r2, pc, ror #10		
stmdavc	r5!, {r0, r1, r2, r3, r4, r6, r9, sl, fp, sp, lr}^		
svcpl	0x00006674		
strbvs	r7, [r4, #-1139]!	; 0xfffffb8d	
svcpl	0x00007272		
stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, sp, lr}^		
ldmdavs	pc, {r1, r5, r6}^	; <UNPREDICTABLE>	
rsbsvc	r6, r2, #398458880	; 0x17c00000	
svcpl	0x00006f6e		
stclvs	3, cr7, [r7], #-380	; 0xfffffe84	
svcpl	0x00006575		
ldrbvs	r6, [pc, #-3695]	; e6b5 <SLCRUnlockKey+0x7a8>	
svcpl	0x00746978		
cmnvc	r7, #268435462	; 0x10000006	
rsbvs	r5, sp, #0, 30		
		; <UNDEFINED> instruction: 0x776f7472	
ldrbtvc	r5, [r3], #-3939	; 0xfffff09d	
rsbeq	r7, r5, r1, ror #8		
ldrbtvc	r6, [r6], #-863	; 0xfffffca1	
rsbeq	r7, r6, r2, ror #10		
svcvs	0x006f635f		
rsbeq	r6, r5, fp, ror #18		
cmnvc	r1, #-268435451	; 0xf0000005	
ldrbvs	r0, [pc], -r5, rrx		
rsbeq	r6, r5, r9, ror #24		
stclvs	7, cr6, [r1, #-380]!	; 0xfffffe84	
cmpvc	pc, #1073741851	; 0x4000001b	
strbvs	r6, [lr, -r9, ror #14]!		
svcpl	0x00006d61		
cmnvc	r5, #1872	; 0x750	
subsvc	r6, pc, #1694498816	; 0x65000000	
rsbeq	r6, r4, r1, ror #28		
cmnvc	r4, #24903680	; 0x17c0000	
ldrbvc	r5, [pc], #-3840	; f57c <SLCRUnlockKey+0x166f>	
ldrbvc	r0, [pc, #-109]	; f513 <SLCRUnlockKey+0x1606>	
ldrbvs	r7, [r3, #-1390]!	; 0xfffffa92	
ldclvs	0, cr0, [pc, #-400]	; f3f8 <SLCRUnlockKey+0x14eb>	
strbvc	r7, [pc, -r2, ror #8]!		
ldrbtvc	r5, [r3], #-3939	; 0xfffff09d	
rsbeq	r7, r5, r1, ror #8		
rsbvc	r6, r2, #6080	; 0x17c0	
svcpl	0x006e656c		
strbtvc	r7, [r1], #-1139	; 0xfffffb8d	
cmpvs	pc, #101	; 0x65	
ldrbvs	r7, [r2, #-629]!	; 0xfffffd8b	
cmpvs	pc, #1845493760	; 0x6e000000	
strbvs	r7, [r5, -r1, ror #8]!		
rsbseq	r7, r9, pc, ror #4		
svcpl	0x0073695f		
rsbeq	r7, r1, r3, ror #16		
stclvs	15, cr5, [r3], #-380	; 0xfffffe84	
strbvc	r6, [lr, #-357]!	; 0xfffffe9b	
ldclvs	0, cr0, [pc, #-448]	; f408 <SLCRUnlockKey+0x14fb>	
cmnvs	r4, r2, ror #6		
ldrbvc	r6, [pc], #-1396	; f5d0 <SLCRUnlockKey+0x16c3>	
stmdbvs	r2, {r8, r9, sl, fp, ip, lr}^		
strbtvc	r6, [lr], #-2407	; 0xfffff699	
cmnvs	sp, r0, lsl #30		
cmnvc	r4, #120, 14	; 0x1e00000	
ldrbvc	r5, [pc], #-3840	; f5e4 <SLCRUnlockKey+0x16d7>	
ldrbvs	r5, [r9, #-3949]!	; 0xfffff093	
svcpl	0x00007261		
ldrbtvc	r7, [r2], #-1139	; 0xfffffb8d	
mrrcvs	11, 6, r6, pc, cr15	; <UNPREDICTABLE>	
rsbseq	r7, r4, r1, ror #6		
strbvs	r7, [r5, #-863]!	; 0xfffffca1	
subsvc	r0, pc, #100	; 0x64	
strbtcc	r6, [r4], #-3681	; 0xfffff19f	
svcpl	0x005f0038		
ldmdbvc	pc, {r2, r4, r5, r6, r8, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
rsbseq	r6, r9, r4, ror #2		
rsbvs	r6, pc, #1556480	; 0x17c000	
svcpl	0x005f0073		
mcrvs	12, 3, r4, cr15, cr5, {2}		
cmpvc	pc, #103	; 0x67	
rsbeq	r6, fp, r5, ror #10		
cmnvc	r5, #-268435451	; 0xf0000005	
rsbseq	r6, r4, r5, ror ip		
ldclvs	15, cr5, [r4, #-380]!	; 0xfffffe84	
mcrvs	13, 3, r6, cr15, cr15, {2}		
strbtvs	r5, [r1], #-3840	; 0xfffff100	
ldmdbvs	pc, {r2, r5, r6}^	; <UNPREDICTABLE>	
svcpl	0x0000636e		
rsbeq	r6, r4, r9, ror #28		
strbtvc	r7, [r3], #-1887	; 0xfffff8a1	
svcpl	0x00626d6f		
strbtvc	r7, [r1], #-1139	; 0xfffffb8d	
ldrbvs	r0, [pc], #-101	; f654 <SLCRUnlockKey+0x1747>	
ldmdavs	pc, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp, lr}^	; <UNPREDICTABLE>	
stclvs	14, cr6, [r4], #-388	; 0xfffffe7c	
subsvc	r0, pc, r5, rrx		
svcpl	0x00007335		
mcrvs	9, 3, r6, cr7, cr3, {3}		
cmnvs	r2, r0, lsl #30		
cdpvs	4, 5, cr6, cr15, cr14, {3}		
rsbseq	r7, r4, r5, ror #16		
ldrbtvs	r7, [r4], #-863	; 0xfffffca1	
svcpl	0x00006e69		
rsbsvc	r7, r2, #415236096	; 0x18c00000	
svcpl	0x00746e65		
cmnvs	r3, ip, ror #30		
svcpl	0x0000656c		
mcrvs	5, 3, r6, cr5, cr2, {3}		
		; <UNDEFINED> instruction: 0x775f0074	
svcvs	0x00747263		
cmpvc	pc, #-805306362	; 0xd0000006	
ldrbvs	r6, [r4, #-372]!	; 0xfffffe8c	
rsbsvs	r5, r5, #0, 30		
svcpl	0x00006675		
strbtvc	r7, [r3], #-865	; 0xfffffc9f	
svcpl	0x00656d69		
rsbeq	r7, r6, r2, ror #10		
uhsaxmi	r5, r3, pc	; <UNPREDICTABLE>	
subeq	r4, r5, r9, asr #24		
		; <UNDEFINED> instruction: 0x77656e5f	
cmpvs	r5, r0, lsl #16		
cmpvc	r0, #1912602624	; 0x72000000	
cmnvs	r5, #-268435451	; 0xf0000005	
ldrbtvc	r4, [r9], #-630	; 0xfffffd8a	
cdpvs	0, 6, cr0, cr9, cr5, {3}		
ldrbvs	r7, [r4, #-2402]!	; 0xfffff69e	
svcvs	0x0000632e		
stmdbvc	r2!, {r0, r2, r4, r5, r6, sl, ip, sp, lr}^		
teqvs	lr, #116, 10	; 0x1d000000	
cmpvs	r5, r0, lsl #16		
cmpvc	r0, #1912602624	; 0x72000000	
mcrvs	3, 3, r5, cr5, cr15, {2}		
ldrbtvc	r4, [r9], #-612	; 0xfffffd9c	
ldrbvc	r0, [r8, #-101]!	; 0xffffff9b	
rsbsvc	r7, r4, r1, ror #4		
		; <UNDEFINED> instruction: 0x77685f73	
movwmi	r6, #814	; 0x32e	
strbvs	r5, [r4, #-3130]!	; 0xfffff3c6	
mcrvs	9, 3, r6, cr7, cr3, {3}		
teqcc	r0, r3, ror r2		
rsbsvc	r5, r0, #13568	; 0x3500	
cmnvs	r5, #454656	; 0x6f000	
ldcpl	15, cr5, [r1], #-464	; 0xfffffe30	
bvs	1bec0e0 <__undef_stack+0x1ad5580>		
svcpl	0x00746365		
ldrbtvs	r2, [r3], #-3633	; 0xfffff1cf	
stmdavc	sp, {r0, r1, r3, r5, r6, sl, fp, ip, lr}^		
svcvs	0x006c434d		
stmdbvc	r3, {r0, r1, r5, r6, r8, r9, fp, sp, lr}^		
cmnvc	r5, #25344	; 0x6300	
rsbsvc	r6, r3, pc, asr r2		
		; <UNDEFINED> instruction: 0x3773705c	
rsbvc	r6, pc, #2080374785	; 0x7c000001	
cmnvs	r8, r4, ror r5		
ldcpl	15, cr5, [r0], #-228	; 0xffffff1c	
cmnvc	r2, #108, 18	; 0x1b0000	
ldrbvc	r6, [ip, #-882]	; 0xfffffc8e	
rsbsvc	r7, r4, r1, ror #4		
rsbscc	r5, r6, #460	; 0x1cc	
cmpvc	ip, #-268435451	; 0xf0000005	
stmdapl	r0, {r1, r4, r5, r6, r8, r9, sp, lr}		
ldrbtvc	r6, [r2], #-341	; 0xfffffeab	
subspl	r7, pc, #80, 6	; 0x40000001	
strbtvc	r7, [r5], #-869	; 0xfffffc9b	
strmi	r7, [r0, -r8, asr #14]		
teqmi	r0, #327155712	; 0x13800000	
stmdbcc	lr!, {r5, sl, ip, sp}		
stfcss	f3, [r0, #-184]!	; 0xffffff48	
cmnvs	r2, #1073741851	; 0x4000001b	
rsbvc	r3, r1, #104, 26	; 0x1a00	
ldccs	6, cr7, [r7, #-436]!	; 0xfffffe4c	
stcvs	0, cr2, [sp, #-388]!	; 0xfffffe7c	
cmnvs	pc, r6, ror #24		
rsbvs	r2, r1, #116, 26	; 0x1d00	
svcvs	0x00733d69		
rsbvc	r7, r6, r6, ror #8		
strbtvs	r2, [sp], -r0, lsr #26		
mrcvs	5, 1, r7, cr13, cr0, {3}		
stclcs	15, cr6, [lr, #-404]!	; 0xfffffe6c	
ldrtcc	r7, [r1], -r6, rrx		
rsbcs	r2, r7, r0, lsr #26		
eorseq	r4, r2, sp, lsr #30		
bcc	10d0d24 <__undef_stack+0xfba1c4>		
svcvs	0x00532820		
strbvs	r7, [r3, #-629]!	; 0xfffffd8b	
teqmi	r0, #1867776	; 0x1c8000	
rsbmi	r6, r5, #1862270976	; 0x6f000000	
stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^		
strbtvc	r4, [r9], #-3104	; 0xfffff3e0	
eorscc	r2, r2, r5, rrx		
teqcc	lr, r1, lsr r4		
teqcc	r3, r1, lsr sp		
cdpcs	0, 3, cr2, cr4, cr9, {1}		
eorseq	r2, r1, r9, lsr lr		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r0		
andseq	r0, r0, ip, asr #10		
muleq	r0, r4, r0		
blhi	103930 <__swsetup_r+0x100>		
bleq	350830 <__undef_stack+0x239cd0>		
sfmeq	f4, 4, [sp, #-8]		
andeq	ip, lr, r2, asr #22		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r0		
andseq	r0, r0, r0, ror #11		
andeq	r0, r0, r4, lsr #2		
blhi	103950 <__swsetup_r+0x120>		
bleq	350850 <__undef_stack+0x239cf0>		
vstreq	s16, [sp, #-8]		
andeq	ip, lr, r2, asr #22		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r0		
andseq	r0, r0, r4, lsl #14		
muleq	r0, ip, r0		
blhi	203970 <__undef_stack+0xece10>		
andmi	r8, r1, #2, 28		
andeq	r0, r4, #12, 22	; 0x3000	
stmdaeq	sp, {r3, r6, sl, fp}		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r0		
andseq	r0, r0, r0, lsr #15		
muleq	r0, r8, r0		
blhi	203990 <__undef_stack+0xece30>		
andmi	r8, r1, #2, 28		
andeq	r0, r4, ip, lsl #22		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, ip, lsl #1		
andseq	r0, r0, r8, lsr r8		
andeq	r0, r0, r4, lsl r0		
blhi	1039bc <__call_exitprocs+0x34>		
bleq	3508bc <__undef_stack+0x239d5c>		
andmi	r0, sp, #4224	; 0x1080	
andeq	r0, r0, fp, asr #29		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip, lsl #1		
andseq	r0, r0, ip, asr #16		
andeq	r0, r0, r4, lsl r0		
blhi	2039dc <__undef_stack+0xece7c>		
andmi	r8, r1, #2, 28		
andeq	r0, r4, ip, lsl #22		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, ip, lsl #1		
andseq	r0, r0, r0, ror #16		
andeq	r0, r0, r4, lsl r0		
blhi	1039f8 <__call_exitprocs+0x70>		
bleq	3508f8 <__undef_stack+0x239d98>		
andmi	r0, sp, #4224	; 0x1080	
andeq	r0, r0, fp, asr #29		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip, lsl #1		
andseq	r0, r0, r4, ror r8		
andeq	r0, r0, r4, lsl r0		
blhi	203a18 <__undef_stack+0xeceb8>		
andmi	r8, r1, #2, 28		
andeq	r0, r4, ip, lsl #22		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip, lsl #1		
andseq	r0, r0, r8, lsl #17		
andeq	r0, r0, r0, lsl r0		
blhi	203a34 <__undef_stack+0xeced4>		
andmi	r8, r1, #2, 28		
andeq	r0, r4, ip, lsl #22		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, r0, lsr r1		
mulseq	r0, r8, r8		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r0, lsr r1		
andseq	r0, r0, ip, lsr #17		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r0, lsr r1		
andseq	r0, r0, r0, asr #17		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r0, lsr r1		
		; <UNDEFINED> instruction: 0x001008d4	
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r0, lsr r1		
andseq	r0, r0, r8, ror #17		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
muleq	r0, r0, r1		
andseq	r0, r0, r4, ror r9		
andeq	r0, r0, r4, asr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
muleq	r0, r0, r1		
		; <UNDEFINED> instruction: 0x001009b8	
andeq	r0, r0, r0, asr r0		
andeq	r0, r0, r4, lsl r0		
muleq	r0, r0, r1		
andseq	r0, r0, r8, lsl #20		
andeq	r0, r0, r0, asr #32		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsl r0		
muleq	r0, r0, r1		
andseq	r0, r0, r8, asr #20		
andeq	r0, r0, r4, asr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
muleq	r0, r0, r1		
andseq	r0, r0, ip, lsl #21		
andeq	r0, r0, r8, asr r0		
andeq	r0, r0, ip, lsl r0		
muleq	r0, r0, r1		
andseq	r0, r0, r4, ror #21		
andeq	r0, r0, ip, lsr #1		
tsthi	r8, #1056	; 0x420	
strhi	r8, [r5, #-1030]	; 0xfffffbfa	
strhi	r8, [r3, -r4, lsl #12]		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
muleq	r0, r0, r1		
mulseq	r0, r0, fp		
andeq	r0, r0, r0, lsr #32		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
muleq	r0, r0, r1		
		; <UNDEFINED> instruction: 0x00100bb0	
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
muleq	r0, r0, r1		
andseq	r0, r0, r8, asr #23		
andeq	r0, r0, r8, asr #32		
andeq	r0, r0, ip, lsl r0		
muleq	r0, r0, r1		
andseq	r0, r0, r0, lsl ip		
muleq	r0, r4, r0		
tsthi	r8, #1056	; 0x420	
strhi	r8, [r5, #-1030]	; 0xfffffbfa	
strhi	r8, [r3, -r4, lsl #12]		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
muleq	r0, r0, r1		
andseq	r0, r0, r4, lsr #25		
andeq	r0, r0, r8, lsl r0		
movwhi	r0, #36418	; 0x8e42	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
muleq	r0, r0, r1		
		; <UNDEFINED> instruction: 0x00100cbc	
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
muleq	r0, r0, r1		
		; <UNDEFINED> instruction: 0x00100cd4	
andeq	r0, r0, r8, asr #32		
andeq	r0, r0, ip		
muleq	r0, r0, r1		
andseq	r0, r0, ip, lsl sp		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
muleq	r0, r0, r1		
andseq	r0, r0, r4, lsr sp		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, ip		
muleq	r0, r0, r1		
andseq	r0, r0, r0, asr sp		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, ip		
muleq	r0, r0, r1		
andseq	r0, r0, ip, ror #26		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
muleq	r0, r0, r1		
andseq	r0, r0, r4, lsl #27		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
muleq	r0, r0, r1		
mulseq	r0, ip, sp		
andeq	r0, r0, r8, asr #32		
andeq	r0, r0, r4, lsl r0		
muleq	r0, r0, r1		
andseq	r0, r0, r4, ror #27		
andeq	r0, r0, r0, asr #32		
movwhi	r0, #36422	; 0x8e46	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
muleq	r0, r0, r1		
andseq	r0, r0, r4, lsr #28		
andeq	r0, r0, r0, lsr #32		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
muleq	r0, r0, r1		
andseq	r0, r0, r4, asr #28		
andeq	r0, r0, r0, lsr r0		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
muleq	r0, r0, r1		
andseq	r0, r0, r4, ror lr		
strheq	r0, [r0], -r0	; <UNPREDICTABLE>	
strhi	r0, [r8], #-3652	; 0xfffff1bc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsl r0		
muleq	r0, r0, r1		
andseq	r0, r0, r4, lsr #30		
andeq	r0, r0, r0, lsl r0		
movwhi	r0, #36418	; 0x8e42	
strmi	r8, [r1], #-3586	; 0xfffff1fe	
andeq	ip, lr, lr, asr #7		
andeq	r0, r0, ip		
muleq	r0, r0, r1		
andseq	r0, r0, r4, lsr pc		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r4, lsl r0		
muleq	r0, r0, r1		
andseq	r0, r0, r0, asr pc		
andeq	r0, r0, ip, lsl r0		
movwhi	r0, #36422	; 0x8e46	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsl r0		
muleq	r0, r0, r1		
andseq	r0, r0, ip, ror #30		
andeq	r0, r0, r4, ror r0		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
muleq	r0, r0, r1		
andseq	r0, r0, r0, ror #31		
andeq	r0, r0, r4, rrx		
strhi	r0, [r8], #-3656	; 0xfffff1b8	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
muleq	r0, r0, r1		
andseq	r1, r0, r4, asr #32		
andeq	r0, r0, r0, lsr #32		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
muleq	r0, r0, r1		
andseq	r1, r0, r4, rrx		
andeq	r0, r0, r0, asr #32		
movwhi	r0, #36420	; 0x8e44	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
muleq	r0, r0, r1		
andseq	r1, r0, r4, lsr #1		
andeq	r0, r0, ip, lsl r0		
movwhi	r0, #36418	; 0x8e42	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
muleq	r0, r0, r1		
andseq	r1, r0, r0, asr #1		
andeq	r0, r0, r4, lsr #32		
movwhi	r0, #36418	; 0x8e42	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
muleq	r0, r0, r1		
andseq	r1, r0, r4, ror #1		
andeq	r0, r0, r0, lsr r0		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip, lsl r0		
muleq	r0, r0, r1		
andseq	r1, r0, r4, lsl r1		
andeq	r0, r0, r4, lsl r1		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip, lsl r0		
muleq	r0, r0, r1		
andseq	r1, r0, r8, lsr #4		
andeq	r0, r0, r8, rrx		
tsthi	r8, #1056	; 0x420	
strhi	r8, [r5, #-1030]	; 0xfffffbfa	
strhi	r8, [r3, -r4, lsl #12]		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip, lsl r0		
muleq	r0, r0, r1		
mulseq	r0, r0, r2		
andeq	r0, r0, r4, lsl #1		
tsthi	r8, #1056	; 0x420	
strhi	r8, [r5, #-1030]	; 0xfffffbfa	
strhi	r8, [r3, -r4, lsl #12]		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
muleq	r0, r0, r1		
andseq	r1, r0, r4, lsl r3		
andeq	r0, r0, ip, lsl r0		
movwhi	r0, #36422	; 0x8e46	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, r8, ror #9		
andseq	r1, r0, r0, lsr r3		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
andeq	r0, r0, r8, ror #9		
andseq	r1, r0, r4, lsr r3		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, r8, ror #9		
andseq	r1, r0, ip, lsr r3		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, r8, ror #9		
andseq	r1, r0, r4, asr #6		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
andeq	r0, r0, r8, ror #9		
andseq	r1, r0, r8, asr #6		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r8, ror #9		
andseq	r1, r0, r0, ror #6		
andeq	r0, r0, r4, lsr #32		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, r8, asr r5		
andseq	r1, r0, r4, lsl #7		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, r8, asr r5		
andseq	r1, r0, ip, lsl #7		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, r8, asr r5		
mulseq	r0, r4, r3		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, r8, asr r5		
mulseq	r0, ip, r3		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, r8, asr r5		
andseq	r1, r0, r4, lsr #7		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, r8, asr r5		
andseq	r1, r0, ip, lsr #7		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
andeq	r0, r0, r8, asr r5		
		; <UNDEFINED> instruction: 0x001013b4	
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
andeq	r0, r0, r8, asr r5		
andseq	r1, r0, r4, asr #7		
andeq	r0, r0, r4, lsr #32		
andeq	r0, r0, ip		
andeq	r0, r0, r8, asr r5		
andseq	r1, r0, r8, ror #7		
andeq	r0, r0, ip		
andeq	r0, r0, ip		
andeq	r0, r0, r8, asr r5		
		; <UNDEFINED> instruction: 0x001013f4	
andeq	r0, r0, r4, lsr #32		
andeq	r0, r0, ip		
andeq	r0, r0, r8, asr r5		
andseq	r1, r0, r8, lsl r4		
andeq	r0, r0, ip		
andeq	r0, r0, ip		
andeq	r0, r0, r8, asr r5		
andseq	r1, r0, r4, lsr #8		
andeq	r0, r0, r0, lsr #32		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
andeq	r0, r0, r8, lsr #12		
andseq	r1, r0, r4, asr #8		
andeq	r0, r0, r0, asr r0		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
strvs	r8, [r1], #-3586	; 0xfffff1fe	
strbgt	ip, [r5], #1742	; 0x6ce	
andeq	r0, r0, lr		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r8, lsr #12		
mulseq	r0, r4, r4		
andeq	r0, r0, r0, asr r0		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r1], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, ip, ror r6		
andseq	r1, r0, r4, lsr #10		
andeq	r0, r0, ip, ror #3		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsl r0		
muleq	r0, ip, r6		
andseq	r1, r0, r4, lsr r7		
andeq	r0, r0, r4, lsr r0		
movwhi	r0, #36418	; 0x8e42	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
andeq	r0, r0, r4, asr #13		
andseq	r1, r0, r8, ror #14		
andeq	r0, r0, r0, asr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
stcpl	14, cr8, [r1], {2}		
bicgt	ip, r4, #864026624	; 0x33800000	
andeq	r0, r0, lr		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
strdeq	r0, [r0], -r8		
andseq	r1, r0, r8, lsr #15		
andeq	r0, r0, r8, ror r0		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsr #32		
andeq	r0, r0, r4, lsr #14		
andseq	r1, r0, r0, lsr #16		
andeq	r0, r0, r4, lsr r0		
tsthi	ip, r2, asr #28		
movwhi	r8, #8707	; 0x2203	
andne	r4, lr, r1, lsl #4		
cdpeq	4, 4, cr0, cr2, cr14, {4}		
andne	r4, lr, r8, lsl lr		
stceq	14, cr12, [lr], {66}	; 0x42	
bicgt	ip, r2, r2, asr #6		
andeq	r0, r0, lr		
andeq	r0, r0, r0, lsr r0		
andeq	r0, r0, r4, lsr #14		
andseq	r1, r0, r4, asr r8		
andeq	r0, r0, r0, asr #32		
andshi	r0, r0, r2, asr #28		
andhi	r8, r3, #4, 2		
strmi	r8, [r1], -r2, lsl #6		
streq	r1, [lr, #1038]	; 0x40e	
eorpl	r0, r0, r2, asr #28		
cdpgt	4, 4, cr1, cr2, cr14, {0}		
movtgt	r1, #8206	; 0x200e	
acseqdm	f4, f2		
andeq	r0, r0, r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, rrx		
muleq	r0, r8, r7		
mulseq	r0, r8, r8		
andeq	r1, r0, r8, asr #29		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	122be0 <__undef_stack+0xc080>		
vmlahi.f64	d8, d2, d3		
strcc	r4, [lr], #-1025	; 0xfffffbff	
streq	r5, [sp, #-5]		
andpl	r0, r5, #20736	; 0x5100	
beq	14c1c0c <__undef_stack+0x13ab0ac>		
sbceq	r0, r0, #1120	; 0x460	
beq	5e7f4 <SLCRL2cRamConfig+0x3e5f2>		
strbeq	r3, [r2], -lr, lsl #8		
		; <UNDEFINED> instruction: 0x06530652	
mrceq	6, 2, r0, cr1, cr0, {2}		
stmdavs	fp, {r2, r5, r9, lr}		
eorsmi	r0, r4, #10, 28	; 0xa0	
tstpl	r6, r6		
movwpl	r5, #25094	; 0x6206	
bleq	1089840 <__undef_stack+0xf72ce0>		
strcc	r0, [lr], #-2642	; 0xfffff5ae	
ldrbeq	r0, [r0], -r2, asr #12		
		; <UNDEFINED> instruction: 0x06520651	
eormi	r0, r4, #1328	; 0x530	
andeq	r0, r0, fp		
andeq	r0, r0, r8, lsl r0		
muleq	r0, r8, r7		
andseq	r3, r0, r0, ror #14		
andeq	r0, r0, r8, lsr #32		
cdphi	14, 0, cr0, cr4, cr6, {2}		
cdpeq	12, 12, cr4, cr14, cr1, {0}		
andeq	r0, r0, r0		
andeq	r0, r0, ip, lsr #32		
muleq	r0, r8, r7		
andseq	r3, r0, r8, lsl #15		
andeq	r0, r0, r8, lsr #1		
strthi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r7], -r8, lsl #10		
stmdahi	r5, {r1, r2, r8, r9, sl, pc}		
bhi	e2c68 <SLCRL2cRamConfig+0xc2a66>		
strmi	r8, [r1], #-3586	; 0xfffff1fe	
strmi	r8, [r9], #-14		
andeq	r8, r9, #917504	; 0xe0000	
eoreq	r0, r0, r8, asr #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r4, ror #16		
andseq	r3, r0, r0, lsr r8		
andeq	r0, r0, r8, asr r1		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
muleq	r0, r0, r8		
andseq	sl, r0, r0, lsl sp		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, ip, lsr #32		
muleq	r0, r0, r8		
andseq	r3, r0, r8, lsl #19		
andeq	r0, r0, r8, ror #2		
strthi	r0, [r4], #-3660	; 0xfffff1b4	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	122ce8 <__undef_stack+0xc188>		
vmlahi.f64	d8, d2, d3		
stmdacc	lr, {r0, r9, lr}		
vmlaeq.f32	s16, s20, s4		
andeq	r4, fp, r4, lsr #4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, r0, ror #17		
		; <UNDEFINED> instruction: 0x00103af0	
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsr #32		
andeq	r0, r0, r0, lsl #18		
andseq	r3, r0, r8, lsl #22		
andeq	r0, r0, r4, asr #3		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	122d48 <__undef_stack+0xc1e8>		
vmlahi.f64	d8, d2, d3		
andcc	r4, lr, r1, lsl #4		
strcs	sp, [lr], #-3074	; 0xfffff3fe	
andeq	r0, r0, ip, asr #32		
andeq	r0, r0, r0, lsl #18		
andseq	r3, r0, ip, asr #25		
andeq	r1, r0, r4, ror #4		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	122d74 <__undef_stack+0xc214>		
vmlahi.f64	d8, d2, d3		
cfstrscs	mvf4, [lr], {1}		
streq	r5, [fp, #-5]		
mcreq	10, 2, r0, cr10, cr1, {2}		
beq	1401314 <__undef_stack+0x12ea7b4>		
strbeq	r2, [r2], -lr, lsl #24		
mrceq	6, 2, r0, cr1, cr0, {2}		
movweq	r4, #45604	; 0xb224	
cdpeq	2, 0, cr0, cr10, cr6, {6}		
andpl	r4, r6, ip, lsr #4		
strcs	r5, [lr], #-262	; 0xfffffefa	
andeq	r0, r0, r2, asr #22		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, ip, lsl #19		
andseq	r4, r0, r0, lsr pc		
andeq	r0, r0, ip, lsr r2		
ldrhi	r0, [r8], #-3652	; 0xfffff1bc	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsr #32		
andeq	r0, r0, ip, lsl #19		
andseq	r5, r0, ip, ror #2		
andeq	r0, r0, r0, asr r0		
strhi	r0, [r8], #-3650	; 0xfffff1be	
strmi	r8, [r1], #-3586	; 0xfffff1fe	
beq	1404a14 <__undef_stack+0x12edeb4>		
bleq	1082a18 <__undef_stack+0xf6beb8>		
stmdaeq	lr, {r2, r6, r9, fp}		
cdpeq	14, 12, cr12, cr4, cr2, {2}		
andeq	r4, fp, r0, lsl #4		
andeq	r0, r0, ip		
andeq	r0, r0, ip, lsl #19		
		; <UNDEFINED> instruction: 0x001051bc	
andeq	r0, r0, r0, lsr r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
strdeq	r0, [r0], -r8		
andseq	r5, r0, ip, ror #3		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
strdeq	r0, [r0], -r8		
		; <UNDEFINED> instruction: 0x001051f4	
andeq	r0, r0, r8		
andeq	r0, r0, ip		
strdeq	r0, [r0], -r8		
		; <UNDEFINED> instruction: 0x001051fc	
andeq	r0, r0, ip		
andeq	r0, r0, r8, lsr #32		
strdeq	r0, [r0], -r8		
andseq	r5, r0, r8, lsl #4		
andeq	r0, r0, ip, asr r1		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	122e70 <__undef_stack+0xc310>		
vmlahi.f64	d8, d2, d3		
andcc	r4, lr, r1, lsl #20		
strcs	sl, [lr], #-2		
andeq	r0, r0, r8, lsl r0		
strdeq	r0, [r0], -r8		
andseq	r5, r0, r4, ror #6		
andeq	r0, r0, ip, asr #32		
ldrhi	r0, [r0], #-3652	; 0xfffff1bc	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsl r0		
strdeq	r0, [r0], -r8		
		; <UNDEFINED> instruction: 0x001053b0	
andeq	r0, r0, r8, ror #1		
ldrhi	r0, [r0], #-3654	; 0xfffff1ba	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
strdeq	r0, [r0], -r8		
mulseq	r0, r8, r4		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
strdeq	r0, [r0], -r8		
		; <UNDEFINED> instruction: 0x001054b0	
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
strdeq	r0, [r0], -r8		
andseq	r5, r0, r0, asr #9		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
strdeq	r0, [r0], -r8		
andseq	r5, r0, r4, asr #9		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
strdeq	r0, [r0], -r8		
andseq	r5, r0, r8, asr #9		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
strdeq	r0, [r0], -r8		
andseq	r5, r0, ip, asr #9		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
strdeq	r0, [r0], -r8		
		; <UNDEFINED> instruction: 0x001054d0	
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
strdeq	r0, [r0], -r8		
andseq	r5, r0, r8, ror #9		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, ip, lsl fp		
andseq	r5, r0, r0, lsl #10		
strdeq	r0, [r0], -ip		
tsthi	r8, #1056	; 0x420	
strhi	r8, [r5, #-1030]	; 0xfffffbfa	
strhi	r8, [r3, -r4, lsl #12]		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip, lsr #32		
andeq	r0, r0, ip, lsl fp		
		; <UNDEFINED> instruction: 0x001055fc	
		; <UNDEFINED> instruction: 0x000002b0	
ldrhi	r0, [r0], #-3654	; 0xfffff1ba	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, #2, 28		
		; <UNDEFINED> instruction: 0xc6ce0a7c	
andeq	ip, lr, r5, asr #9		
beq	1c03880 <__undef_stack+0x1aecd20>		
cdpgt	5, 12, cr12, cr6, cr4, {6}		
bleq	1180bb8 <__undef_stack+0x106a058>		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, ip, ror fp		
andseq	r5, r0, ip, lsr #17		
andeq	r0, r0, r8, ror r0		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r0, lsr #32		
andeq	r0, r0, ip, ror fp		
andseq	r5, r0, r4, lsr #18		
andeq	r0, r0, r0, lsl #1		
teqhi	r0, #1056	; 0x420	
strhi	r8, [r7, #-1032]	; 0xfffffbf8	
strhi	r8, [r5, -r6, lsl #12]		
stmdbhi	r3, {r2, fp, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
andseq	r5, r0, r4, lsr #19		
andeq	r0, r0, r0, lsl #1		
strhi	r0, [r8], #-3658	; 0xfffff1b6	
andvc	r8, r1, r2, lsl #28		
cdpgt	0, 12, cr0, cr4, cr14, {0}		
andeq	r0, r0, ip		
ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
andseq	r5, r0, r4, lsr #20		
andeq	r0, r0, ip		
andeq	r0, r0, ip		
ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
andseq	r5, r0, r0, lsr sl		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
andseq	r5, r0, r0, asr #20		
andeq	r0, r0, ip		
andeq	r0, r0, ip		
ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
andseq	r5, r0, ip, asr #20		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
andseq	r5, r0, r4, asr sl		
andeq	r0, r0, ip		
andeq	r0, r0, ip		
ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
andseq	r5, r0, r0, ror #20		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
andseq	r5, r0, r8, ror sl		
andeq	r0, r0, ip		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsr r0		
andeq	r0, r0, ip, ror #24		
andseq	r5, r0, r4, lsl #21		
andeq	r0, r0, r0, ror r1		
ldrhi	r0, [r4], #-3658	; 0xfffff1b6	
strhi	r8, [r4], -r5, lsl #10		
cdphi	7, 0, cr8, cr2, cr3, {0}		
stmdapl	lr, {r0, r9, sl, lr}		
strne	r5, [lr], #-2562	; 0xfffff5fe	
strgt	r0, [r0], #-3650	; 0xfffff1be	
cdpgt	6, 12, cr12, cr7, cr5, {6}		
ldrbhi	r0, [r8], #-3660	; 0xfffff1b4	
strhi	r8, [r4], -r5, lsl #10		
cdphi	7, 0, cr8, cr2, cr3, {0}		
cdpeq	8, 0, cr6, cr10, cr1, {0}		
andeq	r4, fp, r4, lsl r2		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, asr #32		
		; <UNDEFINED> instruction: 0x00000cbc	
		; <UNDEFINED> instruction: 0x00105bf4	
andeq	r0, r0, r8, ror r7		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	123104 <__undef_stack+0xc5a4>		
vmlahi.f64	d8, d2, d3		
andcc	r4, lr, r1, lsl #12		
cdpeq	2, 0, cr4, cr10, cr2, {0}		
andeq	r4, fp, #36, 4	; 0x40000002	
strcs	r0, [lr], #-2786	; 0xfffff51e	
beq	1783a10 <__undef_stack+0x166ceb0>		
bleq	1089d44 <__undef_stack+0xf731e4>		
cfmadd32eq	mvax0, mvfx8, mvfx10, mvfx2		
strpl	r4, [fp], -r4, lsr #4		
eormi	r0, r4, #10, 28	; 0xa0	
andeq	r0, r0, fp		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r8, lsl sp		
andseq	r6, r0, r0, asr #18		
strdeq	r0, [r0], -r4		
strhi	r0, [r8], #-3652	; 0xfffff1bc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r0, r0, r0, asr #26		
andseq	r6, r0, r4, lsr sl		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
andeq	r0, r0, r0, asr #26		
andseq	r6, r0, r8, lsr sl		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r0, ror sp		
andseq	r6, r0, ip, lsr sl		
andeq	r0, r0, ip, lsl #1		
tsthi	r0, #68, 28	; 0x440	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, r0, ror sp		
andseq	r6, r0, r8, asr #21		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r4, lsr #32		
andeq	r0, r0, r0, ror sp		
andseq	r6, r0, r4, ror #21		
ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
ldrhi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r4], -r5, lsl #10		
cdphi	7, 0, cr8, cr2, cr3, {0}		
andcs	r4, lr, r1, lsl #12		
strne	r0, [lr], #-2678	; 0xfffff58a	
andeq	r0, r0, r2, asr #22		
andeq	r0, r0, r0, lsr #32		
andeq	r0, r0, r0, ror sp		
		; <UNDEFINED> instruction: 0x00106bb4	
andeq	r0, r0, r4, ror #1		
teqhi	r0, #1056	; 0x420	
strhi	r8, [r7, #-1032]	; 0xfffffbf8	
strhi	r8, [r5, -r6, lsl #12]		
stmdbhi	r3, {r2, fp, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, r0, ror sp		
mulseq	r0, r8, ip		
andeq	r0, r0, r4, rrx		
andeq	r0, r0, ip		
andeq	r0, r0, r0, ror sp		
		; <UNDEFINED> instruction: 0x00106cfc	
muleq	r0, r0, r0		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r0, ror sp		
andseq	r6, r0, ip, lsl #27		
andeq	r0, r0, r0, lsr #32		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsr #32		
andeq	r0, r0, r0, ror sp		
andseq	r6, r0, ip, lsr #27		
ldrdeq	r0, [r0], -ip		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	123268 <__undef_stack+0xc708>		
vmlahi.f64	d8, d2, d3		
stmdacc	lr, {r0, r9, fp, lr}		
strcs	lr, [lr], #-2		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r0, ror sp		
andseq	r6, r0, r8, lsl #31		
strdeq	r0, [r0], -ip		
ldrhi	r0, [r8], #-3652	; 0xfffff1bc	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r0, lsr #32		
andeq	r0, r0, r0, ror sp		
andseq	r7, r0, r4, lsl #1		
strdeq	r0, [r0], -ip		
strthi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r7], -r8, lsl #10		
stmdahi	r5, {r1, r2, r8, r9, sl, pc}		
bhi	e32b0 <SLCRL2cRamConfig+0xc30ae>		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, r0, ror sp		
andseq	r7, r0, r0, lsl #3		
andeq	r0, r0, r4, rrx		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r0, ror sp		
andseq	r7, r0, r4, ror #3		
andeq	r0, r0, r0, asr #2		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, r0, ror sp		
andseq	r7, r0, r4, lsr #6		
andeq	r0, r0, r4, rrx		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, r0, ror sp		
andseq	r7, r0, r8, lsl #7		
ldrdeq	r0, [r0], -ip		
tsthi	r8, #1056	; 0x420	
strhi	r8, [r5, #-1030]	; 0xfffffbfa	
strhi	r8, [r3, -r4, lsl #12]		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip, lsr #32		
andeq	r0, r0, r0, ror sp		
andseq	r7, r0, r4, ror #8		
andeq	r0, r0, r0, lsl #2		
ldrhi	r0, [ip], #-3650	; 0xfffff1be	
strhi	r8, [r6], -r7, lsl #10		
stmdahi	r4, {r0, r2, r8, r9, sl, pc}		
cdphi	9, 0, cr8, cr2, cr3, {0}		
stmdacs	lr, {r0, r9, lr}		
cfmadd32eq	mvax0, mvfx5, mvfx10, mvfx2		
andvs	r4, fp, #28, 4	; 0xc0000001	
andeq	r1, r0, lr, lsl #24		
andeq	r0, r0, r0, lsr r0		
andeq	r0, r0, r0, ror sp		
andseq	r7, r0, r4, ror #10		
andeq	r0, r0, r8, ror r0		
ldrhi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r4], -r5, lsl #10		
cdphi	7, 0, cr8, cr2, cr3, {0}		
cfstrsne	mvf4, [lr], {1}		
streq	r5, [r7, #-5]		
mcreq	6, 2, r0, cr4, cr1, {2}		
stcne	14, cr6, [lr], {40}	; 0x28	
ldrbeq	r0, [r0], -r2, asr #12		
andseq	r0, r4, r1, asr lr		
andeq	r0, r0, ip		
andeq	r0, r0, r0, ror sp		
		; <UNDEFINED> instruction: 0x001075dc	
andeq	r0, r0, r8, lsr r0		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r0, ror sp		
andseq	r7, r0, r4, lsl r6		
andeq	r0, r0, ip, rrx		
strhi	r0, [r8], #-3664	; 0xfffff1b0	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, r0, ror sp		
andseq	r7, r0, r0, lsl #13		
andeq	r0, r0, r0, lsl #1		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
muleq	r0, ip, pc	; <UNPREDICTABLE>	
andseq	r7, r0, r0, lsl #14		
andeq	r0, r0, r0, ror r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
		; <UNDEFINED> instruction: 0x00000fbc	
andseq	r7, r0, r0, ror r7		
andeq	r0, r0, r8, lsr r0		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r8, ror #31		
andseq	r7, r0, r8, lsr #15		
andeq	r0, r0, r0, lsr r0		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, r8, ror #31		
		; <UNDEFINED> instruction: 0x001077d8	
andeq	r0, r0, r8		
andeq	r0, r0, r4, lsr #32		
andeq	r0, r0, r8, ror #31		
andseq	r7, r0, r0, ror #15		
andeq	r0, r0, r4, asr r0		
ldrhi	r0, [r8], #-3652	; 0xfffff1bc	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
strvs	r8, [r1], #-3586	; 0xfffff1fe	
strbgt	ip, [r7], lr, asr #17		
andeq	ip, lr, r5, asr #9		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r8, ror #31		
andseq	r7, r0, r4, lsr r8		
andeq	r0, r0, ip, lsr #32		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r0, r0, r8, ror #31		
andseq	r7, r0, r0, ror #16		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
andeq	r1, r0, r0, ror r0		
andseq	r7, r0, r0, lsl #25		
andeq	r0, r0, r4, lsr #1		
strthi	r0, [r0], #-3652	; 0xfffff1bc	
strhi	r8, [r7], -r8, lsl #10		
stmdahi	r5, {r1, r2, r8, r9, sl, pc}		
bhi	e34b4 <SLCRL2cRamConfig+0xc32b2>		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r1, r0, r0, ror r0		
andseq	r7, r0, r4, lsr #26		
andeq	r0, r0, ip, lsl r0		
andeq	r0, r0, ip, lsr r0		
andeq	r1, r0, r0, ror r0		
andseq	r7, r0, r0, asr #26		
andeq	r1, r0, ip, asr #3		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	1234ec <__undef_stack+0xc98c>		
vmlahi.f64	d8, d2, d3		
stmdale	lr, {r0, sl, lr}		
orreq	r0, r0, r1, lsl #6		
eormi	r0, r4, #10, 28	; 0xa0	
cdpeq	4, 0, cr4, cr10, cr11, {0}		
movweq	r4, #45604	; 0xb224	
mcreq	4, 0, r0, cr10, cr10, {3}		
andeq	r4, fp, r4, lsr #4		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r0, ror r0		
andseq	r8, r0, ip, lsl #30		
andeq	r0, r0, r8, lsr #32		
cdphi	14, 0, cr0, cr4, cr6, {2}		
cdpeq	12, 12, cr4, cr14, cr1, {0}		
andeq	r0, r0, r0		
andeq	r0, r0, ip, lsr #32		
andeq	r1, r0, r0, ror r0		
andseq	r8, r0, r4, lsr pc		
andeq	r0, r0, r8, lsr #1		
strthi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r7], -r8, lsl #10		
stmdahi	r5, {r1, r2, r8, r9, sl, pc}		
bhi	e3544 <SLCRL2cRamConfig+0xc3342>		
strmi	r8, [r1], #-3586	; 0xfffff1fe	
strmi	r8, [r9], #-14		
andeq	r8, r9, #917504	; 0xe0000	
eoreq	r0, r0, r8, asr #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r0, asr #2		
		; <UNDEFINED> instruction: 0x00108fdc	
andeq	r0, r0, r0, asr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
andeq	r1, r0, ip, ror #2		
andseq	r9, r0, ip, lsl r0		
ldrdeq	r0, [r0], -r8		
ldrhi	r0, [r8], #-3654	; 0xfffff1ba	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsl r0		
muleq	r0, ip, r1		
ldrsheq	r9, [r0], -r4		
muleq	r0, r4, r0		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r4, asr #3		
andseq	r9, r0, r8, lsl #3		
andeq	r0, r0, r8, lsr r0		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
strdeq	r1, [r0], -r0		
andseq	r9, r0, r0, asr #3		
strdeq	r0, [r0], -r4		
ldrhi	r0, [r0], #-3656	; 0xfffff1b8	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, #2, 28		
strgt	r0, [r0], #-3694	; 0xfffff192	
sbceq	ip, lr, r5, asr #13		
andeq	r0, r0, ip		
strdeq	r1, [r0], -r0		
		; <UNDEFINED> instruction: 0x001092b4	
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr r0		
andeq	r1, r0, r4, lsr r2		
andseq	r9, r0, r8, asr #5		
andeq	r0, r0, r0, asr #2		
ldrhi	r0, [r8], #-3652	; 0xfffff1bc	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
bmi	64a70 <SLCRL2cRamConfig+0x4486e>		
andvc	r2, r2, #14		
andsmi	r0, r8, #10, 28	; 0xa0	
cdpeq	8, 0, cr4, cr10, cr11, {0}		
andpl	r4, fp, #24, 4	; 0x80000001	
andeq	r1, r0, lr, lsl #16		
andeq	r0, r0, r0, lsr #32		
andeq	r1, r0, r4, lsr r2		
andseq	r9, r0, r8, lsl #8		
andeq	r0, r0, r8, asr #32		
ldrhi	r0, [r0], #-3654	; 0xfffff1ba	
strhi	r8, [r3], -r4, lsl #10		
stcpl	14, cr8, [r1], {2}		
strbgt	ip, [r5], #1742	; 0x6ce	
andeq	r0, r0, lr		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
muleq	r0, ip, r2		
andseq	r9, r0, r0, asr r4		
andeq	r0, r0, ip, lsr r0		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, asr r0		
andeq	r1, r0, r8, asr #5		
andseq	r9, r0, ip, lsl #9		
andeq	r0, r0, r8, lsr #9		
strthi	r0, [r4], #-3658	; 0xfffff1b6	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	123710 <__undef_stack+0xcbb0>		
vmlahi.f64	d8, d2, d3		
andcc	r4, lr, r1, lsl #8		
vmlaeq.f32	s8, s20, s4		
strpl	r4, [fp], -r4, lsr #4		
strbgt	r0, [r4, #14]		
stmibgt	r8, {r1, r2, r6, r7, r8, r9, sl, lr, pc}^		
strbmi	ip, [lr], #3018	; 0xbca	
stmibeq	r4, {r1, r2, r3, ip, sp}		
streq	r0, [r6, r5, lsl #17]		
streq	r0, [r8, #1671]	; 0x687	
orreq	r0, sl, #-1996488704	; 0x89000000	
orreq	r0, lr, fp, lsl #5		
cdpeq	0, 0, cr6, cr10, cr2, {0}		
andeq	r4, fp, r4, lsr #4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r0, lsr r3		
andseq	r9, r0, r4, lsr r9		
andeq	r0, r0, r8, lsr r0		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, ip, asr r3		
andseq	r9, r0, ip, ror #18		
andeq	r0, r0, r0, asr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r8, lsl #7		
andseq	r9, r0, ip, lsr #19		
andeq	r0, r0, ip, lsr #2		
ldrhi	r0, [r0], #-3652	; 0xfffff1bc	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
		; <UNDEFINED> instruction: 0x000013b4	
		; <UNDEFINED> instruction: 0x00109ad8	
andeq	r0, r0, r0, asr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, asr #32		
andeq	r1, r0, r0, ror #7		
andseq	r9, r0, r8, lsl fp		
andeq	r0, r0, r8, ror #10		
strthi	r0, [r4], #-3650	; 0xfffff1be	
strhi	r8, [r8], -r9, lsl #10		
stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}		
bhi	123828 <__undef_stack+0xccc8>		
vmlahi.f64	d8, d2, d3		
andcc	r4, lr, r1, lsl #8		
cdpeq	14, 0, cr4, cr10, cr2, {0}		
movweq	r4, #45604	; 0xb224	
mcreq	1, 0, r0, cr10, cr6, {3}		
blgt	ff391cbc <LRemap+0x1391cad>		
strbgt	ip, [r8, sl, asr #19]		
cdpeq	5, 12, cr12, cr4, cr6, {6}		
andeq	r4, fp, r0, lsl #4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
andeq	r1, r0, r4, lsr r4		
andseq	sl, r0, r0, lsl #1		
andeq	r0, r0, ip, lsr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andpl	r8, r1, #2, 28		
bicgt	ip, r4, #864026624	; 0x33800000	
andeq	r0, r0, lr		
andeq	r0, r0, r0, lsr #32		
andeq	r1, r0, r4, lsr r4		
andseq	sl, r0, ip, lsr #1		
strdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
ldrhi	r0, [r0], #-3662	; 0xfffff1b2	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, #2, 28		
strbgt	ip, [r6, #3688]	; 0xe68	
andeq	r0, r0, r4, asr #29		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, ip, lsl #9		
mulseq	r0, ip, r1		
andeq	r0, r0, r4, lsr #2		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
andeq	r1, r0, ip, lsl #9		
andseq	sl, r0, r0, asr #5		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsr #32		
andeq	r1, r0, r8, asr #9		
		; <UNDEFINED> instruction: 0x0010a2d8	
andeq	r0, r0, ip, lsl #1		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
strmi	r8, [r1], #-3586	; 0xfffff1fe	
beq	1a0d538 <__undef_stack+0x18f69d8>		
bleq	108753c <__undef_stack+0xf709dc>		
andeq	r0, r0, r4, lsr #32		
andeq	r1, r0, r8, asr #9		
andseq	sl, r0, r4, ror #6		
muleq	r0, r4, r0		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
stmdami	r1, {r1, r9, sl, fp, pc}		
beq	1a0d560 <__undef_stack+0x18f6a00>		
bleq	1087564 <__undef_stack+0xf70a04>		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r1, r0, r8, lsr #10		
		; <UNDEFINED> instruction: 0x0010a3f8	
andeq	r0, r0, r8, lsr #32		
andeq	r0, r0, r4, lsr #32		
andeq	r1, r0, r8, lsr #10		
andseq	sl, r0, r0, lsr #8		
andeq	r0, r0, r8, asr #32		
ldrhi	r0, [r8], #-3652	; 0xfffff1bc	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
strmi	r8, [r1], #-3586	; 0xfffff1fe	
cdpeq	0, 5, cr2, cr10, cr14, {0}		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r1, r0, r0, ror r5		
andseq	sl, r0, r8, ror #8		
andeq	r0, r0, r4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
muleq	r0, r0, r5		
andseq	sl, r0, ip, ror #8		
andeq	r0, r0, ip, lsr r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0x000015b0	
andseq	sl, r0, r8, lsr #9		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
ldrdeq	r1, [r0], -r0		
		; <UNDEFINED> instruction: 0x0010a4b0	
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
strdeq	r1, [r0], -r0		
andseq	sl, r0, r0, asr #9		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
strdeq	r1, [r0], -r0		
andseq	sl, r0, r8, asr #9		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsl r0		
andeq	r1, r0, r0, lsr #12		
		; <UNDEFINED> instruction: 0x0010a4d0	
andeq	r0, r0, r8, lsl r0		
movwhi	r0, #36418	; 0x8e42	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r4, lsl r0		
andeq	r1, r0, r0, lsr #12		
andseq	sl, r0, r8, ror #9		
andeq	r0, r0, r8, lsl r0		
movwhi	r0, #36418	; 0x8e42	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r0, ror #12		
andseq	sl, r0, r0, lsl #10		
andeq	r0, r0, ip, asr #32		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r0, ror #12		
andseq	sl, r0, ip, asr #10		
andeq	r0, r0, ip, asr #32		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r8, lsr #13		
mulseq	r0, r8, r5		
andeq	r0, r0, r0, asr r0		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r8, lsr #13		
andseq	sl, r0, r8, ror #11		
andeq	r0, r0, r0, asr r0		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
strdeq	r1, [r0], -r0		
andseq	sl, r0, r8, lsr r6		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r1, r0, r0, lsl r7		
andseq	sl, r0, r8, asr #12		
andeq	r0, r0, ip		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r1, r0, r0, lsr r7		
andseq	sl, r0, r4, asr r6		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
andeq	r1, r0, r0, asr r7		
andseq	sl, r0, r4, ror #12		
andeq	r0, r0, r0, lsr r0		
ldrhi	r0, [r0], #-3650	; 0xfffff1be	
strhi	r8, [r3], -r4, lsl #10		
strpl	r8, [r1], #-3586	; 0xfffff1fe	
strbgt	ip, [r5], #1742	; 0x6ce	
andeq	r0, r0, lr		
andeq	r0, r0, r8, lsl r0		
andeq	r1, r0, r0, asr r7		
mulseq	r0, r4, r6		
andeq	r0, r0, ip, lsr #32		
tsthi	r0, #1056	; 0x420	
strhi	r8, [r3, #-1028]	; 0xfffffbfc	
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip, lsl r0		
andeq	r1, r0, r0, asr r7		
andseq	sl, r0, r0, asr #13		
muleq	r0, r0, r0		
strhi	r0, [r8], #-3650	; 0xfffff1be	
andeq	r8, r1, #2, 28		
cdpeq	14, 12, cr12, cr4, cr4, {2}		
andeq	r0, r0, r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r1], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip		
andeq	r1, r0, r0, asr #15		
andseq	sl, r0, r0, asr r7		
andeq	r0, r0, r0, lsr #4		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r1], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsl r0		
andeq	r1, r0, r0, ror #15		
mulseq	r0, r0, r9		
andeq	r0, r0, ip, lsr r0		
cdpeq	14, 0, cr8, cr3, cr8, {3}		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, ip, lsl r0		
andeq	r1, r0, r8, lsl #16		
andseq	sl, r0, ip, asr #19		
andeq	r0, r0, ip, lsr r0		
ldrhi	r0, [r8], #-3650	; 0xfffff1be	
strhi	r8, [r5], -r6, lsl #10		
stmdahi	r3, {r2, r8, r9, sl, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, r0, lsr #32		
andeq	r1, r0, r8, lsl #16		
andseq	sl, r0, r8, lsl #20		
andeq	r0, r0, ip, lsr r0		
teqhi	r0, #1056	; 0x420	
strhi	r8, [r7, #-1032]	; 0xfffffbf8	
strhi	r8, [r5, -r6, lsl #12]		
stmdbhi	r3, {r2, fp, pc}		
andeq	r8, r1, r2, lsl #28		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r0, lsr #32		
andeq	r1, r0, ip, asr r8		
andseq	sl, r0, r8, asr #20		
andeq	r0, r0, r8, lsr #3		
ldrhi	r0, [ip], #-3652	; 0xfffff1bc	
strhi	r8, [r6], -r7, lsl #10		
stmdahi	r4, {r0, r2, r8, r9, sl, pc}		
cdphi	9, 0, cr8, cr2, cr3, {0}		
andeq	r0, r0, r1		
andeq	r0, r0, ip		
		; <UNDEFINED> instruction: 0xffffffff	
stcvc	0, cr0, [r2], {1}		
andeq	r0, sp, lr, lsl #24		
andeq	r0, r0, r4, lsr #32		
muleq	r0, r0, r8		
		; <UNDEFINED> instruction: 0x0010abf0	
andeq	r0, r0, r0, lsr #2		
strhi	r0, [r8], #-3654	; 0xfffff1ba	
andeq	r8, r1, #8388608	; 0x800000	
strbgt	r0, [r5], #2670	; 0xa6e	
bleq	10818fc <__undef_stack+0xf6ad9c>		
mcreq	4, 6, ip, cr5, cr0, {2}		
andeq	r0, r0, r0		
andeq	r0, r0, r0		
andeq	r0, r0, r8, lsl r0		
ldmdane	r0, {r0}^		
strcc	r0, [r0], #-0		
mrseq	r0, (UNDEF: 0)		
eorseq	r5, r4, r0, lsl #8		
subeq	r0, r4, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r8, lsl r0		
ldmdane	r0, {r0}^		
strcc	r0, [r0], #-0		
mrseq	r0, (UNDEF: 0)		
eorseq	r5, r4, r0, lsl #8		
subeq	r0, r4, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r8, lsr #32		
andeq	r0, r0, r4, lsr r0		
ldrbcc	r0, [r4], #-1		
strmi	r0, [r0], #-0		
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	r4, r0, r0, lsl #8		
andeq	r6, r0, r0		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r0, rrx		
muleq	r0, r4, r0		
subseq	r0, r0, r1		
andeq	r0, r0, r0		
strmi	r0, [r0], #-0		
stcpl	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF: 0)		
subseq	r5, ip, r0, lsl #2		
addseq	r0, r4, r0		
andeq	r0, r4, r0		
svcls	0x005101f3		
andeq	r0, r0, ip, asr r0		
andeq	r0, r0, r8, lsl #1		
subseq	r0, r1, r1		
andeq	r0, r0, r0		
strls	r0, [r0], #-0		
andgt	r0, r0, r0		
mrseq	r0, (UNDEF: 0)		
sbceq	r5, r0, r0		
sbceq	r0, r7, r0		
andeq	r0, r1, r0		
andeq	ip, r0, r1, asr r7		
andeq	sp, r0, r0, lsl #8		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
stmdage	r0, {}	; <UNPREDICTABLE>	
andgt	r0, r0, r0		
mrseq	r0, (UNDEF: 0)		
sbceq	r5, r0, r0		
sbceq	r0, r7, r0		
andeq	r0, r1, r0		
andeq	ip, r0, r1, asr r7		
andeq	sp, r0, r0, lsl #8		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
stclt	0, cr0, [r0], {-0}		
andgt	r0, r0, r0		
mrseq	r0, (UNDEF: 0)		
sbceq	r5, r0, r0		
sbceq	r0, r7, r0		
andeq	r0, r1, r0		
andeq	ip, r0, r1, asr r7		
andeq	sp, r0, r0, lsl #8		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
strle	r0, [r0], #-0		
stc	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF: 0)		
rsceq	r5, ip, r0		
mrseq	r0, (UNDEF: 8)		
andeq	r0, r1, r0		
andeq	r0, r1, r4, asr r8		
andeq	r1, r1, r0, lsl #16		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
stmda	r0, {}	; <UNPREDICTABLE>	
stc	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF: 0)		
rsceq	r5, ip, r0		
mrseq	r0, (UNDEF: 8)		
andeq	r0, r1, r0		
andeq	r0, r1, r4, asr r8		
andeq	r1, r1, r0, lsl #16		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
stc2	0, cr0, [r0], {-0}		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
tsteq	r0, r1		
tsteq	r8, r0, lsl #8		
tsteq	r8, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r8, lsl r1		
andeq	r0, r0, r8, lsr r1		
ldmdacc	r0, {r0}^		
andvc	r0, r0, r1		
tsteq	r0, r1		
andeq	r5, r0, r0		
andeq	r0, r0, r0		
tsteq	r8, r0		
teqeq	r0, r0		
andeq	r0, r1, r0		
andeq	r3, r1, r1, asr r0		
andeq	r7, r1, r0		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1, lsl #2		
andeq	r0, r0, r0		
andcc	r0, r0, r0		
strvs	r0, [r0], #-1		
tsteq	r0, r1		
andeq	r5, r0, r0, lsl #2		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0x01a40000	
bicseq	r0, r4, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r4, asr r0		
andeq	r0, r0, r0		
andeq	lr, r1, r0, lsl #24		
andeq	pc, r1, r0		
andvc	r0, r0, #0, 12		
tstcs	r0, r0, lsl #28		
muleq	r1, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r2, r0, lsl #8		
stfpls	f0, [r0], {-0}		
andeq	r0, r0, r8, lsr #3		
		; <UNDEFINED> instruction: 0x000001b0	
subslt	r0, r0, r1		
stmdalt	r0, {r0}		
streq	r0, [r0, #-1]		
strcc	r7, [r0, -r0]		
		; <UNDEFINED> instruction: 0x01b89f24	
		; <UNDEFINED> instruction: 0x01bf0000	
andeq	r0, r1, r0		
andeq	fp, r1, r0, asr pc		
andeq	sp, r1, r0, lsl #8		
strvc	r0, [r0], #-3328	; 0xfffff300	
strbtcs	r0, [lr], #2304	; 0x900	
msrcs	CPSR_sc, #9216	; 0x2400	
svcls	0x00243701		
		; <UNDEFINED> instruction: 0x000001b4	
andeq	r0, r0, r8, asr #3		
rsbseq	r0, r4, r7		
strteq	r1, [r3], #-2615	; 0xfffff5c9	
muleq	r1, pc, r8	; <UNPREDICTABLE>	
andeq	sp, r1, r0, lsl #16		
movwpl	r0, #256	; 0x100	
andeq	r0, r0, r0, ror #3		
andeq	r0, r0, r4, lsl #4		
ldrbeq	r0, [lr], #-1		
stmdaeq	r0, {r1}		
streq	r0, [r0, #-2]		
cfcpysmi	mvf7, mvf1		
andeq	r9, r8, #36, 30	; 0x90	
andseq	r0, ip, #0		
andeq	r0, r5, r0		
strbcs	r0, [lr], #-116	; 0xffffff8c	
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	lr, r1, r0		
andeq	r1, r2, r0, lsl #24		
strpl	r0, [r0], #-256	; 0xffffff00	
ldrdeq	r0, [r0], -r8		
andeq	r0, r0, ip, ror #3		
svcls	0x00300002		
andeq	r0, r0, ip, ror #3		
andeq	r0, r0, r4, lsl #4		
ldrbeq	r0, [r2], #-1		
stcne	0, cr0, [r0], {2}		
andeq	r0, r0, #2		
addseq	r3, pc, r0		
andeq	r0, r0, r0		
and	r0, r0, r0		
stc	0, cr0, [r0], {1}		
andeq	r0, r0, #1		
ldc	0, cr3, [pc], {0}		
		; <UNDEFINED> instruction: 0xf8000001	
tsteq	r0, r1		
mvnseq	r5, r0, lsl #6		
mvnseq	r0, r0		
andeq	r0, r3, r0		
ldc2	15, cr7, [pc], {115}	; 0x73	
streq	r0, [r0], #-1		
tsteq	r0, r2		
andeq	r5, r0, r0, lsl #6		
andeq	r0, r0, r0		
eoreq	r0, r4, #0		
eorseq	r0, r0, #0		
andeq	r0, r1, r0		
andeq	r3, r2, r4, asr r0		
andeq	r3, r2, r0, lsl #8		
strvc	r0, [r0], #-1280	; 0xfffffb00	
svcls	0x00213400		
andeq	r0, r0, r4, lsr r2		
andeq	r0, r0, ip, lsr r2		
subseq	r0, r4, r1		
andeq	r0, r0, r0		
strcs	r0, [r0], #-0		
strcc	r0, [r0], #-2		
tsteq	r0, r2		
andeq	r5, r0, r0, lsl #8		
andeq	r0, r0, r0		
eorseq	r0, ip, #0		
subeq	r0, r8, #0		
andeq	r0, r1, r0		
andeq	r4, r2, r0, asr r8		
andeq	r5, r2, r0, lsl #8		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
strpl	r0, [r0], #-0		
strvc	r0, [r0], #-2		
tsteq	r0, r2		
rsbseq	r5, r4, #0		
addseq	r0, ip, #0		
andeq	r0, r1, r0		
andeq	r0, r0, r0, asr r0		
andeq	r0, r0, r0		
andeq	r5, r2, r0, lsl #8		
andeq	r6, r2, r0, lsl #24		
mrspl	r0, (UNDEF: 16)		
andeq	r0, r0, ip, ror #4		
muleq	r0, ip, r2		
mvnseq	r0, r4		
andeq	r9, r0, r1, asr pc		
andeq	r0, r0, r0		
rsbeq	r0, ip, #0		
addseq	r0, r0, #0		
andeq	r0, r1, r0		
andeq	r0, r0, r1, asr r0		
andeq	r0, r0, r0		
andeq	fp, r2, r0, lsl #16		
andeq	lr, r2, r0, lsl #16		
strpl	r0, [r0], #-256	; 0xffffff00	
andeq	r0, r0, r0, lsl #6		
andeq	r0, r0, r4, lsl #6		
rsbseq	r0, r2, r6		
svcls	0x0021007e		
andeq	r0, r0, r4, lsl #6		
andeq	r0, r0, r8, lsl r3		
subseq	r0, ip, r1		
andeq	r0, r0, r0		
stclt	0, cr0, [r0], {-0}		
strgt	r0, [r0], #-2		
tsteq	r0, r2		
sbceq	r5, r4, #0		
sbceq	r0, ip, #0		
andeq	r0, r5, r0		
ldrtcs	r0, [r7], #-112	; 0xffffff90	
muleq	r2, pc, ip	; <UNPREDICTABLE>	
andeq	sp, r2, r0, lsl #6		
andpl	r0, r0, r0, lsl #2		
ldrdeq	r0, [r0], -r3		
andeq	r0, r0, r8, ror #5		
rsbseq	r0, r4, sp		
stmdbeq	r4!, {r0, r3, r9, sl, fp, sp, lr, pc}		
strdeq	r2, [r3, -fp]!		
addseq	r2, pc, r7, lsr r4	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
stmdagt	r0, {}	; <UNPREDICTABLE>	
stcle	0, cr0, [r0], {2}		
streq	r0, [r0, -r2]		
strcc	r7, [r0, -r0, lsl #8]		
svcls	0x0004231a		
ldrdeq	r0, [r0], -ip		
andeq	r0, r0, ip, ror #5		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
vst4.8	{d0-d3}, [r0], r0		
stmdane	r0, {r1}		
tsteq	r0, r3		
tsteq	r8, #0, 28		
tsteq	ip, #0		
andeq	r0, r5, r0		
strbcs	r0, [lr], #-372	; 0xfffffe8c	
muleq	r3, pc, ip	; <UNPREDICTABLE>	
andeq	r3, r3, r0		
strvc	r0, [r0], #-1280	; 0xfffffb00	
svcls	0x00244e00		
strdeq	r0, [r0], -r4		
andeq	r0, r0, r0, lsr r3		
subseq	r0, r4, r1		
andeq	r0, r0, r0		
stc	0, cr0, [r0], {-0}		
andeq	r0, r0, r2		
andeq	r0, r0, #3		
addseq	r3, pc, r0		
stmdane	r0, {r0, r1}		
tsteq	r0, r3		
tsteq	r8, #0, 4		
teqeq	r0, #0		
andeq	r0, r2, r0		
andeq	r9, r0, r0, lsr pc		
andeq	r0, r0, r0		
rscseq	r0, r4, #0		
movweq	r0, #0		
andeq	r0, r2, r0		
movweq	r9, #3888	; 0xf30	
movweq	r0, #49152	; 0xc000	
andeq	r0, r1, r0		
andeq	r0, r3, r3, asr ip		
andeq	r1, r3, r0		
movwvc	r0, #768	; 0x300	
tsteq	r0, #508	; 0x1fc	
tsteq	r8, #0		
andeq	r0, r1, r0		
andeq	r0, r0, r3, asr r0		
andeq	r0, r0, r0		
andeq	r3, r3, r0, lsl #24		
andeq	r4, r3, r0		
movwvc	r0, #1536	; 0x600	
bne	ffec2968 <LRemap+0x1ec2959>		
muleq	r3, pc, r0	; <UNPREDICTABLE>	
andeq	r4, r3, r0, lsl #16		
movwpl	r0, #256	; 0x100	
andeq	r0, r0, ip, lsr r3		
andeq	r0, r0, r0, asr #6		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
stmdami	r0, {}	; <UNPREDICTABLE>	
strpl	r0, [r0], #-3		
tsteq	r0, r3		
cmpeq	r4, #0		
cmneq	r0, #0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r0, ror #6		
andeq	r0, r0, r0, lsl #7		
subshi	r0, r0, r1		
stmdage	r0, {r0, r1}		
tsteq	r0, r3		
andeq	r5, r0, r0		
andeq	r0, r0, r0		
cmneq	r0, #0		
cmneq	r8, #0		
andeq	r0, r1, r0		
andeq	r7, r3, r1, asr r8		
andeq	sl, r3, r0, lsl #16		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1, lsl #2		
andeq	r0, r0, r0		
stmdavc	r0, {}	; <UNPREDICTABLE>	
stcls	0, cr0, [r0], {3}		
tsteq	r0, r3		
andeq	r5, r0, r0, lsl #2		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0x03a80000	
		; <UNDEFINED> instruction: 0x03b40000	
andeq	r0, r1, r0		
andeq	fp, r3, r0, asr r4		
andeq	ip, r3, r0		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
strgt	r0, [r0], #-0		
andle	r0, r0, r3		
tsteq	r0, r3		
bicseq	r5, r0, #0, 6		
bicseq	r0, r4, #0		
andeq	r0, r7, r0		
andeq	r0, sl, r3, ror r0		
ldrle	r2, [pc], #272	; 640 <_ABORT_STACK_SIZE+0x240>	
stcle	0, cr0, [r0], {3}		
tsteq	r0, r3		
andeq	r5, r0, r0, lsl #6		
andeq	r0, r0, r0		
biceq	r0, r4, #0		
bicseq	r0, r4, #0		
andeq	r0, r1, r0		
andeq	r0, r0, r3, asr r0		
andeq	r0, r0, r0		
andeq	lr, r3, r0, lsl #24		
andeq	pc, r3, r0		
movwvc	r0, #1792	; 0x700	
svc	0x00ff0b00		
mvnseq	r9, #26, 30	; 0x68	
mvnseq	r0, #0		
andeq	r0, r1, r0		
andeq	r0, r0, r3, asr r0		
andeq	r0, r0, r0		
andeq	lr, r3, r0, lsl #24		
andeq	pc, r3, r0		
movwpl	r0, #256	; 0x100	
andeq	r0, r0, r0, lsl r4		
andeq	r0, r0, ip, lsl r4		
mrrcne	0, 0, r0, r0, cr1	; <UNPREDICTABLE>	
stmdacs	r0, {r2}		
streq	r0, [r0], #-4		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	r2, r4, r0, lsl #16		
andeq	r4, r4, r0, lsl #16		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r8, asr #8		
andeq	r0, r0, r0, ror r4		
subseq	r0, r0, r1		
andeq	r0, r0, r0		
stmdacs	r0, {}	; <UNPREDICTABLE>	
andmi	r0, r0, r4		
tsteq	r0, r4		
strbeq	r5, [r0], #-256	; 0xffffff00	
ldrbteq	r0, [r0], #-0		
andeq	r0, r4, r0		
svcls	0x005101f3		
andeq	r0, r0, r0, asr #8		
andeq	r0, r0, r4, ror #8		
subseq	r0, r1, r1		
andeq	r0, r0, r0		
andne	r0, r0, r0		
stcne	0, cr0, [r0], {5}		
tsteq	r0, r5		
andeq	r5, r0, r0		
andeq	r0, r0, r0		
streq	r0, [r4, #-0]!		
streq	r0, [r8, #-0]!		
andeq	r0, r1, r0		
andeq	r2, r5, r0, asr r8		
andeq	r3, r5, r0		
tstvc	r0, r0, lsl #18		
andeq	r0, r0, r0, lsl #24		
svcls	0x00217236		
andeq	r0, r0, ip, ror #10		
andeq	r0, r0, r0, ror r5		
subsvc	r0, r0, r1		
strvc	r0, [r0, -r5]		
tsteq	r0, r5		
streq	r5, [r8, #256]	; 0x100	
ldreq	r0, [r0]		
andeq	r0, r1, r0		
andeq	r0, r0, r0, asr r0		
andeq	r0, r0, r0		
andeq	ip, r5, r0, lsl #8		
andeq	sp, r5, r0		
movwpl	r0, #256	; 0x100	
ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>	
ldrdeq	r0, [r0], -r4		
rsbseq	r0, r3, r7		
tstcs	r0, sl		
muleq	r5, pc, r4	; <UNPREDICTABLE>	
andeq	sp, r5, r0, lsl #22		
movwpl	r0, #256	; 0x100	
andeq	r0, r0, r4, asr #11		
ldrdeq	r0, [r0], -r4		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
stcle	0, cr0, [r0], {-0}		
str	r0, [r0], #-5		
tsteq	r0, r5		
strbeq	r5, [r4, #0]!		
strbeq	r0, [pc, #0]!	; 7bc <_ABORT_STACK_SIZE+0x3bc>	
andeq	r0, r1, r0		
andeq	lr, r5, r1, asr pc		
andeq	pc, r5, r0, lsl #16		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
		; <UNDEFINED> instruction: 0xf8000000	
andne	r0, r0, r5		
tsteq	r0, r6		
ldreq	r5, [ip], -r0		
strteq	r0, [r4], -r0		
andeq	r0, r1, r0		
andeq	r2, r6, r0, asr r4		
andeq	r6, r6, r0, lsl #24		
strpl	r0, [r0], #-256	; 0xffffff00	
strdeq	r0, [r0], -r8		
andeq	r0, r0, r0, lsl r6		
subsne	r0, r1, r1		
stcne	0, cr0, [r0], {6}		
streq	r0, [r0], #-6		
mrspl	pc, SP_irq	; <UNPREDICTABLE>	
muleq	r6, pc, ip	; <UNPREDICTABLE>	
andeq	r3, r6, r0		
mrspl	r0, (UNDEF: 16)		
andeq	r0, r0, r0, lsr r6		
andeq	r0, r0, ip, ror #12		
mvnseq	r0, r4		
andeq	r9, r0, r1, asr pc		
andeq	r0, r0, r0		
streq	r0, [r0, -r0]		
streq	r0, [fp, -r0]		
andeq	r0, r1, r0		
andeq	r0, r0, r0, asr r0		
andeq	r0, r0, r0		
andeq	r1, r7, r0, lsl #16		
andeq	r2, r7, r0		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r0, asr #14		
andeq	r0, r0, r4, asr #14		
rsbseq	r0, r3, r6		
svcls	0x001afb09		
andeq	r0, r0, r4, asr #14		
andeq	r0, r0, ip, asr #14		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
andmi	r0, r0, r0		
strmi	r0, [r0], #-7		
tsteq	r0, r7		
andeq	r5, r0, r0, lsl #6		
andeq	r0, r0, r0		
strbeq	r0, [r4, -r0]!		
strbeq	r0, [r8, -r0]!		
andeq	r0, r7, r0		
		; <UNDEFINED> instruction: 0xff0b0073	
ldmvs	pc, {r0, r1, r2, r3, r5, r6, r7, r9, fp, ip}	; <UNPREDICTABLE>	
andvc	r0, r0, r7		
tsteq	r0, r7		
andeq	r5, r0, r0, lsl #6		
andeq	r0, r0, r0		
strbeq	r0, [r4, -r0]!		
strbeq	r0, [r8, -r0]!		
andeq	r0, r1, r0		
andeq	r0, r0, r3, asr r0		
andeq	r0, r0, r0		
andeq	r7, r7, r0		
andeq	r7, r7, r0, lsl #24		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, ip, ror r7		
andeq	r0, r0, r0, lsr #15		
subseq	r0, r4, r1		
andeq	r0, r0, r0		
andge	r0, r0, r0		
stmdale	r0, {r0, r1, r2}		
tsteq	r0, r7		
ldrbeq	r5, [r8, r0]		
ldmdaeq	ip, {}^	; <UNPREDICTABLE>	
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, ip, asr r8		
andeq	r0, r0, r0, ror r8		
subsvc	r0, r0, r1		
stcvc	0, cr0, [r0], {8}		
tsteq	r0, r8		
ldmdaeq	ip!, {sl, ip, lr}^		
ldmeq	r4!, {}	; <UNPREDICTABLE>	
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r0, lsr #15		
ldrdeq	r0, [r0], -r8		
ldmdale	r1, {r0}^		
stcpl	0, cr0, [r0], {7}		
streq	r0, [r0], #-8		
mrspl	pc, SP_irq	; <UNPREDICTABLE>	
muleq	r8, pc, ip	; <UNPREDICTABLE>	
andeq	r7, r8, r0, lsl #8		
mrspl	r0, (UNDEF: 16)		
andeq	r0, r0, r4, ror r8		
		; <UNDEFINED> instruction: 0x000008b4	
mvnseq	r0, r4		
andeq	r9, r0, r1, asr pc		
andeq	r0, r0, r0		
strbeq	r0, [r0, r0]		
ldrbeq	r0, [r8, r0]		
andeq	r0, r1, r0		
andeq	sp, r7, r5, asr r8		
andeq	r0, r8, r0		
vsub.i8	d0, d0, d0		
mvnseq	r5, r1		
lfmeq	f2, 4, [pc], {81}	; 0x51	
andne	r0, r0, r8		
tsteq	r0, r8		
ldmdaeq	r0, {r8, sl, ip, lr}		
ldmdaeq	ip, {}^	; <UNPREDICTABLE>	
andeq	r0, r8, r0		
vbsl	q8, q8, <illegal reg q9.5>		
svcls	0x00225101		
andeq	r0, r0, ip, asr r8		
		; <UNDEFINED> instruction: 0x000008b4	
subseq	r0, r5, r1		
andeq	r0, r0, r0		
andge	r0, r0, r0		
stclt	0, cr0, [r0], {7}		
tsteq	r0, r7		
ldrbeq	r5, [r0, r0, lsl #8]		
ldrbeq	r0, [r8, r0]		
andeq	r0, r1, r0		
andeq	sp, r7, r0, asr r8		
andeq	r5, r8, r0, lsl #24		
strpl	r0, [r0], #-256	; 0xffffff00	
andeq	r0, r0, r0, ror #16		
andeq	r0, r0, r8, lsr #17		
ldmdage	r8, {r0}^		
strlt	r0, [r0], #-8		
tsteq	r0, r8		
andeq	r5, r0, r0, lsl #8		
andeq	r0, r0, r0		
strbeq	r0, [r0, r0]		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
andeq	r0, r1, r0		
andeq	r0, r8, r5, asr ip		
andeq	fp, r8, r0, lsl #8		
strpl	r0, [r0, #-256]	; 0xffffff00	
andeq	r0, r0, r0, lsl r8		
andeq	r0, r0, ip, asr r8		
subseq	r0, r5, r1		
andeq	r0, r0, r0		
andcs	r0, r0, r0		
stcpl	0, cr0, [r0], {8}		
andeq	r0, r0, #8		
addseq	r3, pc, r0, lsl #6		
andeq	r0, r0, r0		
stmdacc	r0, {}	; <UNPREDICTABLE>	
stcpl	0, cr0, [r0], {8}		
andeq	r0, r0, #8		
addseq	r3, pc, r0		
andeq	r0, r0, r0		
strlt	r0, [r0], #-0		
stc	0, cr0, [r0], {8}		
tsteq	r0, r8		
stmiaeq	ip!, {ip, lr}^		
ldmdbeq	ip, {}	; <UNPREDICTABLE>	
andeq	r0, r1, r0		
andeq	r0, r0, r7, asr r0		
andeq	r0, r0, r0		
andeq	ip, r8, r0, lsl #16		
andeq	lr, r8, r0, lsl #24		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, ip, ror #17		
andeq	r0, r0, ip, lsl r9		
subseq	r0, r7, r1		
andeq	r0, r0, r0		
stcne	0, cr0, [r0], {-0}		
strcc	r0, [r0], #-9		
tsteq	r0, r9		
stmdbeq	r0, {ip, lr}^		
stmdbeq	r8, {}^	; <UNPREDICTABLE>	
andeq	r0, r1, r0		
andeq	r4, r9, r0, asr r8		
andeq	r7, r9, r0, lsl #24		
strpl	r0, [r0], #-256	; 0xffffff00	
andeq	r0, r0, ip, ror r9		
andeq	r0, r0, r3, lsl #19		
		; <UNDEFINED> instruction: 0xf0760003	
andeq	r8, r9, pc, lsl #6		
andeq	r8, r9, r0, lsl #8		
strvc	r0, [r0], #-768	; 0xfffffd00	
stmibeq	r4, {r5, r6, r8, r9, sl, fp, ip, pc}		
stmibeq	r0!, {}	; <UNPREDICTABLE>	
andeq	r0, r1, r0		
andeq	r0, r0, r4, asr r0		
andeq	r0, r0, r0		
andeq	r1, r9, r0, lsl #24		
andeq	r3, r9, r0, lsl #8		
mrspl	r0, (UNDEF: 16)		
andeq	r0, r0, r4, lsr r9		
andeq	r0, r0, r0, asr #18		
mvnseq	r0, r4		
stmdbeq	r0, {r0, r4, r6, r8, r9, sl, fp, ip, pc}^		
ldmdbeq	r8, {}^	; <UNPREDICTABLE>	
andeq	r0, r1, r0		
andeq	r5, r9, r1, asr r8		
andeq	sl, r9, r0		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1, lsl #2		
andeq	r0, r0, r0		
andge	r0, r0, r0		
stmdage	r0, {r0, r3}		
tsteq	r0, r9		
stmibeq	r8!, {ip, lr}		
ldmibeq	r3!, {}	; <UNPREDICTABLE>	
andeq	r0, r1, r0		
andeq	fp, r9, r1, asr r3		
andeq	fp, r9, r0, lsl #24		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
streq	r0, [r0], #-0		
mrseq	r0, (UNDEF: 0)		
andeq	r5, r4, r0		
andeq	r0, r8, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r8		
andeq	r0, r0, ip		
mrrceq	0, 0, r0, r0, cr1	; <UNPREDICTABLE>	
andne	r0, r0, r0		
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	r1, r0, r0		
andeq	r1, r0, r0, lsl #8		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r4, lsl r0		
andeq	r0, r0, r8, lsl r0		
mvnseq	r0, r4		
andeq	r9, r0, r0, asr pc		
andeq	r0, r0, r0		
eorseq	r0, r0, r0		
eorseq	r0, r4, r0		
andeq	r0, r1, r0		
andeq	r3, r0, r0, asr r4		
andeq	r4, r0, r0		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
andmi	r0, r0, r0		
stmdami	r0, {}	; <UNPREDICTABLE>	
mrseq	r0, (UNDEF: 0)		
subeq	r5, r8, r0		
rsbeq	r0, r4, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r4, asr #32		
andeq	r0, r0, ip, asr #32		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
strmi	r0, [r0], #-0		
stcmi	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF: 0)		
subeq	r5, ip, r0, lsl #6		
rsbeq	r0, r0, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r0, asr r0		
andeq	r0, r0, r0		
andeq	r4, r0, r0, lsl #8		
andeq	r4, r0, r0, lsl #24		
movwvc	r0, #1280	; 0x500	
svcls	0x00254000		
andeq	r0, r0, ip, asr r0		
andeq	r0, r0, r4, rrx		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
strvs	r0, [r0], #-0		
stmdavs	r0, {}	; <UNPREDICTABLE>	
mrseq	r0, (UNDEF: 0)		
rsbeq	r5, r8, r0, lsl #2		
rsbseq	r0, r0, r0		
andeq	r0, r4, r0		
svcls	0x005101f3		
andeq	r0, r0, r0, ror r0		
andeq	r0, r0, r8, ror r0		
ldmdavc	r1, {r0}^		
strls	r0, [r0], #-0		
streq	r0, [r0], #-0		
mrspl	pc, SP_irq	; <UNPREDICTABLE>	
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	r7, r0, r0		
andeq	r7, r0, r0, lsl #16		
mrspl	r0, (UNDEF: 16)		
andeq	r0, r0, r8, ror r0		
andeq	r0, r0, r4, lsl #1		
ldrbhi	r0, [r2], #-1		
strls	r0, [r0], #-0		
mrseq	r0, (UNDEF: 0)		
andeq	r5, r0, r0, lsl #6		
andeq	r0, r0, r0		
rsbseq	r0, r0, r0		
rsbseq	r0, r8, r0		
andeq	r0, r5, r0		
strbcs	r0, [r0, #-113]	; 0xffffff8f	
muleq	r0, pc, r8	; <UNPREDICTABLE>	
andeq	r8, r0, r0, lsl #16		
vmax.u8	d0, d0, d0		
strbcs	r5, [r0, #-257]	; 0xfffffeff	
muleq	r0, pc, r8	; <UNPREDICTABLE>	
andeq	r8, r0, r0, lsl #24		
mrspl	r0, (UNDEF: 16)		
muleq	r0, r4, r0		
muleq	r0, r8, r0		
ldmdals	r0, {r0}^		
andge	r0, r0, r0		
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	sl, r0, r0		
andeq	sl, r0, r0, lsl #16		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r8, lsr #1		
andeq	r0, r0, r0, asr #1		
mvnseq	r0, r4		
andeq	r9, r0, r0, asr pc		
andeq	r0, r0, r0		
adceq	r0, r0, r0		
adceq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	sl, r0, r0, asr r8		
andeq	fp, r0, r0, lsl #8		
andpl	r0, r0, #0, 2		
strheq	r0, [r0], -r4		
andeq	r0, r0, r0, asr #1		
subseq	r0, r3, r1		
andeq	r0, r0, r0		
andge	r0, r0, r0		
stmdage	r0, {}	; <UNPREDICTABLE>	
streq	r0, [r0, #-0]		
andmi	r7, r0, r0		
adceq	r9, r8, r5, lsr #30		
adcseq	r0, r8, r0		
andeq	r0, r6, r0		
ldrshmi	r0, [r0], #-19	; 0xffffffed	
adcseq	r9, r8, r5, lsr #30		
adcseq	r0, ip, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r0, asr r0		
andeq	r1, r0, r0, lsl #16		
andpl	r0, r0, r0, lsl #12		
cmpls	r1, #-1828716544	; 0x93000000	
andeq	r1, r0, r4, lsl #16		
andeq	r5, r0, r0		
vmax.u8	d0, d0, d0		
strcs	pc, [r0, #-1283]	; 0xfffffafd	
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	r5, r0, r0		
andeq	r5, r0, r0, lsl #16		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r8, asr r0		
andeq	r0, r0, r0, lsr #1		
subseq	r0, r8, r1		
andeq	r0, r0, r0		
stmdavc	r0, {}	; <UNPREDICTABLE>	
stcvc	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF: 0)		
rsbseq	r5, ip, r0		
adceq	r0, r0, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r5, asr r0		
andeq	r0, r0, r0		
andeq	r6, r0, r0, lsl #16		
andeq	r6, r0, r0, lsl #24		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, ip, rrx		
andeq	r0, r0, r0, lsr #1		
subseq	r0, r4, r1		
stmdacs	r0, {}	; <UNPREDICTABLE>	
mrseq	r0, (UNDEF: 0)		
eoreq	r5, r8, r0		
eorseq	r0, ip, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r4		
ldrbeq	r0, [r0], #-1		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0, lsl #16		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r8		
andeq	r0, r0, r0, lsl r0		
mvnseq	r0, r4		
andeq	r9, r0, r0, asr pc		
andeq	r0, r4, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r0, asr r4		
andeq	r0, r0, r0, lsl #16		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
stceq	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF: 0)		
andeq	r5, ip, r0		
andseq	r0, r0, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r7		
ldrbeq	r0, [r0, -r1]		
stmdane	r0, {}	; <UNPREDICTABLE>	
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0, lsl #14		
mrspl	r0, (UNDEF: 16)		
andeq	r0, r0, r7		
andeq	r0, r0, r8, lsl r0		
mvnseq	r0, r4		
andeq	r9, r0, r1, asr pc		
andeq	r0, r7, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r2, asr r7		
andeq	r1, r0, r0, lsl #16		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1, lsl #4		
andeq	r0, r0, r0		
stmdane	r0, {}	; <UNPREDICTABLE>	
svcne	0x00000000		
mrseq	r0, (UNDEF: 0)		
andseq	r5, pc, r0		
eorseq	r0, r0, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, pc, lsl r0		
svcne	0x00510001		
andcc	r0, r0, r0		
streq	r0, [r0], #-0		
mrspl	pc, SP_irq	; <UNPREDICTABLE>	
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r0, r0, r0		
andeq	r1, r0, r0, lsl #16		
andeq	r1, r0, r0, lsl #30		
andpl	r0, r0, #0, 2		
andeq	r0, r0, pc, lsl r0		
andeq	r0, r0, r0, lsr r0		
mvnseq	r0, r4		
andeq	r9, r0, r2, asr pc		
andseq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r1, r0, r0, asr r8		
andeq	r4, r0, r0, lsl #8		
vshl.u8	d0, d0, d0		
ldrmi	r5, [pc], #1	; f78 <_SUPERVISOR_STACK_SIZE+0x778>	
stcmi	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF: 0)		
andeq	r5, r0, r0		
andseq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r1, r0, r1, asr r8		
andeq	r4, r0, r0, lsl #8		
vshl.u8	d0, d0, d0		
ldrmi	r5, [pc], #257	; fa4 <_SUPERVISOR_STACK_SIZE+0x7a4>	
stcmi	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF: 0)		
andeq	r5, r0, r0, lsl #2		
andseq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r1, r0, r2, asr r8		
andeq	r3, r0, r0, lsl #24		
strpl	r0, [r0], -r0, lsl #2		
andeq	r0, r0, ip, lsr r0		
andeq	r0, r0, r4, asr #32		
mvnseq	r0, r4		
subeq	r9, r4, r2, asr pc		
subeq	r0, ip, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r2, asr r0		
andeq	r1, r0, r0, lsl #16		
andcc	r0, r0, r0, lsl #4		
muleq	r0, pc, r8	; <UNPREDICTABLE>	
andeq	r3, r0, r0, lsl #24		
strpl	r0, [r0], #-256	; 0xffffff00	
andeq	r0, r0, ip, lsr r0		
andeq	r0, r0, r4, asr #32		
ldrbmi	r0, [r6], #-1		
stcmi	0, cr0, [r0], {-0}		
andeq	r0, r0, #0		
addseq	r3, pc, r0		
andeq	r0, r0, r0		
stcmi	0, cr0, [r0], {-0}		
strvs	r0, [r0], #-0		
mrseq	r0, (UNDEF: 0)		
rsbeq	r5, r4, r0		
addseq	r0, r0, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
muleq	r0, r0, r0		
muleq	r0, r8, r0		
subseq	r0, r0, r1		
andeq	r0, r0, r0		
stcmi	0, cr0, [r0], {-0}		
strvs	r0, [r0], #-0		
mrseq	r0, (UNDEF: 0)		
rsbeq	r5, r4, r0, lsl #2		
addseq	r0, r0, r0		
andeq	r0, r4, r0		
svcls	0x005101f3		
muleq	r0, r0, r0		
muleq	r0, r8, r0		
subseq	r0, r1, r1		
andeq	r0, r0, r0		
stcmi	0, cr0, [r0], {-0}		
strvs	r0, [r0], #-0		
mrseq	r0, (UNDEF: 0)		
rsbeq	r5, r4, r0, lsl #4		
addeq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r8, r0, r6, asr r8		
andeq	r9, r0, r0		
vshl.u8	d0, d0, d0		
addsls	r5, pc, r1, lsl #4		
stmdals	r0, {}	; <UNPREDICTABLE>	
mrseq	r0, (UNDEF: 0)		
andeq	r5, r0, r0, lsl #4		
andeq	r0, r0, r0		
subeq	r0, ip, r0		
rsbeq	r0, r4, r0		
andeq	r0, r2, r0		
rsbeq	r9, r4, r0, lsr pc		
addeq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r8, r0, r4, asr r8		
andeq	r9, r0, r0		
strpl	r0, [r0], -r0, lsl #2		
muleq	r0, r0, r0		
muleq	r0, r8, r0		
svcls	0x00300002		
andeq	r0, r0, r8, lsl r0		
ldmdane	r0, {r0}^		
andpl	r0, r0, r0		
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r1, r0, r0, lsl #16		
mrspl	r0, (UNDEF: 16)		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, r0, asr r0		
mvnseq	r0, r4		
andeq	r9, r0, r1, asr pc		
andseq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r1, r0, r2, asr r8		
andeq	r5, r0, r0		
strpl	r0, [r0], -r0, lsl #2		
andeq	r0, r0, r8, lsl r0		
svcls	0x00300002		
andeq	r0, r0, r8, lsl r0		
andeq	r0, r0, ip, lsl r0		
mvnseq	r0, r8		
rsbseq	r2, r4, r1, asr r0		
andseq	r9, ip, r2, lsr #30		
eoreq	r0, r8, r0		
andeq	r0, r7, r0		
mvnseq	r0, r4, ror r0		
ldmcs	pc, {r0, r4, r6, sl, fp, ip}	; <UNPREDICTABLE>	
andmi	r0, r0, r0		
stmdaeq	r0, {}	; <UNPREDICTABLE>	
mrspl	pc, SP_irq	; <UNPREDICTABLE>	
andcs	r7, r0, #32, 8	; 0x20000000	
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r4, r0, r0, lsl #16		
strvc	r0, [r0], #-1792	; 0xfffff900	
mrspl	pc, SP_irq	; <UNPREDICTABLE>	
andeq	r9, r0, ip, lsl pc		
andeq	r0, r0, r0		
subseq	r0, r0, r0		
rsbeq	r0, r8, r0		
andeq	r0, r1, r0		
andeq	r6, r0, r0, asr r8		
andeq	sl, r0, r0		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1		
andeq	r0, r0, r0		
andpl	r0, r0, r0		
stmdavs	r0, {}	; <UNPREDICTABLE>	
mrseq	r0, (UNDEF: 0)		
rsbeq	r5, r8, r0, lsl #2		
adceq	r0, r0, r0		
andeq	r0, r4, r0		
svcls	0x005101f3		
andeq	r0, r0, r0, asr r0		
andeq	r0, r0, r8, rrx		
ldmdavs	r2, {r0}^		
andge	r0, r0, r0		
mrseq	r0, (UNDEF: 0)		
andeq	r5, r0, r0, lsl #12		
andeq	r0, r0, r0		
subseq	r0, r0, r0		
rsbeq	r0, r8, r0		
andeq	r0, r2, r0		
rsbeq	r9, r8, r0, lsr pc		
rsbeq	r0, ip, r0		
andeq	r0, r8, r0		
ldrshcs	r0, [r1], #-19	; 0xffffffed	
svcls	0x00220074		
andeq	r0, r0, ip, rrx		
andeq	r0, r0, r8, ror r0		
rsbseq	r0, r4, r7		
ldfnee	f0, [r1], {243}	; 0xf3	
muleq	r0, pc, r8	; <UNPREDICTABLE>	
andeq	r9, r0, r0		
vsub.i8	d0, d0, d0		
strtvc	r5, [r0], #-257	; 0xfffffeff	
addsls	r2, pc, r0, lsl #4		
stmdals	r0, {}	; <UNPREDICTABLE>	
streq	r0, [r0, -r0]		
vshl.u8	d7, d0, d0		
svcls	0x001c5101		
andeq	r0, r0, r8		
ldmdaeq	r0, {r0}^		
andne	r0, r0, r0		
streq	r0, [r0], #-0		
andpl	pc, r1, r0, lsl #6		
muleq	r0, pc, r0	; <UNPREDICTABLE>	
andeq	r1, r0, r0		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, r0, lsl r0		
andeq	r0, r0, ip, lsr #32		
mrrccs	0, 0, r0, r5, cr1		
svccs	0x00000000		
movweq	r0, #0		
svcls	0x00507000		
andeq	r0, r0, pc, lsr #32		
andeq	r0, r0, r0, lsr r0		
mvnseq	r0, r4		
andeq	r9, r0, r0, asr pc		
andseq	r0, r0, r0		
andeq	r0, r1, r0		
andeq	r1, r0, r1, asr r0		
andeq	r3, r0, r0		
vshl.u8	d0, d0, d0		
addseq	r5, pc, r1, lsl #2		
andeq	r0, r0, r0		
andcc	r0, r0, r0		
stccc	0, cr0, [r0], {-0}		
mrseq	r0, (UNDEF: 0)		
eorseq	r5, ip, r0		
subseq	r0, ip, r0		
andeq	r0, r1, r0		
andeq	r0, r0, r5, asr r0		
andeq	r0, r0, r0		
andeq	r5, r0, r0, lsl #24		
andeq	r6, r0, r0, lsl #24		
andpl	r0, r0, r0, lsl #2		
andeq	r0, r0, ip, rrx		
andeq	r0, r0, r8, ror #1		
ldmda	r4, {r0}^		
bl	1310 <CRValMmuCac+0x30b>		
mrseq	r0, (UNDEF: 0)		
rsceq	r5, fp, r0		
rsceq	r0, ip, r0		
andeq	r0, r4, r0		
svcls	0x005001f3		
andeq	r0, r0, r0, lsr #12		
andeq	r0, r0, r4, lsr #12		
andeq	r0, r0, r8, lsr #12		
andeq	r0, r0, r0, lsr r6		
andeq	r0, r0, r4, lsr r6		
andeq	r0, r0, r8, lsr r6		
andeq	r0, r0, ip, ror #12		
andeq	r0, r0, r8, ror r6		
andeq	r0, r0, ip, ror r6		
andeq	r0, r0, r0, lsl #13		
andeq	r0, r0, ip, ror #16		
andeq	r0, r0, r8, ror r8		
andeq	r0, r0, ip, ror r8		
andeq	r0, r0, r0, lsl #17		
andeq	r0, r0, r4, asr #18		
andeq	r0, r0, r8, asr #18		
andeq	r0, r0, ip, asr #18		
andeq	r0, r0, r0, asr r9		
andeq	r0, r0, r4, asr r9		
andeq	r0, r0, ip, asr r9		
andeq	r0, r0, ip, ror #18		
andeq	r0, r0, r0, ror r9		
andeq	r0, r0, r4, ror r9		
andeq	r0, r0, r8, ror r9		
andeq	r0, r0, ip, ror r9		
andeq	r0, r0, r4, lsl #19		