<profile>

<section name = "Vitis HLS Report for 'input_split'" level="0">
<item name = "Date">Sat Jan 17 14:12:47 2026
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">krnl_proj_split</item>
<item name = "Solution">hls (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.322 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_input_split_Pipeline_VITIS_LOOP_39_2_fu_108">input_split_Pipeline_VITIS_LOOP_39_2, 66, 66, 0.220 us, 0.220 us, 66, 66, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_36_1">?, ?, 70, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 148, 2668, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 140, -</column>
<column name="Register">-, -, 729, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_input_split_Pipeline_VITIS_LOOP_39_2_fu_108">input_split_Pipeline_VITIS_LOOP_39_2, 0, 0, 148, 2668, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="add_i_i5_fu_62">9, 2, 64, 128</column>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="empty_fu_58">9, 2, 64, 128</column>
<column name="input_stream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="long_bytes_blk_n">9, 2, 1, 2</column>
<column name="long_bytes_din">9, 2, 9, 18</column>
<column name="long_bytes_write">14, 3, 1, 3</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="short_bytes_blk_n">9, 2, 1, 2</column>
<column name="short_bytes_din">9, 2, 9, 18</column>
<column name="short_bytes_write">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_i_i5_fu_62">64, 0, 64, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="empty_fu_58">64, 0, 64, 0</column>
<column name="grp_input_split_Pipeline_VITIS_LOOP_39_2_fu_108_ap_start_reg">1, 0, 1, 0</column>
<column name="in_word_data_reg_209">512, 0, 512, 0</column>
<column name="in_word_dest_reg_223">16, 0, 16, 0</column>
<column name="in_word_keep_reg_214">64, 0, 64, 0</column>
<column name="in_word_last_reg_219">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, input_split, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, input_split, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, input_split, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, input_split, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, input_split, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, input_split, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, input_split, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, input_split, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, input_split, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, input_split, return value</column>
<column name="ap_return_0">out, 16, ap_ctrl_hs, input_split, return value</column>
<column name="ap_return_1">out, 64, ap_ctrl_hs, input_split, return value</column>
<column name="input_stream_TDATA">in, 512, axis, input_stream_V_data_V, pointer</column>
<column name="input_stream_TVALID">in, 1, axis, input_stream_V_dest_V, pointer</column>
<column name="input_stream_TREADY">out, 1, axis, input_stream_V_dest_V, pointer</column>
<column name="input_stream_TDEST">in, 16, axis, input_stream_V_dest_V, pointer</column>
<column name="input_stream_TKEEP">in, 64, axis, input_stream_V_keep_V, pointer</column>
<column name="input_stream_TSTRB">in, 64, axis, input_stream_V_strb_V, pointer</column>
<column name="input_stream_TUSER">in, 1, axis, input_stream_V_user_V, pointer</column>
<column name="input_stream_TLAST">in, 1, axis, input_stream_V_last_V, pointer</column>
<column name="input_stream_TID">in, 1, axis, input_stream_V_id_V, pointer</column>
<column name="short_bytes_din">out, 9, ap_fifo, short_bytes, pointer</column>
<column name="short_bytes_num_data_valid">in, 7, ap_fifo, short_bytes, pointer</column>
<column name="short_bytes_fifo_cap">in, 7, ap_fifo, short_bytes, pointer</column>
<column name="short_bytes_full_n">in, 1, ap_fifo, short_bytes, pointer</column>
<column name="short_bytes_write">out, 1, ap_fifo, short_bytes, pointer</column>
<column name="long_bytes_din">out, 9, ap_fifo, long_bytes, pointer</column>
<column name="long_bytes_num_data_valid">in, 7, ap_fifo, long_bytes, pointer</column>
<column name="long_bytes_fifo_cap">in, 7, ap_fifo, long_bytes, pointer</column>
<column name="long_bytes_full_n">in, 1, ap_fifo, long_bytes, pointer</column>
<column name="long_bytes_write">out, 1, ap_fifo, long_bytes, pointer</column>
</table>
</item>
</section>
</profile>
