Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Sep 21 23:21:46 2017
| Host         : ECE400-9SQXHH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.458        0.000                      0                  286        0.132        0.000                      0                  286        4.500        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.458        0.000                      0                  286        0.132        0.000                      0                  286        4.500        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 nolabel_line75/U_BIT_COUNTER/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 0.890ns (18.375%)  route 3.953ns (81.625%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.724     5.327    nolabel_line75/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  nolabel_line75/U_BIT_COUNTER/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  nolabel_line75/U_BIT_COUNTER/Q_reg[3]/Q
                         net (fo=5, routed)           1.113     6.958    nolabel_line75/U_BIT_COUNTER/counter_out[3]
    SLICE_X2Y92          LUT5 (Prop_lut5_I2_O)        0.124     7.082 r  nolabel_line75/U_BIT_COUNTER/state[0]_i_2/O
                         net (fo=2, routed)           0.800     7.882    nolabel_line75/U_BIT_COUNTER/state_reg[0]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     8.006 f  nolabel_line75/U_BIT_COUNTER/transmitted_OBUF_inst_i_2/O
                         net (fo=5, routed)           1.239     9.245    U_RECEIVER_TXD/U_FSM/Q_reg[3]
    SLICE_X2Y109         LUT5 (Prop_lut5_I3_O)        0.124     9.369 r  U_RECEIVER_TXD/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.801    10.170    U_RECEIVER_TXD/U_BAUD_CLK/SR[0]
    SLICE_X2Y112         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.585    15.007    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[1]/C
                         clock pessimism              0.180    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    14.628    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 nolabel_line75/U_BIT_COUNTER/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 0.890ns (18.375%)  route 3.953ns (81.625%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.724     5.327    nolabel_line75/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  nolabel_line75/U_BIT_COUNTER/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  nolabel_line75/U_BIT_COUNTER/Q_reg[3]/Q
                         net (fo=5, routed)           1.113     6.958    nolabel_line75/U_BIT_COUNTER/counter_out[3]
    SLICE_X2Y92          LUT5 (Prop_lut5_I2_O)        0.124     7.082 r  nolabel_line75/U_BIT_COUNTER/state[0]_i_2/O
                         net (fo=2, routed)           0.800     7.882    nolabel_line75/U_BIT_COUNTER/state_reg[0]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     8.006 f  nolabel_line75/U_BIT_COUNTER/transmitted_OBUF_inst_i_2/O
                         net (fo=5, routed)           1.239     9.245    U_RECEIVER_TXD/U_FSM/Q_reg[3]
    SLICE_X2Y109         LUT5 (Prop_lut5_I3_O)        0.124     9.369 r  U_RECEIVER_TXD/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.801    10.170    U_RECEIVER_TXD/U_BAUD_CLK/SR[0]
    SLICE_X2Y112         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.585    15.007    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[2]/C
                         clock pessimism              0.180    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    14.628    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 nolabel_line75/U_BIT_COUNTER/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 0.890ns (18.375%)  route 3.953ns (81.625%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.724     5.327    nolabel_line75/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  nolabel_line75/U_BIT_COUNTER/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  nolabel_line75/U_BIT_COUNTER/Q_reg[3]/Q
                         net (fo=5, routed)           1.113     6.958    nolabel_line75/U_BIT_COUNTER/counter_out[3]
    SLICE_X2Y92          LUT5 (Prop_lut5_I2_O)        0.124     7.082 r  nolabel_line75/U_BIT_COUNTER/state[0]_i_2/O
                         net (fo=2, routed)           0.800     7.882    nolabel_line75/U_BIT_COUNTER/state_reg[0]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     8.006 f  nolabel_line75/U_BIT_COUNTER/transmitted_OBUF_inst_i_2/O
                         net (fo=5, routed)           1.239     9.245    U_RECEIVER_TXD/U_FSM/Q_reg[3]
    SLICE_X2Y109         LUT5 (Prop_lut5_I3_O)        0.124     9.369 r  U_RECEIVER_TXD/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.801    10.170    U_RECEIVER_TXD/U_BAUD_CLK/SR[0]
    SLICE_X2Y112         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.585    15.007    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[3]/C
                         clock pessimism              0.180    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    14.628    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 nolabel_line75/U_BIT_COUNTER/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 0.890ns (18.375%)  route 3.953ns (81.625%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.724     5.327    nolabel_line75/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  nolabel_line75/U_BIT_COUNTER/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  nolabel_line75/U_BIT_COUNTER/Q_reg[3]/Q
                         net (fo=5, routed)           1.113     6.958    nolabel_line75/U_BIT_COUNTER/counter_out[3]
    SLICE_X2Y92          LUT5 (Prop_lut5_I2_O)        0.124     7.082 r  nolabel_line75/U_BIT_COUNTER/state[0]_i_2/O
                         net (fo=2, routed)           0.800     7.882    nolabel_line75/U_BIT_COUNTER/state_reg[0]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     8.006 f  nolabel_line75/U_BIT_COUNTER/transmitted_OBUF_inst_i_2/O
                         net (fo=5, routed)           1.239     9.245    U_RECEIVER_TXD/U_FSM/Q_reg[3]
    SLICE_X2Y109         LUT5 (Prop_lut5_I3_O)        0.124     9.369 r  U_RECEIVER_TXD/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.801    10.170    U_RECEIVER_TXD/U_BAUD_CLK/SR[0]
    SLICE_X2Y112         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.585    15.007    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[4]/C
                         clock pessimism              0.180    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    14.628    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.458ns  (required time - arrival time)
  Source:                 nolabel_line75/U_BIT_COUNTER/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 0.890ns (18.375%)  route 3.953ns (81.625%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.724     5.327    nolabel_line75/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  nolabel_line75/U_BIT_COUNTER/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  nolabel_line75/U_BIT_COUNTER/Q_reg[3]/Q
                         net (fo=5, routed)           1.113     6.958    nolabel_line75/U_BIT_COUNTER/counter_out[3]
    SLICE_X2Y92          LUT5 (Prop_lut5_I2_O)        0.124     7.082 r  nolabel_line75/U_BIT_COUNTER/state[0]_i_2/O
                         net (fo=2, routed)           0.800     7.882    nolabel_line75/U_BIT_COUNTER/state_reg[0]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     8.006 f  nolabel_line75/U_BIT_COUNTER/transmitted_OBUF_inst_i_2/O
                         net (fo=5, routed)           1.239     9.245    U_RECEIVER_TXD/U_FSM/Q_reg[3]
    SLICE_X2Y109         LUT5 (Prop_lut5_I3_O)        0.124     9.369 r  U_RECEIVER_TXD/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.801    10.170    U_RECEIVER_TXD/U_BAUD_CLK/SR[0]
    SLICE_X2Y112         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.585    15.007    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[5]/C
                         clock pessimism              0.180    15.187    
                         clock uncertainty           -0.035    15.152    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    14.628    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.628    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  4.458    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 nolabel_line75/U_BIT_COUNTER/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 0.890ns (18.560%)  route 3.905ns (81.440%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.724     5.327    nolabel_line75/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  nolabel_line75/U_BIT_COUNTER/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  nolabel_line75/U_BIT_COUNTER/Q_reg[3]/Q
                         net (fo=5, routed)           1.113     6.958    nolabel_line75/U_BIT_COUNTER/counter_out[3]
    SLICE_X2Y92          LUT5 (Prop_lut5_I2_O)        0.124     7.082 r  nolabel_line75/U_BIT_COUNTER/state[0]_i_2/O
                         net (fo=2, routed)           0.800     7.882    nolabel_line75/U_BIT_COUNTER/state_reg[0]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     8.006 f  nolabel_line75/U_BIT_COUNTER/transmitted_OBUF_inst_i_2/O
                         net (fo=5, routed)           1.239     9.245    U_RECEIVER_TXD/U_FSM/Q_reg[3]
    SLICE_X2Y109         LUT5 (Prop_lut5_I3_O)        0.124     9.369 r  U_RECEIVER_TXD/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.753    10.122    U_RECEIVER_TXD/U_BAUD_CLK/SR[0]
    SLICE_X2Y114         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.584    15.006    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[0]/C
                         clock pessimism              0.180    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X2Y114         FDRE (Setup_fdre_C_R)       -0.524    14.627    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 nolabel_line75/U_BIT_COUNTER/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 0.890ns (18.560%)  route 3.905ns (81.440%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.724     5.327    nolabel_line75/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  nolabel_line75/U_BIT_COUNTER/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  nolabel_line75/U_BIT_COUNTER/Q_reg[3]/Q
                         net (fo=5, routed)           1.113     6.958    nolabel_line75/U_BIT_COUNTER/counter_out[3]
    SLICE_X2Y92          LUT5 (Prop_lut5_I2_O)        0.124     7.082 r  nolabel_line75/U_BIT_COUNTER/state[0]_i_2/O
                         net (fo=2, routed)           0.800     7.882    nolabel_line75/U_BIT_COUNTER/state_reg[0]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     8.006 f  nolabel_line75/U_BIT_COUNTER/transmitted_OBUF_inst_i_2/O
                         net (fo=5, routed)           1.239     9.245    U_RECEIVER_TXD/U_FSM/Q_reg[3]
    SLICE_X2Y109         LUT5 (Prop_lut5_I3_O)        0.124     9.369 r  U_RECEIVER_TXD/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.753    10.122    U_RECEIVER_TXD/U_BAUD_CLK/SR[0]
    SLICE_X2Y114         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.584    15.006    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[8]/C
                         clock pessimism              0.180    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X2Y114         FDRE (Setup_fdre_C_R)       -0.524    14.627    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 nolabel_line75/U_BIT_COUNTER/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.795ns  (logic 0.890ns (18.560%)  route 3.905ns (81.440%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.724     5.327    nolabel_line75/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  nolabel_line75/U_BIT_COUNTER/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  nolabel_line75/U_BIT_COUNTER/Q_reg[3]/Q
                         net (fo=5, routed)           1.113     6.958    nolabel_line75/U_BIT_COUNTER/counter_out[3]
    SLICE_X2Y92          LUT5 (Prop_lut5_I2_O)        0.124     7.082 r  nolabel_line75/U_BIT_COUNTER/state[0]_i_2/O
                         net (fo=2, routed)           0.800     7.882    nolabel_line75/U_BIT_COUNTER/state_reg[0]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     8.006 f  nolabel_line75/U_BIT_COUNTER/transmitted_OBUF_inst_i_2/O
                         net (fo=5, routed)           1.239     9.245    U_RECEIVER_TXD/U_FSM/Q_reg[3]
    SLICE_X2Y109         LUT5 (Prop_lut5_I3_O)        0.124     9.369 r  U_RECEIVER_TXD/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.753    10.122    U_RECEIVER_TXD/U_BAUD_CLK/SR[0]
    SLICE_X2Y114         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.584    15.006    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[9]/C
                         clock pessimism              0.180    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X2Y114         FDRE (Setup_fdre_C_R)       -0.524    14.627    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 nolabel_line75/U_BIT_COUNTER/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.890ns (18.766%)  route 3.852ns (81.234%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.724     5.327    nolabel_line75/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  nolabel_line75/U_BIT_COUNTER/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  nolabel_line75/U_BIT_COUNTER/Q_reg[3]/Q
                         net (fo=5, routed)           1.113     6.958    nolabel_line75/U_BIT_COUNTER/counter_out[3]
    SLICE_X2Y92          LUT5 (Prop_lut5_I2_O)        0.124     7.082 r  nolabel_line75/U_BIT_COUNTER/state[0]_i_2/O
                         net (fo=2, routed)           0.800     7.882    nolabel_line75/U_BIT_COUNTER/state_reg[0]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     8.006 f  nolabel_line75/U_BIT_COUNTER/transmitted_OBUF_inst_i_2/O
                         net (fo=5, routed)           1.239     9.245    U_RECEIVER_TXD/U_FSM/Q_reg[3]
    SLICE_X2Y109         LUT5 (Prop_lut5_I3_O)        0.124     9.369 r  U_RECEIVER_TXD/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.700    10.069    U_RECEIVER_TXD/U_BAUD_CLK/SR[0]
    SLICE_X2Y113         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.584    15.006    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[6]/C
                         clock pessimism              0.180    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X2Y113         FDRE (Setup_fdre_C_R)       -0.524    14.627    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  4.557    

Slack (MET) :             4.557ns  (required time - arrival time)
  Source:                 nolabel_line75/U_BIT_COUNTER/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 0.890ns (18.766%)  route 3.852ns (81.234%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.724     5.327    nolabel_line75/U_BIT_COUNTER/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDRE                                         r  nolabel_line75/U_BIT_COUNTER/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.518     5.845 f  nolabel_line75/U_BIT_COUNTER/Q_reg[3]/Q
                         net (fo=5, routed)           1.113     6.958    nolabel_line75/U_BIT_COUNTER/counter_out[3]
    SLICE_X2Y92          LUT5 (Prop_lut5_I2_O)        0.124     7.082 r  nolabel_line75/U_BIT_COUNTER/state[0]_i_2/O
                         net (fo=2, routed)           0.800     7.882    nolabel_line75/U_BIT_COUNTER/state_reg[0]
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     8.006 f  nolabel_line75/U_BIT_COUNTER/transmitted_OBUF_inst_i_2/O
                         net (fo=5, routed)           1.239     9.245    U_RECEIVER_TXD/U_FSM/Q_reg[3]
    SLICE_X2Y109         LUT5 (Prop_lut5_I3_O)        0.124     9.369 r  U_RECEIVER_TXD/U_FSM/q[9]_i_1/O
                         net (fo=11, routed)          0.700    10.069    U_RECEIVER_TXD/U_BAUD_CLK/SR[0]
    SLICE_X2Y113         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.584    15.006    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[7]/C
                         clock pessimism              0.180    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X2Y113         FDRE (Setup_fdre_C_R)       -0.524    14.627    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  4.557    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 U_RECEIVER_TXD/U_FSM/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_FSM/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.152%)  route 0.079ns (29.848%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.597     1.516    U_RECEIVER_TXD/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  U_RECEIVER_TXD/U_FSM/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_RECEIVER_TXD/U_FSM/count_reg[0]/Q
                         net (fo=10, routed)          0.079     1.737    U_RECEIVER_TXD/U_FSM/count[0]
    SLICE_X2Y108         LUT2 (Prop_lut2_I1_O)        0.045     1.782 r  U_RECEIVER_TXD/U_FSM/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.782    U_RECEIVER_TXD/U_FSM/ncount[1]
    SLICE_X2Y108         FDRE                                         r  U_RECEIVER_TXD/U_FSM/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.870     2.035    U_RECEIVER_TXD/U_FSM/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y108         FDRE                                         r  U_RECEIVER_TXD/U_FSM/count_reg[1]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.120     1.649    U_RECEIVER_TXD/U_FSM/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.940%)  route 0.076ns (29.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.597     1.516    U_RECEIVER_RTERM/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y103         FDRE                                         r  U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[9]/Q
                         net (fo=3, routed)           0.076     1.734    U_RECEIVER_RTERM/U_BAUD_CLK/q_reg_n_0_[9]
    SLICE_X5Y103         LUT6 (Prop_lut6_I2_O)        0.045     1.779 r  U_RECEIVER_RTERM/U_BAUD_CLK/q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.779    U_RECEIVER_RTERM/U_BAUD_CLK/q[0]
    SLICE_X5Y103         FDRE                                         r  U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.867     2.033    U_RECEIVER_RTERM/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[0]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X5Y103         FDRE (Hold_fdre_C_D)         0.092     1.621    U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 nolabel_line75/U_BAUD_PULSE/dq1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line75/U_BAUD_PULSE/dq2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.314%)  route 0.117ns (41.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.603     1.522    nolabel_line75/U_BAUD_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  nolabel_line75/U_BAUD_PULSE/dq1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  nolabel_line75/U_BAUD_PULSE/dq1_reg/Q
                         net (fo=2, routed)           0.117     1.804    nolabel_line75/U_BAUD_PULSE/dq1
    SLICE_X4Y92          FDRE                                         r  nolabel_line75/U_BAUD_PULSE/dq2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.873     2.038    nolabel_line75/U_BAUD_PULSE/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  nolabel_line75/U_BAUD_PULSE/dq2_reg/C
                         clock pessimism             -0.500     1.537    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.070     1.607    nolabel_line75/U_BAUD_PULSE/dq2_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 U_SEND_CONT/count_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND_CONT/count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.235ns (40.029%)  route 0.352ns (59.971%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.599     1.518    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  U_SEND_CONT/count_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U_SEND_CONT/count_reg_reg[14]/Q
                         net (fo=2, routed)           0.166     1.825    U_SEND_CONT/count_reg_reg_n_0_[14]
    SLICE_X4Y100         LUT5 (Prop_lut5_I3_O)        0.045     1.870 r  U_SEND_CONT/count_reg[26]_i_4__0/O
                         net (fo=27, routed)          0.187     2.056    U_SEND_CONT/count_reg[26]_i_4__0_n_0
    SLICE_X3Y99          LUT4 (Prop_lut4_I1_O)        0.049     2.105 r  U_SEND_CONT/count_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.105    U_SEND_CONT/count_next[7]
    SLICE_X3Y99          FDRE                                         r  U_SEND_CONT/count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.878     2.043    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  U_SEND_CONT/count_reg_reg[7]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.107     1.904    U_SEND_CONT/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.105    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_RECEIVER_TXD/U_BAUD_CLK/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.246ns (74.266%)  route 0.085ns (25.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.595     1.514    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.148     1.662 r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[3]/Q
                         net (fo=7, routed)           0.085     1.748    U_RECEIVER_TXD/U_BAUD_CLK/q_reg_n_0_[3]
    SLICE_X2Y112         LUT6 (Prop_lut6_I4_O)        0.098     1.846 r  U_RECEIVER_TXD/U_BAUD_CLK/q[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.846    U_RECEIVER_TXD/U_BAUD_CLK/q[4]
    SLICE_X2Y112         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.867     2.032    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[4]/C
                         clock pessimism             -0.517     1.514    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.121     1.635    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_SEND_CONT/count_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SEND_CONT/count_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.231ns (39.618%)  route 0.352ns (60.382%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.599     1.518    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  U_SEND_CONT/count_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  U_SEND_CONT/count_reg_reg[14]/Q
                         net (fo=2, routed)           0.166     1.825    U_SEND_CONT/count_reg_reg_n_0_[14]
    SLICE_X4Y100         LUT5 (Prop_lut5_I3_O)        0.045     1.870 r  U_SEND_CONT/count_reg[26]_i_4__0/O
                         net (fo=27, routed)          0.187     2.056    U_SEND_CONT/count_reg[26]_i_4__0_n_0
    SLICE_X3Y99          LUT4 (Prop_lut4_I1_O)        0.045     2.101 r  U_SEND_CONT/count_reg[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.101    U_SEND_CONT/count_next[11]
    SLICE_X3Y99          FDRE                                         r  U_SEND_CONT/count_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.878     2.043    U_SEND_CONT/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  U_SEND_CONT/count_reg_reg[11]/C
                         clock pessimism             -0.245     1.797    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.092     1.889    U_SEND_CONT/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U_RECEIVER_TXD/U_BAUD_CLK/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_TXD/U_BAUD_CLK/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.730%)  route 0.147ns (41.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.595     1.514    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y112         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[5]/Q
                         net (fo=4, routed)           0.147     1.825    U_RECEIVER_TXD/U_BAUD_CLK/q_reg_n_0_[5]
    SLICE_X2Y114         LUT6 (Prop_lut6_I1_O)        0.045     1.870 r  U_RECEIVER_TXD/U_BAUD_CLK/q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.870    U_RECEIVER_TXD/U_BAUD_CLK/q[0]
    SLICE_X2Y114         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.866     2.031    U_RECEIVER_TXD/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  U_RECEIVER_TXD/U_BAUD_CLK/q_reg[0]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X2Y114         FDRE (Hold_fdre_C_D)         0.121     1.649    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.597     1.516    U_RECEIVER_RTERM/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.164     1.680 r  U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[4]/Q
                         net (fo=4, routed)           0.138     1.818    U_RECEIVER_RTERM/U_BAUD_CLK/q_reg_n_0_[4]
    SLICE_X6Y103         LUT6 (Prop_lut6_I1_O)        0.045     1.863 r  U_RECEIVER_RTERM/U_BAUD_CLK/q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.863    U_RECEIVER_RTERM/U_BAUD_CLK/q[4]
    SLICE_X6Y103         FDRE                                         r  U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.867     2.033    U_RECEIVER_RTERM/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[4]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X6Y103         FDRE (Hold_fdre_C_D)         0.121     1.637    U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.189ns (50.637%)  route 0.184ns (49.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.597     1.516    U_RECEIVER_RTERM/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[0]/Q
                         net (fo=8, routed)           0.184     1.842    U_RECEIVER_RTERM/U_BAUD_CLK/q_reg_n_0_[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I3_O)        0.048     1.890 r  U_RECEIVER_RTERM/U_BAUD_CLK/q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.890    U_RECEIVER_RTERM/U_BAUD_CLK/q[3]
    SLICE_X6Y103         FDRE                                         r  U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.867     2.033    U_RECEIVER_RTERM/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[3]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y103         FDRE (Hold_fdre_C_D)         0.131     1.663    U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.237%)  route 0.184ns (49.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.597     1.516    U_RECEIVER_RTERM/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y103         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[0]/Q
                         net (fo=8, routed)           0.184     1.842    U_RECEIVER_RTERM/U_BAUD_CLK/q_reg_n_0_[0]
    SLICE_X6Y103         LUT4 (Prop_lut4_I2_O)        0.045     1.887 r  U_RECEIVER_RTERM/U_BAUD_CLK/q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.887    U_RECEIVER_RTERM/U_BAUD_CLK/q[2]
    SLICE_X6Y103         FDRE                                         r  U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.867     2.033    U_RECEIVER_RTERM/U_BAUD_CLK/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y103         FDRE                                         r  U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[2]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X6Y103         FDRE (Hold_fdre_C_D)         0.120     1.652    U_RECEIVER_RTERM/U_BAUD_CLK/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     U_DISPCTL/U_CLKENB/q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     U_DISPCTL/U_CLKENB/q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     U_DISPCTL/U_CLKENB/q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     U_DISPCTL/U_CLKENB/q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     U_DISPCTL/U_CLKENB/q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y96     U_DISPCTL/U_CLKENB/q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y96     U_DISPCTL/U_CLKENB/q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     U_DISPCTL/U_CLKENB/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     U_DISPCTL/U_CLKENB/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y114    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     U_DISPCTL/U_CLKENB/q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     U_DISPCTL/U_CLKENB/q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     U_DISPCTL/U_CLKENB/q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     U_DISPCTL/U_CLKENB/q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     U_DISPCTL/U_CLKENB/q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    U_RECEIVER_TXD/U_BAUD_CLK/q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     U_DISPCTL/U_CLKENB/q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y96     U_DISPCTL/U_CLKENB/q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     U_DISPCTL/U_CLKENB/q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y96     U_DISPCTL/U_CLKENB/q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     U_DISPCTL/U_CLKENB/q_reg[14]/C



