// Seed: 3117570784
module module_0 #(
    parameter id_1 = 32'd43,
    parameter id_2 = 32'd11,
    parameter id_3 = 32'd28,
    parameter id_4 = 32'd29,
    parameter id_5 = 32'd76,
    parameter id_6 = 32'd4,
    parameter id_7 = 32'd43,
    parameter id_8 = 32'd63
) ();
  defparam id_1.id_2 = id_1, id_3.id_4 = id_2, id_5.id_6 = "", id_7.id_8 = id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input logic id_1,
    output supply1 id_2,
    input tri1 id_3,
    output logic id_4
);
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always_comb @(negedge id_0) begin : LABEL_0
    id_4 <= id_1;
    id_4 <= 1;
  end
  wire id_7;
  always @(1) id_4 = 1 != id_3;
endmodule
