--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

H:\IDE14_7\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
dma_demo.twr -v 30 -l 30 dma_demo_routed.ncd dma_demo.pcf

Design file:              dma_demo_routed.ncd
Physical constraint file: dma_demo.pcf
Device,package,speed:     xc7z010,clg400,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 187.5 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 147900 paths analyzed, 22203 endpoints analyzed, 487 failing endpoints
 487 timing errors detected. (487 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.784ns.
--------------------------------------------------------------------------------
Slack:                  -1.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i (FF)
  Requirement:          5.333ns
  Data Path Delay:      6.385ns (Levels of Logic = 4)
  Clock Path Skew:      -0.364ns (1.483 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y64.D6         net (fanout=3)        2.203   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y64.D          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0
    SLICE_X1Y66.B6         net (fanout=2)        0.470   cpu0_i/axi_hp0/N52
    SLICE_X1Y66.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X3Y77.B5         net (fanout=2)        0.840   cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]
    SLICE_X3Y77.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X5Y77.C6         net (fanout=9)        0.503   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X5Y77.C          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[5]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1
    SLICE_X6Y78.AX         net (fanout=2)        0.565   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X6Y78.CLK        Tdick                 0.031   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
    ---------------------------------------------------  ---------------------------
    Total                                        6.385ns (1.804ns logic, 4.581ns route)
                                                         (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          5.333ns
  Data Path Delay:      6.286ns (Levels of Logic = 3)
  Clock Path Skew:      -0.317ns (1.530 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y64.D6         net (fanout=3)        2.203   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y64.D          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0
    SLICE_X1Y66.B6         net (fanout=2)        0.470   cpu0_i/axi_hp0/N52
    SLICE_X1Y66.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X3Y77.B5         net (fanout=2)        0.840   cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]
    SLICE_X3Y77.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB18_X0Y32.RDEN      net (fanout=9)        0.681   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB18_X0Y32.RDCLK     Trcck_RDEN            0.443   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        6.286ns (2.092ns logic, 4.194ns route)
                                                         (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Requirement:          5.333ns
  Data Path Delay:      6.229ns (Levels of Logic = 4)
  Clock Path Skew:      -0.352ns (1.495 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y58.C5         net (fanout=3)        2.144   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y58.CMUX       Tilo                  0.323   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<1>1_SW1
    SLICE_X3Y58.B6         net (fanout=1)        0.296   cpu0_i/axi_hp0/N102
    SLICE_X3Y58.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X9Y58.C5         net (fanout=2)        0.780   cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]
    SLICE_X9Y58.C          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X13Y58.A6        net (fanout=10)       0.676   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X13Y58.A         Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1
    SLICE_X12Y57.AX        net (fanout=1)        0.330   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X12Y57.CLK       Tdick                 0.031   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    ---------------------------------------------------  ---------------------------
    Total                                        6.229ns (2.003ns logic, 4.226ns route)
                                                         (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Requirement:          5.333ns
  Data Path Delay:      6.248ns (Levels of Logic = 4)
  Clock Path Skew:      -0.319ns (1.528 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y64.D6         net (fanout=3)        2.203   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y64.D          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0
    SLICE_X1Y66.B6         net (fanout=2)        0.470   cpu0_i/axi_hp0/N52
    SLICE_X1Y66.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X3Y77.B5         net (fanout=2)        0.840   cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]
    SLICE_X3Y77.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X5Y77.C6         net (fanout=9)        0.503   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X5Y77.C          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[5]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb1
    SLICE_X5Y78.AX         net (fanout=2)        0.392   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X5Y78.CLK        Tdick                 0.067   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    ---------------------------------------------------  ---------------------------
    Total                                        6.248ns (1.840ns logic, 4.408ns route)
                                                         (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAM)
  Requirement:          5.333ns
  Data Path Delay:      6.256ns (Levels of Logic = 3)
  Clock Path Skew:      -0.310ns (1.537 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y58.C5         net (fanout=3)        2.144   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y58.CMUX       Tilo                  0.323   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<1>1_SW1
    SLICE_X3Y58.B6         net (fanout=1)        0.296   cpu0_i/axi_hp0/N102
    SLICE_X3Y58.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X9Y58.C5         net (fanout=2)        0.780   cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]
    SLICE_X9Y58.C          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB18_X0Y21.ENARDEN   net (fanout=10)       0.745   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB18_X0Y21.CLKARDCLK Trcck_RDEN            0.443   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram
    ---------------------------------------------------  ---------------------------
    Total                                        6.256ns (2.291ns logic, 3.965ns route)
                                                         (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  -1.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.333ns
  Data Path Delay:      6.213ns (Levels of Logic = 3)
  Clock Path Skew:      -0.311ns (1.536 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY  Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                          cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y58.C5          net (fanout=3)        2.144   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y58.CMUX        Tilo                  0.323   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                          cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<1>1_SW1
    SLICE_X3Y58.B6          net (fanout=1)        0.296   cpu0_i/axi_hp0/N102
    SLICE_X3Y58.B           Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                          cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X9Y58.C5          net (fanout=2)        0.780   cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]
    SLICE_X9Y58.C           Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB36_X0Y11.ENARDENU   net (fanout=10)       0.702   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB36_X0Y11.CLKARDCLKU Trcck_RDEN            0.443   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.213ns (2.291ns logic, 3.922ns route)
                                                          (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.333ns
  Data Path Delay:      6.213ns (Levels of Logic = 3)
  Clock Path Skew:      -0.311ns (1.536 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY  Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                          cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y58.C5          net (fanout=3)        2.144   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y58.CMUX        Tilo                  0.323   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                          cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<1>1_SW1
    SLICE_X3Y58.B6          net (fanout=1)        0.296   cpu0_i/axi_hp0/N102
    SLICE_X3Y58.B           Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                          cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X9Y58.C5          net (fanout=2)        0.780   cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]
    SLICE_X9Y58.C           Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB36_X0Y11.ENARDENL   net (fanout=10)       0.702   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB36_X0Y11.CLKARDCLKL Trcck_RDEN            0.443   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.213ns (2.291ns logic, 3.922ns route)
                                                          (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  -1.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.333ns
  Data Path Delay:      6.097ns (Levels of Logic = 3)
  Clock Path Skew:      -0.322ns (1.525 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY  Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                          cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y64.D6          net (fanout=3)        2.203   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y64.D           Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0
                                                          cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0
    SLICE_X1Y66.B6          net (fanout=2)        0.470   cpu0_i/axi_hp0/N52
    SLICE_X1Y66.B           Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                          cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X3Y77.B5          net (fanout=2)        0.840   cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]
    SLICE_X3Y77.B           Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB36_X0Y15.ENARDENU   net (fanout=9)        0.492   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB36_X0Y15.CLKARDCLKU Trcck_RDEN            0.443   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.097ns (2.092ns logic, 4.005ns route)
                                                          (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram (RAM)
  Requirement:          5.333ns
  Data Path Delay:      6.097ns (Levels of Logic = 3)
  Clock Path Skew:      -0.322ns (1.525 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY  Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                          cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y64.D6          net (fanout=3)        2.203   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y64.D           Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0
                                                          cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0
    SLICE_X1Y66.B6          net (fanout=2)        0.470   cpu0_i/axi_hp0/N52
    SLICE_X1Y66.B           Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                          cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X3Y77.B5          net (fanout=2)        0.840   cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]
    SLICE_X3Y77.B           Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    RAMB36_X0Y15.ENARDENL   net (fanout=9)        0.492   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    RAMB36_X0Y15.CLKARDCLKL Trcck_RDEN            0.443   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
                                                          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         6.097ns (2.092ns logic, 4.005ns route)
                                                          (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_51 (FF)
  Requirement:          5.333ns
  Data Path Delay:      6.000ns (Levels of Logic = 3)
  Clock Path Skew:      -0.308ns (1.539 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_51
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y58.C5         net (fanout=3)        2.144   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y58.CMUX       Tilo                  0.323   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<1>1_SW1
    SLICE_X3Y58.B6         net (fanout=1)        0.296   cpu0_i/axi_hp0/N102
    SLICE_X3Y58.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X2Y58.A5         net (fanout=2)        0.477   cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]
    SLICE_X2Y58.AMUX       Tilo                  0.320   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[90]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv1
    SLICE_X3Y57.CE         net (fanout=18)       0.834   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv
    SLICE_X3Y57.CLK        Tceck                 0.205   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[97]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_51
    ---------------------------------------------------  ---------------------------
    Total                                        6.000ns (2.249ns logic, 3.751ns route)
                                                         (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_11 (FF)
  Requirement:          5.333ns
  Data Path Delay:      6.000ns (Levels of Logic = 3)
  Clock Path Skew:      -0.308ns (1.539 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_11
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y58.C5         net (fanout=3)        2.144   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y58.CMUX       Tilo                  0.323   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<1>1_SW1
    SLICE_X3Y58.B6         net (fanout=1)        0.296   cpu0_i/axi_hp0/N102
    SLICE_X3Y58.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X2Y58.A5         net (fanout=2)        0.477   cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]
    SLICE_X2Y58.AMUX       Tilo                  0.320   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[90]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv1
    SLICE_X3Y57.CE         net (fanout=18)       0.834   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv
    SLICE_X3Y57.CLK        Tceck                 0.205   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[97]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_11
    ---------------------------------------------------  ---------------------------
    Total                                        6.000ns (2.249ns logic, 3.751ns route)
                                                         (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_10 (FF)
  Requirement:          5.333ns
  Data Path Delay:      6.000ns (Levels of Logic = 3)
  Clock Path Skew:      -0.308ns (1.539 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_10
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y58.C5         net (fanout=3)        2.144   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y58.CMUX       Tilo                  0.323   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<1>1_SW1
    SLICE_X3Y58.B6         net (fanout=1)        0.296   cpu0_i/axi_hp0/N102
    SLICE_X3Y58.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X2Y58.A5         net (fanout=2)        0.477   cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]
    SLICE_X2Y58.AMUX       Tilo                  0.320   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[90]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv1
    SLICE_X3Y57.CE         net (fanout=18)       0.834   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv
    SLICE_X3Y57.CLK        Tceck                 0.205   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[97]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_10
    ---------------------------------------------------  ---------------------------
    Total                                        6.000ns (2.249ns logic, 3.751ns route)
                                                         (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_42 (FF)
  Requirement:          5.333ns
  Data Path Delay:      6.000ns (Levels of Logic = 3)
  Clock Path Skew:      -0.308ns (1.539 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_42
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y58.C5         net (fanout=3)        2.144   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y58.CMUX       Tilo                  0.323   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<1>1_SW1
    SLICE_X3Y58.B6         net (fanout=1)        0.296   cpu0_i/axi_hp0/N102
    SLICE_X3Y58.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X2Y58.A5         net (fanout=2)        0.477   cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]
    SLICE_X2Y58.AMUX       Tilo                  0.320   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[90]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv1
    SLICE_X3Y57.CE         net (fanout=18)       0.834   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv
    SLICE_X3Y57.CLK        Tceck                 0.205   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[97]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_42
    ---------------------------------------------------  ---------------------------
    Total                                        6.000ns (2.249ns logic, 3.751ns route)
                                                         (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_49 (FF)
  Requirement:          5.333ns
  Data Path Delay:      6.000ns (Levels of Logic = 3)
  Clock Path Skew:      -0.308ns (1.539 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_49
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y58.C5         net (fanout=3)        2.144   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y58.CMUX       Tilo                  0.323   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<1>1_SW1
    SLICE_X3Y58.B6         net (fanout=1)        0.296   cpu0_i/axi_hp0/N102
    SLICE_X3Y58.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X2Y58.A5         net (fanout=2)        0.477   cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]
    SLICE_X2Y58.AMUX       Tilo                  0.320   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[90]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv1
    SLICE_X3Y57.CE         net (fanout=18)       0.834   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv
    SLICE_X3Y57.CLK        Tceck                 0.205   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[97]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_49
    ---------------------------------------------------  ---------------------------
    Total                                        6.000ns (2.249ns logic, 3.751ns route)
                                                         (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0 (FF)
  Destination:          cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          5.333ns
  Data Path Delay:      6.268ns (Levels of Logic = 1)
  Clock Path Skew:      -0.039ns (1.672 - 1.711)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0 to cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X3Y64.AQ         Tcko                  0.456   cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0
    SLICE_X2Y59.A3         net (fanout=45)       1.445   cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0
    SLICE_X2Y59.A          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[71]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/o_i<4>1
    PS7_X0Y0.SAXIHP0WDATA4 net (fanout=1)        3.464   cpu0_i/axi_hp0_M_WDATA[4]
    PS7_X0Y0.SAXIHP0ACLK   Tpssdck_SAXIHP0WDATA  0.779   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    ---------------------------------------------------  ---------------------------
    Total                                        6.268ns (1.359ns logic, 4.909ns route)
                                                         (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5 (FF)
  Requirement:          5.333ns
  Data Path Delay:      5.928ns (Levels of Logic = 3)
  Clock Path Skew:      -0.321ns (1.526 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y64.D6         net (fanout=3)        2.203   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y64.D          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0
    SLICE_X1Y66.B6         net (fanout=2)        0.470   cpu0_i/axi_hp0/N52
    SLICE_X1Y66.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X3Y77.B5         net (fanout=2)        0.840   cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]
    SLICE_X3Y77.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X4Y77.CE         net (fanout=9)        0.597   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X4Y77.CLK        Tceck                 0.169   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5
    ---------------------------------------------------  ---------------------------
    Total                                        5.928ns (1.818ns logic, 4.110ns route)
                                                         (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4 (FF)
  Requirement:          5.333ns
  Data Path Delay:      5.928ns (Levels of Logic = 3)
  Clock Path Skew:      -0.321ns (1.526 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y64.D6         net (fanout=3)        2.203   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y64.D          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0
    SLICE_X1Y66.B6         net (fanout=2)        0.470   cpu0_i/axi_hp0/N52
    SLICE_X1Y66.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X3Y77.B5         net (fanout=2)        0.840   cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]
    SLICE_X3Y77.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X4Y77.CE         net (fanout=9)        0.597   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X4Y77.CLK        Tceck                 0.169   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4
    ---------------------------------------------------  ---------------------------
    Total                                        5.928ns (1.818ns logic, 4.110ns route)
                                                         (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3 (FF)
  Requirement:          5.333ns
  Data Path Delay:      5.928ns (Levels of Logic = 3)
  Clock Path Skew:      -0.321ns (1.526 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y64.D6         net (fanout=3)        2.203   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y64.D          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0
    SLICE_X1Y66.B6         net (fanout=2)        0.470   cpu0_i/axi_hp0/N52
    SLICE_X1Y66.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X3Y77.B5         net (fanout=2)        0.840   cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]
    SLICE_X3Y77.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X4Y77.CE         net (fanout=9)        0.597   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X4Y77.CLK        Tceck                 0.169   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3
    ---------------------------------------------------  ---------------------------
    Total                                        5.928ns (1.818ns logic, 4.110ns route)
                                                         (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1 (FF)
  Requirement:          5.333ns
  Data Path Delay:      5.928ns (Levels of Logic = 3)
  Clock Path Skew:      -0.321ns (1.526 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y64.D6         net (fanout=3)        2.203   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y64.D          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0
    SLICE_X1Y66.B6         net (fanout=2)        0.470   cpu0_i/axi_hp0/N52
    SLICE_X1Y66.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X3Y77.B5         net (fanout=2)        0.840   cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]
    SLICE_X3Y77.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X4Y77.CE         net (fanout=9)        0.597   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X4Y77.CLK        Tceck                 0.169   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1
    ---------------------------------------------------  ---------------------------
    Total                                        5.928ns (1.818ns logic, 4.110ns route)
                                                         (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2 (FF)
  Requirement:          5.333ns
  Data Path Delay:      5.928ns (Levels of Logic = 3)
  Clock Path Skew:      -0.321ns (1.526 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y64.D6         net (fanout=3)        2.203   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y64.D          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0
    SLICE_X1Y66.B6         net (fanout=2)        0.470   cpu0_i/axi_hp0/N52
    SLICE_X1Y66.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X3Y77.B5         net (fanout=2)        0.840   cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]
    SLICE_X3Y77.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X4Y77.CE         net (fanout=9)        0.597   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X4Y77.CLK        Tceck                 0.169   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2
    ---------------------------------------------------  ---------------------------
    Total                                        5.928ns (1.818ns logic, 4.110ns route)
                                                         (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_68 (FF)
  Destination:          cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Requirement:          5.333ns
  Data Path Delay:      6.216ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (1.672 - 1.704)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_68 to cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X0Y65.DMUX        Tshcko                0.652   cpu0_i/axi_hp0/DEBUG_SF_CB_WDATA[55]
                                                          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_68
    SLICE_X2Y56.A2          net (fanout=1)        1.195   cpu0_i/axi_hp0/DEBUG_SF_CB_WDATA[59]
    SLICE_X2Y56.AMUX        Tilo                  0.354   cpu0_i/axi_hp0/axi_hp0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[2]
                                                          cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.mux_w/o_i<59>1
    PS7_X0Y0.SAXIHP0WDATA59 net (fanout=1)        3.236   cpu0_i/axi_hp0_M_WDATA[59]
    PS7_X0Y0.SAXIHP0ACLK    Tpssdck_SAXIHP0WDATA  0.779   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                          cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    ----------------------------------------------------  ---------------------------
    Total                                         6.216ns (1.785ns logic, 4.431ns route)
                                                          (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (FF)
  Requirement:          5.333ns
  Data Path Delay:      5.888ns (Levels of Logic = 3)
  Clock Path Skew:      -0.352ns (1.495 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y58.C5         net (fanout=3)        2.144   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y58.CMUX       Tilo                  0.323   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<1>1_SW1
    SLICE_X3Y58.B6         net (fanout=1)        0.296   cpu0_i/axi_hp0/N102
    SLICE_X3Y58.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X9Y58.C5         net (fanout=2)        0.780   cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]
    SLICE_X9Y58.C          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X9Y57.CE         net (fanout=10)       0.615   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X9Y57.CLK        Tceck                 0.205   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0
    ---------------------------------------------------  ---------------------------
    Total                                        5.888ns (2.053ns logic, 3.835ns route)
                                                         (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Requirement:          5.333ns
  Data Path Delay:      5.888ns (Levels of Logic = 3)
  Clock Path Skew:      -0.352ns (1.495 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y58.C5         net (fanout=3)        2.144   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y58.CMUX       Tilo                  0.323   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<1>1_SW1
    SLICE_X3Y58.B6         net (fanout=1)        0.296   cpu0_i/axi_hp0/N102
    SLICE_X3Y58.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X9Y58.C5         net (fanout=2)        0.780   cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]
    SLICE_X9Y58.C          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X9Y57.CE         net (fanout=10)       0.615   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X9Y57.CLK        Tceck                 0.205   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    ---------------------------------------------------  ---------------------------
    Total                                        5.888ns (2.053ns logic, 3.835ns route)
                                                         (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Requirement:          5.333ns
  Data Path Delay:      5.888ns (Levels of Logic = 3)
  Clock Path Skew:      -0.352ns (1.495 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y58.C5         net (fanout=3)        2.144   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y58.CMUX       Tilo                  0.323   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<1>1_SW1
    SLICE_X3Y58.B6         net (fanout=1)        0.296   cpu0_i/axi_hp0/N102
    SLICE_X3Y58.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X9Y58.C5         net (fanout=2)        0.780   cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]
    SLICE_X9Y58.C          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X9Y57.CE         net (fanout=10)       0.615   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X9Y57.CLK        Tceck                 0.205   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    ---------------------------------------------------  ---------------------------
    Total                                        5.888ns (2.053ns logic, 3.835ns route)
                                                         (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 (FF)
  Requirement:          5.333ns
  Data Path Delay:      5.888ns (Levels of Logic = 3)
  Clock Path Skew:      -0.352ns (1.495 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y58.C5         net (fanout=3)        2.144   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y58.CMUX       Tilo                  0.323   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<1>1_SW1
    SLICE_X3Y58.B6         net (fanout=1)        0.296   cpu0_i/axi_hp0/N102
    SLICE_X3Y58.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/sf_cb_wdata[88]
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X9Y58.C5         net (fanout=2)        0.780   cpu0_i/axi_hp0/axi_hp0/sf_cb_wready[1]
    SLICE_X9Y58.C          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X9Y57.CE         net (fanout=10)       0.615   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X9Y57.CLK        Tceck                 0.205   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
    ---------------------------------------------------  ---------------------------
    Total                                        5.888ns (2.053ns logic, 3.835ns route)
                                                         (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (FF)
  Requirement:          5.333ns
  Data Path Delay:      5.911ns (Levels of Logic = 3)
  Clock Path Skew:      -0.321ns (1.526 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y64.D6         net (fanout=3)        2.203   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y64.D          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0
    SLICE_X1Y66.B6         net (fanout=2)        0.470   cpu0_i/axi_hp0/N52
    SLICE_X1Y66.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X3Y77.B5         net (fanout=2)        0.840   cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]
    SLICE_X3Y77.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X5Y77.CE         net (fanout=9)        0.544   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X5Y77.CLK        Tceck                 0.205   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[5]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0
    ---------------------------------------------------  ---------------------------
    Total                                        5.911ns (1.854ns logic, 4.057ns route)
                                                         (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 (FF)
  Requirement:          5.333ns
  Data Path Delay:      5.911ns (Levels of Logic = 3)
  Clock Path Skew:      -0.321ns (1.526 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y64.D6         net (fanout=3)        2.203   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y64.D          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0
    SLICE_X1Y66.B6         net (fanout=2)        0.470   cpu0_i/axi_hp0/N52
    SLICE_X1Y66.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X3Y77.B5         net (fanout=2)        0.840   cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]
    SLICE_X3Y77.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X5Y77.CE         net (fanout=9)        0.544   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X5Y77.CLK        Tceck                 0.205   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[5]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
    ---------------------------------------------------  ---------------------------
    Total                                        5.911ns (1.854ns logic, 4.057ns route)
                                                         (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 (FF)
  Requirement:          5.333ns
  Data Path Delay:      5.911ns (Levels of Logic = 3)
  Clock Path Skew:      -0.321ns (1.526 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y64.D6         net (fanout=3)        2.203   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y64.D          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0
    SLICE_X1Y66.B6         net (fanout=2)        0.470   cpu0_i/axi_hp0/N52
    SLICE_X1Y66.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X3Y77.B5         net (fanout=2)        0.840   cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]
    SLICE_X3Y77.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X5Y77.CE         net (fanout=9)        0.544   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X5Y77.CLK        Tceck                 0.205   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[5]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5
    ---------------------------------------------------  ---------------------------
    Total                                        5.911ns (1.854ns logic, 4.057ns route)
                                                         (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (FF)
  Requirement:          5.333ns
  Data Path Delay:      5.911ns (Levels of Logic = 3)
  Clock Path Skew:      -0.321ns (1.526 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y64.D6         net (fanout=3)        2.203   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y64.D          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0
    SLICE_X1Y66.B6         net (fanout=2)        0.470   cpu0_i/axi_hp0/N52
    SLICE_X1Y66.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X3Y77.B5         net (fanout=2)        0.840   cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]
    SLICE_X3Y77.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1
    SLICE_X5Y77.CE         net (fanout=9)        0.544   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
    SLICE_X5Y77.CLK        Tceck                 0.205   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[5]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    ---------------------------------------------------  ---------------------------
    Total                                        5.911ns (1.854ns logic, 4.057ns route)
                                                         (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_48 (FF)
  Requirement:          5.333ns
  Data Path Delay:      5.906ns (Levels of Logic = 3)
  Clock Path Skew:      -0.316ns (1.531 - 1.847)
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_48
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.SAXIHP0WREADY Tpsscko_SAXIHP0WREADY  1.277   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X3Y64.D6         net (fanout=3)        2.203   cpu0_i/axi_hp0_M_WREADY
    SLICE_X3Y64.D          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_0
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID1_SW0
    SLICE_X1Y66.B6         net (fanout=2)        0.470   cpu0_i/axi_hp0/N52
    SLICE_X1Y66.B          Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                         cpu0_i/axi_hp0/axi_hp0/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.wdata_router_w/S_WREADY1
    SLICE_X1Y66.C5         net (fanout=2)        0.608   cpu0_i/axi_hp0/DEBUG_SF_CB_WDATACONTROL[1]
    SLICE_X1Y66.CMUX       Tilo                  0.323   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv1
    SLICE_X1Y64.CE         net (fanout=10)       0.572   cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0025_inv
    SLICE_X1Y64.CLK        Tceck                 0.205   cpu0_i/axi_hp0/DEBUG_SF_CB_WDATA[39]
                                                         cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_48
    ---------------------------------------------------  ---------------------------
    Total                                        5.906ns (2.053ns logic, 3.853ns route)
                                                         (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 187.5 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X0Y9.CLKARDCLKL
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X0Y9.CLKARDCLKU
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X0Y9.CLKBWRCLKL
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X0Y9.CLKBWRCLKU
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X0Y11.CLKARDCLKL
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X0Y11.CLKARDCLKU
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X0Y11.CLKBWRCLKL
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X0Y11.CLKBWRCLKU
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: cpu0_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: cpu0_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X0Y2.CLKARDCLKL
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: cpu0_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: cpu0_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X0Y2.CLKARDCLKU
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: cpu0_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: cpu0_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X0Y2.CLKBWRCLKL
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: cpu0_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: cpu0_i/axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X0Y2.CLKBWRCLKU
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X0Y21.CLKARDCLK
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X0Y21.CLKBWRCLK
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Logical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X0Y32.RDCLK
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Logical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK
  Location pin: RAMB18_X0Y32.WRCLK
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X0Y15.CLKARDCLKL
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X0Y15.CLKARDCLKU
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X0Y15.CLKBWRCLKL
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X0Y15.CLKBWRCLKU
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X0Y8.CLKARDCLKL
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKA)
  Physical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Logical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X0Y8.CLKARDCLKU
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X0Y8.CLKBWRCLKL
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.389ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.944ns (339.674MHz) (Trper_CLKB)
  Physical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Logical resource: cpu0_i/axi_hp0/axi_hp0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X0Y8.CLKBWRCLKU
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.757ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: cpu0_i/pldma_mwr_0/pldma_mwr_0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: cpu0_i/pldma_mwr_0/pldma_mwr_0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y18.CLKBWRCLKL
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.757ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: cpu0_i/pldma_mwr_0/pldma_mwr_0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: cpu0_i/pldma_mwr_0/pldma_mwr_0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X2Y18.CLKBWRCLKU
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.757ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: cpu0_i/pldma_mwr_0/pldma_mwr_0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: cpu0_i/pldma_mwr_0/pldma_mwr_0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y19.CLKBWRCLKL
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.757ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: cpu0_i/pldma_mwr_0/pldma_mwr_0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: cpu0_i/pldma_mwr_0/pldma_mwr_0/USER_LOGIC_I/fifo_16384x32_8192x64/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X2Y19.CLKBWRCLKU
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.757ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Logical resource: cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X0Y1.CLKBWRCLKL
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------
Slack: 2.757ns (period - min period limit)
  Period: 5.333ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Logical resource: cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK
  Location pin: RAMB18_X1Y5.CLKARDCLK
  Clock network: cpu0_i/mstclk_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_gp0_reset_resync_path" TIG;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.559ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 (FF)
  Destination:          cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      2.387ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (0.778 - 0.915)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 to cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y58.AQ      Tcko                  0.456   cpu0_i/sys_reset_n_Interconnect_aresetn
                                                       cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0
    SLICE_X32Y58.D4      net (fanout=3)        0.873   cpu0_i/sys_reset_n_Interconnect_aresetn
    SLICE_X32Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X33Y58.SR      net (fanout=1)        0.529   cpu0_i/axi_gp0/axi_gp0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X33Y58.CLK     Trck                  0.405   cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (0.985ns logic, 1.402ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Delay:                  2.559ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 (FF)
  Destination:          cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      2.387ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (0.778 - 0.915)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 to cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y58.AQ      Tcko                  0.456   cpu0_i/sys_reset_n_Interconnect_aresetn
                                                       cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0
    SLICE_X32Y58.D4      net (fanout=3)        0.873   cpu0_i/sys_reset_n_Interconnect_aresetn
    SLICE_X32Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X33Y58.SR      net (fanout=1)        0.529   cpu0_i/axi_gp0/axi_gp0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X33Y58.CLK     Trck                  0.405   cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (0.985ns logic, 1.402ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Delay:                  2.559ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 (FF)
  Destination:          cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      2.387ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (0.778 - 0.915)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 to cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y58.AQ      Tcko                  0.456   cpu0_i/sys_reset_n_Interconnect_aresetn
                                                       cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0
    SLICE_X32Y58.D4      net (fanout=3)        0.873   cpu0_i/sys_reset_n_Interconnect_aresetn
    SLICE_X32Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/DOUT_tmp
                                                       cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X33Y58.SR      net (fanout=1)        0.529   cpu0_i/axi_gp0/axi_gp0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X33Y58.CLK     Trck                  0.405   cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (0.985ns logic, 1.402ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Delay:                  1.092ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.057ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y58.AQ      Tcko                  0.456   cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X33Y58.BX      net (fanout=1)        0.520   cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X33Y58.CLK     Tdick                 0.081   cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.537ns logic, 0.520ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Delay:                  1.071ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y58.BQ      Tcko                  0.456   cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X33Y58.CX      net (fanout=1)        0.519   cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X33Y58.CLK     Tdick                 0.061   cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.517ns logic, 0.519ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_v1_05_a_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.156ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.121ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[13] falling
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y63.AQ      Tcklo                 0.562   ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X39Y64.A4      net (fanout=1)        0.713   ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X39Y64.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X38Y67.C3      net (fanout=2)        0.951   ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X38Y67.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X43Y75.D2      net (fanout=1)        1.167   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X43Y75.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X43Y75.C5      net (fanout=1)        0.263   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.121ns (1.027ns logic, 3.094ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Delay:                  1.806ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.771ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[13] falling
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y63.AQ      Tcklo                 0.562   ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X39Y64.A4      net (fanout=1)        0.713   ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X39Y64.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X38Y65.AX      net (fanout=2)        0.341   ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X38Y65.CLK     Tdick                 0.031   ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.771ns (0.717ns logic, 1.054ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Delay:                  1.405ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.370ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[13] falling
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y63.AQ      Tcklo                 0.562   ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X39Y64.A4      net (fanout=1)        0.713   ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X39Y64.CLK     Tas                   0.095   ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (0.657ns logic, 0.713ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_v1_05_a_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_v1_05_a_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_v1_05_a_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  5.514ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.851ns (Levels of Logic = 0)
  Clock Path Skew:      -3.212ns (2.193 - 5.405)
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[13] falling
  Clock Uncertainty:    0.451ns

  Clock Uncertainty:          0.451ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.300ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y67.DQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/iARM
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X36Y63.SR      net (fanout=11)       0.993   ila0/U0/I_NO_D.U_ILA/iARM
    SLICE_X36Y63.CLK     Trck                  0.402   ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.851ns (0.858ns logic, 0.993ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Delay:                  3.569ns (data path)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.569ns (Levels of Logic = 2)
  Source Clock:         CONTROL0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.CQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y55.B3      net (fanout=4)        1.095   icon0/U0/U_ICON/iCORE_ID[2]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X38Y63.D1      net (fanout=9)        1.216   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X38Y63.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X36Y63.CLK     net (fanout=4)        0.554   CONTROL0[13]
    -------------------------------------------------  ---------------------------
    Total                                      3.569ns (0.704ns logic, 2.865ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  3.438ns (data path)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.438ns (Levels of Logic = 2)
  Source Clock:         CONTROL0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.AQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X36Y55.B2      net (fanout=4)        0.964   icon0/U0/U_ICON/iCORE_ID[0]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X38Y63.D1      net (fanout=9)        1.216   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X38Y63.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X36Y63.CLK     net (fanout=4)        0.554   CONTROL0[13]
    -------------------------------------------------  ---------------------------
    Total                                      3.438ns (0.704ns logic, 2.734ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Delay:                  3.414ns (data path)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.414ns (Levels of Logic = 2)
  Source Clock:         CONTROL0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y55.AQ      Tcko                  0.456   icon0/U0/U_ICON/iCOMMAND_GRP[1]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X36Y56.A6      net (fanout=3)        0.464   icon0/U0/U_ICON/iCOMMAND_GRP[0]
    SLICE_X36Y56.A       Tilo                  0.124   CONTROL0[4]
                                                       icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X38Y63.D3      net (fanout=8)        1.692   icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X38Y63.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X36Y63.CLK     net (fanout=4)        0.554   CONTROL0[13]
    -------------------------------------------------  ---------------------------
    Total                                      3.414ns (0.704ns logic, 2.710ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay:                  3.393ns (data path)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.393ns (Levels of Logic = 2)
  Source Clock:         CONTROL0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y55.BQ      Tcko                  0.456   icon0/U0/U_ICON/iCOMMAND_GRP[1]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X36Y56.A5      net (fanout=4)        0.443   icon0/U0/U_ICON/iCOMMAND_GRP[1]
    SLICE_X36Y56.A       Tilo                  0.124   CONTROL0[4]
                                                       icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X38Y63.D3      net (fanout=8)        1.692   icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X38Y63.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X36Y63.CLK     net (fanout=4)        0.554   CONTROL0[13]
    -------------------------------------------------  ---------------------------
    Total                                      3.393ns (0.704ns logic, 2.689ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Delay:                  3.316ns (data path)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.316ns (Levels of Logic = 2)
  Source Clock:         CONTROL0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.DQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X36Y55.B1      net (fanout=4)        0.842   icon0/U0/U_ICON/iCORE_ID[3]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X38Y63.D1      net (fanout=9)        1.216   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X38Y63.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X36Y63.CLK     net (fanout=4)        0.554   CONTROL0[13]
    -------------------------------------------------  ---------------------------
    Total                                      3.316ns (0.704ns logic, 2.612ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay:                  3.295ns (data path)
  Source:               icon0/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.295ns (Levels of Logic = 2)
  Source Clock:         CONTROL0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_SYNC/U_SYNC to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y50.CQ      Tcko                  0.456   icon0/U0/U_ICON/iSYNC
                                                       icon0/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X37Y51.A5      net (fanout=1)        0.404   icon0/U0/U_ICON/iSYNC
    SLICE_X37Y51.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N157
                                                       icon0/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X38Y63.D2      net (fanout=9)        1.633   icon0/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X38Y63.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X36Y63.CLK     net (fanout=4)        0.554   CONTROL0[13]
    -------------------------------------------------  ---------------------------
    Total                                      3.295ns (0.704ns logic, 2.591ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay:                  3.052ns (data path)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.052ns (Levels of Logic = 2)
  Source Clock:         CONTROL0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y57.AQ      Tcko                  0.518   icon0/U0/U_ICON/U_CMD/iTARGET[11]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X38Y58.A1      net (fanout=7)        1.019   icon0/U0/U_ICON/U_CMD/iTARGET[8]
    SLICE_X38Y58.A       Tilo                  0.124   icon0/U0/U_ICON/iCOMMAND_SEL[2]
                                                       icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X38Y63.D5      net (fanout=1)        0.713   icon0/U0/U_ICON/iCOMMAND_SEL[9]
    SLICE_X38Y63.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X36Y63.CLK     net (fanout=4)        0.554   CONTROL0[13]
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (0.766ns logic, 2.286ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Delay:                  2.931ns (data path)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.931ns (Levels of Logic = 2)
  Source Clock:         CONTROL0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.BQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X36Y55.B5      net (fanout=4)        0.457   icon0/U0/U_ICON/iCORE_ID[1]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X38Y63.D1      net (fanout=9)        1.216   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X38Y63.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X36Y63.CLK     net (fanout=4)        0.554   CONTROL0[13]
    -------------------------------------------------  ---------------------------
    Total                                      2.931ns (0.704ns logic, 2.227ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Delay:                  2.858ns (data path)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.858ns (Levels of Logic = 2)
  Source Clock:         CONTROL0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y57.CQ      Tcko                  0.518   icon0/U0/U_ICON/U_CMD/iTARGET[11]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X38Y58.A2      net (fanout=7)        0.825   icon0/U0/U_ICON/U_CMD/iTARGET[10]
    SLICE_X38Y58.A       Tilo                  0.124   icon0/U0/U_ICON/iCOMMAND_SEL[2]
                                                       icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X38Y63.D5      net (fanout=1)        0.713   icon0/U0/U_ICON/iCOMMAND_SEL[9]
    SLICE_X38Y63.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X36Y63.CLK     net (fanout=4)        0.554   CONTROL0[13]
    -------------------------------------------------  ---------------------------
    Total                                      2.858ns (0.766ns logic, 2.092ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Delay:                  2.745ns (data path)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.745ns (Levels of Logic = 2)
  Source Clock:         CONTROL0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y57.DQ      Tcko                  0.518   icon0/U0/U_ICON/U_CMD/iTARGET[11]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X38Y58.A5      net (fanout=7)        0.712   icon0/U0/U_ICON/U_CMD/iTARGET[11]
    SLICE_X38Y58.A       Tilo                  0.124   icon0/U0/U_ICON/iCOMMAND_SEL[2]
                                                       icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X38Y63.D5      net (fanout=1)        0.713   icon0/U0/U_ICON/iCOMMAND_SEL[9]
    SLICE_X38Y63.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X36Y63.CLK     net (fanout=4)        0.554   CONTROL0[13]
    -------------------------------------------------  ---------------------------
    Total                                      2.745ns (0.766ns logic, 1.979ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Delay:                  2.679ns (data path)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.679ns (Levels of Logic = 2)
  Source Clock:         CONTROL0[0] rising at 0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y57.BQ      Tcko                  0.518   icon0/U0/U_ICON/U_CMD/iTARGET[11]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X38Y58.A4      net (fanout=7)        0.646   icon0/U0/U_ICON/U_CMD/iTARGET[9]
    SLICE_X38Y58.A       Tilo                  0.124   icon0/U0/U_ICON/iCOMMAND_SEL[2]
                                                       icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X38Y63.D5      net (fanout=1)        0.713   icon0/U0/U_ICON/iCOMMAND_SEL[9]
    SLICE_X38Y63.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X36Y63.CLK     net (fanout=4)        0.554   CONTROL0[13]
    -------------------------------------------------  ---------------------------
    Total                                      2.679ns (0.766ns logic, 1.913ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 150 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 53840 paths analyzed, 8757 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.336ns.
--------------------------------------------------------------------------------
Slack:                  0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.253ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.CQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2
    SLICE_X39Y28.C5      net (fanout=1)        0.719   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]
    SLICE_X39Y28.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<2>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X40Y31.A4      net (fanout=1)        0.736   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]
    SLICE_X40Y31.DMUX    Topad                 0.961   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<4>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12
    -------------------------------------------------  ---------------------------
    Total                                      6.253ns (3.160ns logic, 3.093ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack:                  0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.253ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.CQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2
    SLICE_X39Y28.C5      net (fanout=1)        0.719   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]
    SLICE_X39Y28.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<2>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X40Y31.A4      net (fanout=1)        0.736   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]
    SLICE_X40Y31.DMUX    Topad                 0.961   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<4>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15
    -------------------------------------------------  ---------------------------
    Total                                      6.253ns (3.160ns logic, 3.093ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack:                  0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.253ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.CQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2
    SLICE_X39Y28.C5      net (fanout=1)        0.719   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]
    SLICE_X39Y28.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<2>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X40Y31.A4      net (fanout=1)        0.736   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]
    SLICE_X40Y31.DMUX    Topad                 0.961   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<4>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13
    -------------------------------------------------  ---------------------------
    Total                                      6.253ns (3.160ns logic, 3.093ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack:                  0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.253ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.CQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2
    SLICE_X39Y28.C5      net (fanout=1)        0.719   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]
    SLICE_X39Y28.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<2>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X40Y31.A4      net (fanout=1)        0.736   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]
    SLICE_X40Y31.DMUX    Topad                 0.961   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<4>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14
    -------------------------------------------------  ---------------------------
    Total                                      6.253ns (3.160ns logic, 3.093ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack:                  0.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram (RAM)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_tpm_mismatch_count_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.190ns (Levels of Logic = 4)
  Clock Path Skew:      -0.109ns (0.778 - 0.887)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_tpm_mismatch_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y0.DOBDO0   Trcko_DOB_REG         0.882   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram
    SLICE_X14Y8.B4       net (fanout=1)        1.611   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_2d[32]
    SLICE_X14Y8.BMUX     Tilo                  0.358   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_444[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_2d_s<8>1
    SLICE_X15Y5.C5       net (fanout=1)        0.737   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_2d_s[8]
    SLICE_X15Y5.COUT     Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o_lut<2>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o_cy<3>
    SLICE_X15Y6.CIN      net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o_cy[3]
    SLICE_X15Y6.DMUX     Tcind                 0.419   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o_cy<7>
    SLICE_X14Y9.A5       net (fanout=4)        0.589   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o
    SLICE_X14Y9.AMUX     Tilo                  0.320   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_tpm_mismatch_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0272_inv1
    SLICE_X15Y9.CE       net (fanout=2)        0.547   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0272_inv
    SLICE_X15Y9.CLK      Tceck                 0.205   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_tpm_mismatch_count[4]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_tpm_mismatch_count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.190ns (2.706ns logic, 3.484ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  0.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram (RAM)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_tpm_mismatch_count_4 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.187ns (Levels of Logic = 4)
  Clock Path Skew:      -0.109ns (0.778 - 0.887)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_tpm_mismatch_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y0.DOADO8   Trcko_DOA_REG         0.882   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram
    SLICE_X14Y8.B5       net (fanout=1)        1.639   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_2d[8]
    SLICE_X14Y8.BMUX     Tilo                  0.327   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_444[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_2d_s<8>1
    SLICE_X15Y5.C5       net (fanout=1)        0.737   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_2d_s[8]
    SLICE_X15Y5.COUT     Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o_lut<2>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o_cy<3>
    SLICE_X15Y6.CIN      net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o_cy[3]
    SLICE_X15Y6.DMUX     Tcind                 0.419   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o_cy<7>
    SLICE_X14Y9.A5       net (fanout=4)        0.589   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_data_2d_s[23]_hdmi_tpm_data[23]_equal_65_o
    SLICE_X14Y9.AMUX     Tilo                  0.320   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_tpm_mismatch_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0272_inv1
    SLICE_X15Y9.CE       net (fanout=2)        0.547   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0272_inv
    SLICE_X15Y9.CLK      Tceck                 0.205   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_tpm_mismatch_count[4]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_tpm_mismatch_count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.187ns (2.675ns logic, 3.512ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.243ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.CQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2
    SLICE_X39Y28.C5      net (fanout=1)        0.719   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]
    SLICE_X39Y28.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<2>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X39Y31.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X39Y31.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X40Y31.C4      net (fanout=1)        0.746   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]
    SLICE_X40Y31.DMUX    Topcd                 0.827   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<6>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14
    -------------------------------------------------  ---------------------------
    Total                                      6.243ns (3.140ns logic, 3.103ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack:                  0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.243ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.CQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2
    SLICE_X39Y28.C5      net (fanout=1)        0.719   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]
    SLICE_X39Y28.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<2>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X39Y31.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X39Y31.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X40Y31.C4      net (fanout=1)        0.746   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]
    SLICE_X40Y31.DMUX    Topcd                 0.827   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<6>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12
    -------------------------------------------------  ---------------------------
    Total                                      6.243ns (3.140ns logic, 3.103ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack:                  0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.243ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.CQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2
    SLICE_X39Y28.C5      net (fanout=1)        0.719   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]
    SLICE_X39Y28.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<2>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X39Y31.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X39Y31.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X40Y31.C4      net (fanout=1)        0.746   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]
    SLICE_X40Y31.DMUX    Topcd                 0.827   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<6>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15
    -------------------------------------------------  ---------------------------
    Total                                      6.243ns (3.140ns logic, 3.103ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack:                  0.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.243ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.CQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2
    SLICE_X39Y28.C5      net (fanout=1)        0.719   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]
    SLICE_X39Y28.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<2>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X39Y31.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X39Y31.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X40Y31.C4      net (fanout=1)        0.746   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]
    SLICE_X40Y31.DMUX    Topcd                 0.827   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<6>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13
    -------------------------------------------------  ---------------------------
    Total                                      6.243ns (3.140ns logic, 3.103ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack:                  0.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.235ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.BQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1
    SLICE_X39Y28.B5      net (fanout=1)        0.549   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]
    SLICE_X39Y28.COUT    Topcyb                0.674   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<1>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X40Y31.A4      net (fanout=1)        0.736   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]
    SLICE_X40Y31.DMUX    Topad                 0.961   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<4>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15
    -------------------------------------------------  ---------------------------
    Total                                      6.235ns (3.312ns logic, 2.923ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack:                  0.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.235ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.BQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1
    SLICE_X39Y28.B5      net (fanout=1)        0.549   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]
    SLICE_X39Y28.COUT    Topcyb                0.674   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<1>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X40Y31.A4      net (fanout=1)        0.736   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]
    SLICE_X40Y31.DMUX    Topad                 0.961   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<4>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14
    -------------------------------------------------  ---------------------------
    Total                                      6.235ns (3.312ns logic, 2.923ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack:                  0.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.235ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.BQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1
    SLICE_X39Y28.B5      net (fanout=1)        0.549   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]
    SLICE_X39Y28.COUT    Topcyb                0.674   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<1>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X40Y31.A4      net (fanout=1)        0.736   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]
    SLICE_X40Y31.DMUX    Topad                 0.961   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<4>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13
    -------------------------------------------------  ---------------------------
    Total                                      6.235ns (3.312ns logic, 2.923ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack:                  0.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.235ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.BQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1
    SLICE_X39Y28.B5      net (fanout=1)        0.549   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]
    SLICE_X39Y28.COUT    Topcyb                0.674   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<1>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X40Y31.A4      net (fanout=1)        0.736   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]
    SLICE_X40Y31.DMUX    Topad                 0.961   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<4>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12
    -------------------------------------------------  ---------------------------
    Total                                      6.235ns (3.312ns logic, 2.923ns route)
                                                       (53.1% logic, 46.9% route)

--------------------------------------------------------------------------------
Slack:                  0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.230ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.CQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2
    SLICE_X39Y28.C5      net (fanout=1)        0.719   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]
    SLICE_X39Y28.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<2>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X40Y31.A4      net (fanout=1)        0.736   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]
    SLICE_X40Y31.DMUX    Topad                 0.938   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13
    -------------------------------------------------  ---------------------------
    Total                                      6.230ns (3.137ns logic, 3.093ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.230ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.CQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2
    SLICE_X39Y28.C5      net (fanout=1)        0.719   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]
    SLICE_X39Y28.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<2>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X40Y31.A4      net (fanout=1)        0.736   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]
    SLICE_X40Y31.DMUX    Topad                 0.938   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12
    -------------------------------------------------  ---------------------------
    Total                                      6.230ns (3.137ns logic, 3.093ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.230ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.CQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2
    SLICE_X39Y28.C5      net (fanout=1)        0.719   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]
    SLICE_X39Y28.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<2>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X40Y31.A4      net (fanout=1)        0.736   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]
    SLICE_X40Y31.DMUX    Topad                 0.938   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14
    -------------------------------------------------  ---------------------------
    Total                                      6.230ns (3.137ns logic, 3.093ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.230ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.CQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2
    SLICE_X39Y28.C5      net (fanout=1)        0.719   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]
    SLICE_X39Y28.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<2>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X40Y31.A4      net (fanout=1)        0.736   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[8]
    SLICE_X40Y31.DMUX    Topad                 0.938   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15
    -------------------------------------------------  ---------------------------
    Total                                      6.230ns (3.137ns logic, 3.093ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.229ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.CQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2
    SLICE_X39Y28.C5      net (fanout=1)        0.719   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]
    SLICE_X39Y28.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<2>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.BMUX    Tcinb                 0.513   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X40Y30.C5      net (fanout=1)        0.730   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[5]
    SLICE_X40Y30.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<2>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<3>
    SLICE_X40Y31.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[3]
    SLICE_X40Y31.DMUX    Tcind                 0.419   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15
    -------------------------------------------------  ---------------------------
    Total                                      6.229ns (3.142ns logic, 3.087ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.229ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.CQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2
    SLICE_X39Y28.C5      net (fanout=1)        0.719   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]
    SLICE_X39Y28.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<2>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.BMUX    Tcinb                 0.513   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X40Y30.C5      net (fanout=1)        0.730   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[5]
    SLICE_X40Y30.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<2>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<3>
    SLICE_X40Y31.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[3]
    SLICE_X40Y31.DMUX    Tcind                 0.419   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14
    -------------------------------------------------  ---------------------------
    Total                                      6.229ns (3.142ns logic, 3.087ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.229ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.CQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2
    SLICE_X39Y28.C5      net (fanout=1)        0.719   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]
    SLICE_X39Y28.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<2>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.BMUX    Tcinb                 0.513   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X40Y30.C5      net (fanout=1)        0.730   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[5]
    SLICE_X40Y30.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<2>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<3>
    SLICE_X40Y31.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[3]
    SLICE_X40Y31.DMUX    Tcind                 0.419   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13
    -------------------------------------------------  ---------------------------
    Total                                      6.229ns (3.142ns logic, 3.087ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.229ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.CQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2
    SLICE_X39Y28.C5      net (fanout=1)        0.719   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]
    SLICE_X39Y28.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<2>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.BMUX    Tcinb                 0.513   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X40Y30.C5      net (fanout=1)        0.730   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[5]
    SLICE_X40Y30.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<2>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<3>
    SLICE_X40Y31.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[3]
    SLICE_X40Y31.DMUX    Tcind                 0.419   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12
    -------------------------------------------------  ---------------------------
    Total                                      6.229ns (3.142ns logic, 3.087ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack:                  0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.227ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.CQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2
    SLICE_X39Y28.C5      net (fanout=1)        0.719   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]
    SLICE_X39Y28.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<2>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X39Y31.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X39Y31.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X40Y31.C4      net (fanout=1)        0.746   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]
    SLICE_X40Y31.DMUX    Topcd                 0.811   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi6
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13
    -------------------------------------------------  ---------------------------
    Total                                      6.227ns (3.124ns logic, 3.103ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack:                  0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.227ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.CQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2
    SLICE_X39Y28.C5      net (fanout=1)        0.719   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]
    SLICE_X39Y28.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<2>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X39Y31.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X39Y31.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X40Y31.C4      net (fanout=1)        0.746   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]
    SLICE_X40Y31.DMUX    Topcd                 0.811   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi6
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15
    -------------------------------------------------  ---------------------------
    Total                                      6.227ns (3.124ns logic, 3.103ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack:                  0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.227ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.CQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2
    SLICE_X39Y28.C5      net (fanout=1)        0.719   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]
    SLICE_X39Y28.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<2>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X39Y31.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X39Y31.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X40Y31.C4      net (fanout=1)        0.746   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]
    SLICE_X40Y31.DMUX    Topcd                 0.811   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi6
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12
    -------------------------------------------------  ---------------------------
    Total                                      6.227ns (3.124ns logic, 3.103ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack:                  0.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.227ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.CQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_2
    SLICE_X39Y28.C5      net (fanout=1)        0.719   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[2]
    SLICE_X39Y28.COUT    Topcyc                0.522   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<2>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X39Y31.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X39Y31.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X40Y31.C4      net (fanout=1)        0.746   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]
    SLICE_X40Y31.DMUX    Topcd                 0.811   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lutdi6
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14
    -------------------------------------------------  ---------------------------
    Total                                      6.227ns (3.124ns logic, 3.103ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack:                  0.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.225ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.BQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1
    SLICE_X39Y28.B5      net (fanout=1)        0.549   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]
    SLICE_X39Y28.COUT    Topcyb                0.674   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<1>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X39Y31.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X39Y31.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X40Y31.C4      net (fanout=1)        0.746   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]
    SLICE_X40Y31.DMUX    Topcd                 0.827   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<6>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_12
    -------------------------------------------------  ---------------------------
    Total                                      6.225ns (3.292ns logic, 2.933ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack:                  0.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.225ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.BQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1
    SLICE_X39Y28.B5      net (fanout=1)        0.549   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]
    SLICE_X39Y28.COUT    Topcyb                0.674   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<1>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X39Y31.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X39Y31.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X40Y31.C4      net (fanout=1)        0.746   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]
    SLICE_X40Y31.DMUX    Topcd                 0.827   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<6>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_15
    -------------------------------------------------  ---------------------------
    Total                                      6.225ns (3.292ns logic, 2.933ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack:                  0.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.225ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.BQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1
    SLICE_X39Y28.B5      net (fanout=1)        0.549   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]
    SLICE_X39Y28.COUT    Topcyb                0.674   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<1>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X39Y31.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X39Y31.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X40Y31.C4      net (fanout=1)        0.746   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]
    SLICE_X40Y31.DMUX    Topcd                 0.827   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<6>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_13
    -------------------------------------------------  ---------------------------
    Total                                      6.225ns (3.292ns logic, 2.933ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack:                  0.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14 (FF)
  Requirement:          6.666ns
  Data Path Delay:      6.225ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.848 - 0.896)
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y25.BQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_1
    SLICE_X39Y28.B5      net (fanout=1)        0.549   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count[1]
    SLICE_X39Y28.COUT    Topcyb                0.674   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_lut<1>_INV_0
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<3>
    SLICE_X39Y29.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[3]
    SLICE_X39Y29.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<7>
    SLICE_X39Y30.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[7]
    SLICE_X39Y30.COUT    Tbyp                  0.114   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy<11>
    SLICE_X39Y31.CIN     net (fanout=1)        0.000   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_cy[11]
    SLICE_X39Y31.AMUX    Tcina                 0.397   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Msub_hdmi_up_hs_count_s_xor<15>
    SLICE_X40Y31.C4      net (fanout=1)        0.746   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_hs_count_s[12]
    SLICE_X40Y31.DMUX    Topcd                 0.827   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_lut<6>
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy<7>
    SLICE_X41Y31.A5      net (fanout=9)        0.684   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/Mcompar_n0073_cy[7]
    SLICE_X41Y31.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_up_vs_width[3]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n02531
    SLICE_X42Y33.SR      net (fanout=4)        0.954   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/_n0253
    SLICE_X42Y33.CLK     Tsrck                 0.524   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count[15]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/hdmi_vs_count_14
    -------------------------------------------------  ---------------------------
    Total                                      6.225ns (3.292ns logic, 2.933ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 150 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.090ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Logical resource: cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X0Y1.CLKARDCLKL
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.090ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram/CLKARDCLKL
  Logical resource: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram/CLKARDCLKL
  Location pin: RAMB36_X0Y0.CLKARDCLKL
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.090ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram/CLKBWRCLKL
  Logical resource: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/i_hdmi_tx_16b/i_hdmi/i_mem/Mram_m_ram/CLKBWRCLKL
  Location pin: RAMB36_X0Y0.CLKBWRCLKL
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB_D1/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC_D1/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1/CLK
  Location pin: SLICE_X0Y36.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA_D1/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB_D1/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.666ns
  High pulse: 3.333ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------
Slack: 4.166ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.666ns
  Low pulse: 3.333ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]/CLK
  Logical resource: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC_D1/CLK
  Location pin: SLICE_X0Y37.CLK
  Clock network: cpu0_i/clk150mhz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_2 = PERIOD TIMEGRP "clk_fpga_2" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 168671 paths analyzed, 3706 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.979ns.
--------------------------------------------------------------------------------
Slack:                  0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.701ns (Levels of Logic = 8)
  Clock Path Skew:      -0.243ns (1.498 - 1.741)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.DQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.D2      net (fanout=8)        1.273   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X35Y51.C1      net (fanout=58)       0.967   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X35Y51.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly2[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s25
    SLICE_X32Y47.D4      net (fanout=15)       1.205   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[10]
    SLICE_X32Y47.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N103
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW1
    SLICE_X36Y44.C3      net (fanout=1)        1.051   cpu0_i/axi_hdmi_tx_16b_0/N103
    SLICE_X36Y44.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o<31>1
    SLICE_X34Y44.B1      net (fanout=5)        1.057   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o
    SLICE_X34Y44.B       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A4      net (fanout=1)        0.452   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.D1      net (fanout=5)        0.871   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.CLK     Tas                   0.045   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.701ns (1.843ns logic, 7.858ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.698ns (Levels of Logic = 8)
  Clock Path Skew:      -0.243ns (1.498 - 1.741)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.DQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.D2      net (fanout=8)        1.273   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X31Y48.A2      net (fanout=58)       1.265   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X31Y48.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>1211
    SLICE_X35Y46.D3      net (fanout=11)       1.059   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
    SLICE_X35Y46.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N63
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW1
    SLICE_X37Y46.A1      net (fanout=9)        0.951   cpu0_i/axi_hdmi_tx_16b_0/N63
    SLICE_X37Y46.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o<31>1
    SLICE_X35Y44.A1      net (fanout=3)        1.211   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o
    SLICE_X35Y44.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N39
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>2_SW0
    SLICE_X35Y44.B5      net (fanout=1)        0.264   cpu0_i/axi_hdmi_tx_16b_0/N18
    SLICE_X35Y44.B       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N39
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
    SLICE_X35Y42.A2      net (fanout=1)        0.800   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
    SLICE_X35Y42.CLK     Tas                   0.095   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      9.698ns (1.893ns logic, 7.805ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack:                  0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.697ns (Levels of Logic = 8)
  Clock Path Skew:      -0.243ns (1.498 - 1.741)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.DQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.D2      net (fanout=8)        1.273   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X31Y48.A2      net (fanout=58)       1.265   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X31Y48.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>1211
    SLICE_X35Y46.D3      net (fanout=11)       1.059   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
    SLICE_X35Y46.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N63
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW1
    SLICE_X37Y45.A1      net (fanout=9)        1.101   cpu0_i/axi_hdmi_tx_16b_0/N63
    SLICE_X37Y45.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o<31>1
    SLICE_X35Y44.C2      net (fanout=5)        1.074   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o
    SLICE_X35Y44.C       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N39
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>3
    SLICE_X35Y44.D4      net (fanout=1)        0.433   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>3
    SLICE_X35Y44.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N39
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n008310_SW3
    SLICE_X34Y42.D3      net (fanout=1)        0.667   cpu0_i/axi_hdmi_tx_16b_0/N39
    SLICE_X34Y42.CLK     Tas                   0.045   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.697ns (1.843ns logic, 7.854ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.682ns (Levels of Logic = 8)
  Clock Path Skew:      -0.243ns (1.498 - 1.741)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.DQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.D2      net (fanout=8)        1.273   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X35Y51.C1      net (fanout=58)       0.967   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X35Y51.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly2[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s25
    SLICE_X32Y47.D4      net (fanout=15)       1.205   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[10]
    SLICE_X32Y47.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N103
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW1
    SLICE_X36Y44.C3      net (fanout=1)        1.051   cpu0_i/axi_hdmi_tx_16b_0/N103
    SLICE_X36Y44.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o<31>1
    SLICE_X34Y44.B1      net (fanout=5)        1.057   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o
    SLICE_X34Y44.B       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A4      net (fanout=1)        0.452   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.C1      net (fanout=5)        0.852   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.CLK     Tas                   0.045   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>3
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.682ns (1.843ns logic, 7.839ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.675ns (Levels of Logic = 8)
  Clock Path Skew:      -0.243ns (1.498 - 1.741)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.DQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.D2      net (fanout=8)        1.273   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X35Y51.C1      net (fanout=58)       0.967   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X35Y51.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly2[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s25
    SLICE_X32Y47.D4      net (fanout=15)       1.205   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[10]
    SLICE_X32Y47.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N103
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW1
    SLICE_X36Y44.C3      net (fanout=1)        1.051   cpu0_i/axi_hdmi_tx_16b_0/N103
    SLICE_X36Y44.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o<31>1
    SLICE_X34Y44.B1      net (fanout=5)        1.057   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o
    SLICE_X34Y44.B       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A4      net (fanout=1)        0.452   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.A2      net (fanout=5)        0.843   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.CLK     Tas                   0.047   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.675ns (1.845ns logic, 7.830ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.672ns (Levels of Logic = 8)
  Clock Path Skew:      -0.243ns (1.498 - 1.741)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.DQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.D2      net (fanout=8)        1.273   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X31Y48.A2      net (fanout=58)       1.265   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X31Y48.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>1211
    SLICE_X35Y46.D3      net (fanout=11)       1.059   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
    SLICE_X35Y46.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N63
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW1
    SLICE_X37Y46.A1      net (fanout=9)        0.951   cpu0_i/axi_hdmi_tx_16b_0/N63
    SLICE_X37Y46.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o<31>1
    SLICE_X35Y43.D4      net (fanout=3)        1.119   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o
    SLICE_X35Y43.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
    SLICE_X35Y42.C5      net (fanout=1)        0.404   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
    SLICE_X35Y42.C       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835
    SLICE_X34Y42.A3      net (fanout=5)        0.774   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835
    SLICE_X34Y42.CLK     Tas                   0.047   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.672ns (1.845ns logic, 7.827ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.657ns (Levels of Logic = 8)
  Clock Path Skew:      -0.243ns (1.498 - 1.741)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.DQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.D2      net (fanout=8)        1.273   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X31Y48.A2      net (fanout=58)       1.265   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X31Y48.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>1211
    SLICE_X35Y46.D3      net (fanout=11)       1.059   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
    SLICE_X35Y46.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N63
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW1
    SLICE_X36Y44.C5      net (fanout=9)        0.855   cpu0_i/axi_hdmi_tx_16b_0/N63
    SLICE_X36Y44.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o<31>1
    SLICE_X34Y44.B1      net (fanout=5)        1.057   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o
    SLICE_X34Y44.B       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A4      net (fanout=1)        0.452   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.D1      net (fanout=5)        0.871   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.CLK     Tas                   0.045   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.657ns (1.843ns logic, 7.814ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.726ns (Levels of Logic = 8)
  Clock Path Skew:      -0.165ns (1.498 - 1.663)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y50.CQ      Tcko                  0.456   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.D1      net (fanout=7)        1.360   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X35Y51.C1      net (fanout=58)       0.967   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X35Y51.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly2[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s25
    SLICE_X32Y47.D4      net (fanout=15)       1.205   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[10]
    SLICE_X32Y47.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N103
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW1
    SLICE_X36Y44.C3      net (fanout=1)        1.051   cpu0_i/axi_hdmi_tx_16b_0/N103
    SLICE_X36Y44.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o<31>1
    SLICE_X34Y44.B1      net (fanout=5)        1.057   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o
    SLICE_X34Y44.B       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A4      net (fanout=1)        0.452   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.D1      net (fanout=5)        0.871   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.CLK     Tas                   0.045   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.726ns (1.781ns logic, 7.945ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.723ns (Levels of Logic = 8)
  Clock Path Skew:      -0.165ns (1.498 - 1.663)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y50.CQ      Tcko                  0.456   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.D1      net (fanout=7)        1.360   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X31Y48.A2      net (fanout=58)       1.265   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X31Y48.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>1211
    SLICE_X35Y46.D3      net (fanout=11)       1.059   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
    SLICE_X35Y46.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N63
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW1
    SLICE_X37Y46.A1      net (fanout=9)        0.951   cpu0_i/axi_hdmi_tx_16b_0/N63
    SLICE_X37Y46.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o<31>1
    SLICE_X35Y44.A1      net (fanout=3)        1.211   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o
    SLICE_X35Y44.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N39
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>2_SW0
    SLICE_X35Y44.B5      net (fanout=1)        0.264   cpu0_i/axi_hdmi_tx_16b_0/N18
    SLICE_X35Y44.B       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N39
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
    SLICE_X35Y42.A2      net (fanout=1)        0.800   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
    SLICE_X35Y42.CLK     Tas                   0.095   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      9.723ns (1.831ns logic, 7.892ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.722ns (Levels of Logic = 8)
  Clock Path Skew:      -0.165ns (1.498 - 1.663)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y50.CQ      Tcko                  0.456   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.D1      net (fanout=7)        1.360   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X31Y48.A2      net (fanout=58)       1.265   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X31Y48.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>1211
    SLICE_X35Y46.D3      net (fanout=11)       1.059   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
    SLICE_X35Y46.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N63
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW1
    SLICE_X37Y45.A1      net (fanout=9)        1.101   cpu0_i/axi_hdmi_tx_16b_0/N63
    SLICE_X37Y45.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o<31>1
    SLICE_X35Y44.C2      net (fanout=5)        1.074   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o
    SLICE_X35Y44.C       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N39
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>3
    SLICE_X35Y44.D4      net (fanout=1)        0.433   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>3
    SLICE_X35Y44.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N39
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n008310_SW3
    SLICE_X34Y42.D3      net (fanout=1)        0.667   cpu0_i/axi_hdmi_tx_16b_0/N39
    SLICE_X34Y42.CLK     Tas                   0.045   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.722ns (1.781ns logic, 7.941ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.638ns (Levels of Logic = 8)
  Clock Path Skew:      -0.243ns (1.498 - 1.741)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.DQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.D2      net (fanout=8)        1.273   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X31Y48.A2      net (fanout=58)       1.265   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X31Y48.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>1211
    SLICE_X35Y46.D3      net (fanout=11)       1.059   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
    SLICE_X35Y46.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N63
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW1
    SLICE_X36Y44.C5      net (fanout=9)        0.855   cpu0_i/axi_hdmi_tx_16b_0/N63
    SLICE_X36Y44.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o<31>1
    SLICE_X34Y44.B1      net (fanout=5)        1.057   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o
    SLICE_X34Y44.B       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A4      net (fanout=1)        0.452   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.C1      net (fanout=5)        0.852   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.CLK     Tas                   0.045   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>3
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.638ns (1.843ns logic, 7.795ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack:                  0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.631ns (Levels of Logic = 8)
  Clock Path Skew:      -0.243ns (1.498 - 1.741)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.DQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.D2      net (fanout=8)        1.273   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X36Y50.C2      net (fanout=58)       1.171   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X36Y50.C       Tilo                  0.124   icon0/U0/U_ICON/iSYNC
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s201
    SLICE_X37Y49.B2      net (fanout=15)       0.976   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[27]
    SLICE_X37Y49.B       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>1
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>11
    SLICE_X34Y48.C5      net (fanout=9)        0.679   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>1
    SLICE_X34Y48.C       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_16_o
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_15_o<31>1
    SLICE_X35Y45.D2      net (fanout=3)        1.102   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_15_o
    SLICE_X35Y45.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT[5]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>1
    SLICE_X34Y42.B1      net (fanout=1)        1.151   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT[5]
    SLICE_X34Y42.B       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4_SW0_SW0
    SLICE_X34Y42.A4      net (fanout=1)        0.452   cpu0_i/axi_hdmi_tx_16b_0/N117
    SLICE_X34Y42.CLK     Tas                   0.047   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.631ns (1.845ns logic, 7.786ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  0.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.631ns (Levels of Logic = 8)
  Clock Path Skew:      -0.243ns (1.498 - 1.741)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.DQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.D2      net (fanout=8)        1.273   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X31Y48.A2      net (fanout=58)       1.265   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X31Y48.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>1211
    SLICE_X35Y46.D3      net (fanout=11)       1.059   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
    SLICE_X35Y46.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N63
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW1
    SLICE_X36Y44.C5      net (fanout=9)        0.855   cpu0_i/axi_hdmi_tx_16b_0/N63
    SLICE_X36Y44.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o<31>1
    SLICE_X34Y44.B1      net (fanout=5)        1.057   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o
    SLICE_X34Y44.B       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A4      net (fanout=1)        0.452   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.A2      net (fanout=5)        0.843   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.CLK     Tas                   0.047   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.631ns (1.845ns logic, 7.786ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  0.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.707ns (Levels of Logic = 8)
  Clock Path Skew:      -0.165ns (1.498 - 1.663)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y50.CQ      Tcko                  0.456   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.D1      net (fanout=7)        1.360   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X35Y51.C1      net (fanout=58)       0.967   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X35Y51.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly2[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s25
    SLICE_X32Y47.D4      net (fanout=15)       1.205   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[10]
    SLICE_X32Y47.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N103
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW1
    SLICE_X36Y44.C3      net (fanout=1)        1.051   cpu0_i/axi_hdmi_tx_16b_0/N103
    SLICE_X36Y44.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o<31>1
    SLICE_X34Y44.B1      net (fanout=5)        1.057   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o
    SLICE_X34Y44.B       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A4      net (fanout=1)        0.452   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.C1      net (fanout=5)        0.852   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.CLK     Tas                   0.045   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>3
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.707ns (1.781ns logic, 7.926ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.700ns (Levels of Logic = 8)
  Clock Path Skew:      -0.165ns (1.498 - 1.663)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y50.CQ      Tcko                  0.456   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.D1      net (fanout=7)        1.360   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X35Y51.C1      net (fanout=58)       0.967   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X35Y51.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly2[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s25
    SLICE_X32Y47.D4      net (fanout=15)       1.205   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[10]
    SLICE_X32Y47.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N103
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW1
    SLICE_X36Y44.C3      net (fanout=1)        1.051   cpu0_i/axi_hdmi_tx_16b_0/N103
    SLICE_X36Y44.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o<31>1
    SLICE_X34Y44.B1      net (fanout=5)        1.057   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o
    SLICE_X34Y44.B       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A4      net (fanout=1)        0.452   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.A2      net (fanout=5)        0.843   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.CLK     Tas                   0.047   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.700ns (1.783ns logic, 7.917ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.619ns (Levels of Logic = 7)
  Clock Path Skew:      -0.243ns (1.498 - 1.741)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.DQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.D2      net (fanout=8)        1.273   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X31Y48.A2      net (fanout=58)       1.265   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X31Y48.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>1211
    SLICE_X35Y46.D3      net (fanout=11)       1.059   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
    SLICE_X35Y46.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N63
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW1
    SLICE_X37Y45.A1      net (fanout=9)        1.101   cpu0_i/axi_hdmi_tx_16b_0/N63
    SLICE_X37Y45.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o<31>1
    SLICE_X35Y43.A1      net (fanout=5)        1.232   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o
    SLICE_X35Y43.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n008310_SW4
    SLICE_X35Y42.A4      net (fanout=1)        0.938   cpu0_i/axi_hdmi_tx_16b_0/N41
    SLICE_X35Y42.CLK     Tas                   0.095   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      9.619ns (1.769ns logic, 7.850ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.697ns (Levels of Logic = 8)
  Clock Path Skew:      -0.165ns (1.498 - 1.663)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y50.CQ      Tcko                  0.456   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.D1      net (fanout=7)        1.360   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X31Y48.A2      net (fanout=58)       1.265   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X31Y48.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>1211
    SLICE_X35Y46.D3      net (fanout=11)       1.059   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
    SLICE_X35Y46.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N63
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW1
    SLICE_X37Y46.A1      net (fanout=9)        0.951   cpu0_i/axi_hdmi_tx_16b_0/N63
    SLICE_X37Y46.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o<31>1
    SLICE_X35Y43.D4      net (fanout=3)        1.119   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o
    SLICE_X35Y43.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
    SLICE_X35Y42.C5      net (fanout=1)        0.404   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
    SLICE_X35Y42.C       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835
    SLICE_X34Y42.A3      net (fanout=5)        0.774   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835
    SLICE_X34Y42.CLK     Tas                   0.047   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.697ns (1.783ns logic, 7.914ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.682ns (Levels of Logic = 8)
  Clock Path Skew:      -0.165ns (1.498 - 1.663)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y50.CQ      Tcko                  0.456   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.D1      net (fanout=7)        1.360   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X31Y48.A2      net (fanout=58)       1.265   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X31Y48.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>1211
    SLICE_X35Y46.D3      net (fanout=11)       1.059   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
    SLICE_X35Y46.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N63
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW1
    SLICE_X36Y44.C5      net (fanout=9)        0.855   cpu0_i/axi_hdmi_tx_16b_0/N63
    SLICE_X36Y44.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o<31>1
    SLICE_X34Y44.B1      net (fanout=5)        1.057   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o
    SLICE_X34Y44.B       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A4      net (fanout=1)        0.452   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.D1      net (fanout=5)        0.871   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.CLK     Tas                   0.045   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.682ns (1.781ns logic, 7.901ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.599ns (Levels of Logic = 8)
  Clock Path Skew:      -0.243ns (1.498 - 1.741)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.DQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.D2      net (fanout=8)        1.273   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X31Y48.A2      net (fanout=58)       1.265   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X31Y48.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>1211
    SLICE_X35Y46.D3      net (fanout=11)       1.059   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
    SLICE_X35Y46.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N63
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW1
    SLICE_X37Y46.A1      net (fanout=9)        0.951   cpu0_i/axi_hdmi_tx_16b_0/N63
    SLICE_X37Y46.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o<31>1
    SLICE_X35Y43.D4      net (fanout=3)        1.119   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o
    SLICE_X35Y43.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
    SLICE_X35Y42.C5      net (fanout=1)        0.404   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
    SLICE_X35Y42.C       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835
    SLICE_X34Y42.D2      net (fanout=5)        0.703   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835
    SLICE_X34Y42.CLK     Tas                   0.045   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.599ns (1.843ns logic, 7.756ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  0.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.595ns (Levels of Logic = 8)
  Clock Path Skew:      -0.243ns (1.498 - 1.741)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.DQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.D2      net (fanout=8)        1.273   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X35Y51.C1      net (fanout=58)       0.967   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X35Y51.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly2[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s25
    SLICE_X32Y48.C2      net (fanout=15)       1.016   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[10]
    SLICE_X32Y48.C       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW5
    SLICE_X37Y46.A2      net (fanout=1)        1.189   cpu0_i/axi_hdmi_tx_16b_0/N111
    SLICE_X37Y46.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o<31>1
    SLICE_X35Y44.A1      net (fanout=3)        1.211   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o
    SLICE_X35Y44.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N39
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>2_SW0
    SLICE_X35Y44.B5      net (fanout=1)        0.264   cpu0_i/axi_hdmi_tx_16b_0/N18
    SLICE_X35Y44.B       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N39
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
    SLICE_X35Y42.A2      net (fanout=1)        0.800   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
    SLICE_X35Y42.CLK     Tas                   0.095   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      9.595ns (1.893ns logic, 7.702ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.585ns (Levels of Logic = 7)
  Clock Path Skew:      -0.243ns (1.498 - 1.741)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.DQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.D2      net (fanout=8)        1.273   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X36Y50.C2      net (fanout=58)       1.171   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X36Y50.C       Tilo                  0.124   icon0/U0/U_ICON/iSYNC
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s201
    SLICE_X32Y47.A1      net (fanout=15)       1.327   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[27]
    SLICE_X32Y47.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N103
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1
    SLICE_X35Y45.A2      net (fanout=3)        1.312   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1
    SLICE_X35Y45.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT[5]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00831
    SLICE_X35Y43.A3      net (fanout=5)        0.813   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00831
    SLICE_X35Y43.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n008310_SW4
    SLICE_X35Y42.A4      net (fanout=1)        0.938   cpu0_i/axi_hdmi_tx_16b_0/N41
    SLICE_X35Y42.CLK     Tas                   0.095   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      9.585ns (1.769ns logic, 7.816ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.585ns (Levels of Logic = 8)
  Clock Path Skew:      -0.243ns (1.498 - 1.741)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.DQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.D2      net (fanout=8)        1.273   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X31Y48.A2      net (fanout=58)       1.265   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X31Y48.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>1211
    SLICE_X35Y46.D3      net (fanout=11)       1.059   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
    SLICE_X35Y46.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N63
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW1
    SLICE_X37Y46.A1      net (fanout=9)        0.951   cpu0_i/axi_hdmi_tx_16b_0/N63
    SLICE_X37Y46.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o<31>1
    SLICE_X35Y43.D4      net (fanout=3)        1.119   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o
    SLICE_X35Y43.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
    SLICE_X35Y42.C5      net (fanout=1)        0.404   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
    SLICE_X35Y42.C       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835
    SLICE_X34Y42.C2      net (fanout=5)        0.689   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835
    SLICE_X34Y42.CLK     Tas                   0.045   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>3
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.585ns (1.843ns logic, 7.742ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.663ns (Levels of Logic = 8)
  Clock Path Skew:      -0.165ns (1.498 - 1.663)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y50.CQ      Tcko                  0.456   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.D1      net (fanout=7)        1.360   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X31Y48.A2      net (fanout=58)       1.265   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X31Y48.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>1211
    SLICE_X35Y46.D3      net (fanout=11)       1.059   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
    SLICE_X35Y46.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N63
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW1
    SLICE_X36Y44.C5      net (fanout=9)        0.855   cpu0_i/axi_hdmi_tx_16b_0/N63
    SLICE_X36Y44.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o<31>1
    SLICE_X34Y44.B1      net (fanout=5)        1.057   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o
    SLICE_X34Y44.B       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A4      net (fanout=1)        0.452   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.C1      net (fanout=5)        0.852   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.CLK     Tas                   0.045   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<4>3
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.663ns (1.781ns logic, 7.882ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.656ns (Levels of Logic = 8)
  Clock Path Skew:      -0.165ns (1.498 - 1.663)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y50.CQ      Tcko                  0.456   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.D1      net (fanout=7)        1.360   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X36Y50.C2      net (fanout=58)       1.171   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X36Y50.C       Tilo                  0.124   icon0/U0/U_ICON/iSYNC
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s201
    SLICE_X37Y49.B2      net (fanout=15)       0.976   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[27]
    SLICE_X37Y49.B       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>1
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>11
    SLICE_X34Y48.C5      net (fanout=9)        0.679   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>1
    SLICE_X34Y48.C       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_16_o
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_15_o<31>1
    SLICE_X35Y45.D2      net (fanout=3)        1.102   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_15_o
    SLICE_X35Y45.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT[5]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>1
    SLICE_X34Y42.B1      net (fanout=1)        1.151   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT[5]
    SLICE_X34Y42.B       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4_SW0_SW0
    SLICE_X34Y42.A4      net (fanout=1)        0.452   cpu0_i/axi_hdmi_tx_16b_0/N117
    SLICE_X34Y42.CLK     Tas                   0.047   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.656ns (1.783ns logic, 7.873ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.656ns (Levels of Logic = 8)
  Clock Path Skew:      -0.165ns (1.498 - 1.663)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y50.CQ      Tcko                  0.456   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.D1      net (fanout=7)        1.360   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X31Y48.A2      net (fanout=58)       1.265   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X31Y48.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>1211
    SLICE_X35Y46.D3      net (fanout=11)       1.059   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
    SLICE_X35Y46.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N63
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW1
    SLICE_X36Y44.C5      net (fanout=9)        0.855   cpu0_i/axi_hdmi_tx_16b_0/N63
    SLICE_X36Y44.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1[12]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o<31>1
    SLICE_X34Y44.B1      net (fanout=5)        1.057   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_33_o
    SLICE_X34Y44.B       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A4      net (fanout=1)        0.452   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00837
    SLICE_X34Y44.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.A2      net (fanout=5)        0.843   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00838
    SLICE_X34Y42.CLK     Tas                   0.047   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.656ns (1.783ns logic, 7.873ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.569ns (Levels of Logic = 8)
  Clock Path Skew:      -0.243ns (1.498 - 1.741)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.DQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.D2      net (fanout=8)        1.273   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X35Y51.C1      net (fanout=58)       0.967   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X35Y51.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly2[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s25
    SLICE_X32Y48.C2      net (fanout=15)       1.016   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[10]
    SLICE_X32Y48.C       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[7]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_28_o<31>11_SW5
    SLICE_X37Y46.A2      net (fanout=1)        1.189   cpu0_i/axi_hdmi_tx_16b_0/N111
    SLICE_X37Y46.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o<31>1
    SLICE_X35Y43.D4      net (fanout=3)        1.119   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o
    SLICE_X35Y43.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
    SLICE_X35Y42.C5      net (fanout=1)        0.404   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
    SLICE_X35Y42.C       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835
    SLICE_X34Y42.A3      net (fanout=5)        0.774   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835
    SLICE_X34Y42.CLK     Tas                   0.047   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.569ns (1.845ns logic, 7.724ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.644ns (Levels of Logic = 7)
  Clock Path Skew:      -0.165ns (1.498 - 1.663)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y50.CQ      Tcko                  0.456   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_3
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.D1      net (fanout=7)        1.360   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_2
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X31Y48.A2      net (fanout=58)       1.265   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X31Y48.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>1211
    SLICE_X35Y46.D3      net (fanout=11)       1.059   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_7_o<31>121
    SLICE_X35Y46.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N63
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW1
    SLICE_X37Y45.A1      net (fanout=9)        1.101   cpu0_i/axi_hdmi_tx_16b_0/N63
    SLICE_X37Y45.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o<31>1
    SLICE_X35Y43.A1      net (fanout=5)        1.232   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o
    SLICE_X35Y43.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00832
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n008310_SW4
    SLICE_X35Y42.A4      net (fanout=1)        0.938   cpu0_i/axi_hdmi_tx_16b_0/N41
    SLICE_X35Y42.CLK     Tas                   0.095   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      9.644ns (1.707ns logic, 7.937ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.562ns (Levels of Logic = 8)
  Clock Path Skew:      -0.243ns (1.498 - 1.741)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.DQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.D2      net (fanout=8)        1.273   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X36Y50.C2      net (fanout=58)       1.171   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X36Y50.C       Tilo                  0.124   icon0/U0/U_ICON/iSYNC
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Mmux_up_rwce_s201
    SLICE_X37Y49.B2      net (fanout=15)       0.976   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[27]
    SLICE_X37Y49.B       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>1
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>11
    SLICE_X35Y47.C2      net (fanout=9)        1.200   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_14_o<31>1
    SLICE_X35Y47.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o<31>11
    SLICE_X35Y47.B2      net (fanout=1)        0.845   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_17_o<31>1
    SLICE_X35Y47.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[11]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00834_SW0
    SLICE_X35Y42.C6      net (fanout=1)        0.496   cpu0_i/axi_hdmi_tx_16b_0/N16
    SLICE_X35Y42.C       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835
    SLICE_X34Y42.A3      net (fanout=5)        0.774   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n00835
    SLICE_X34Y42.CLK     Tas                   0.047   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<5>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.562ns (1.845ns logic, 7.717ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack:                  0.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.556ns (Levels of Logic = 8)
  Clock Path Skew:      -0.243ns (1.498 - 1.741)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.DQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.D2      net (fanout=8)        1.273   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X34Y54.A3      net (fanout=58)       1.108   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X34Y54.A       Tilo                  0.124   ila0/U0/iTRIG_IN[59]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_10_o<31>211
    SLICE_X35Y46.D1      net (fanout=8)        1.074   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_10_o<31>21
    SLICE_X35Y46.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N63
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW1
    SLICE_X37Y46.A1      net (fanout=9)        0.951   cpu0_i/axi_hdmi_tx_16b_0/N63
    SLICE_X37Y46.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o<31>1
    SLICE_X35Y44.A1      net (fanout=3)        1.211   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_30_o
    SLICE_X35Y44.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N39
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>2_SW0
    SLICE_X35Y44.B5      net (fanout=1)        0.264   cpu0_i/axi_hdmi_tx_16b_0/N18
    SLICE_X35Y44.B       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N39
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
    SLICE_X35Y42.A2      net (fanout=1)        0.800   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>3
    SLICE_X35Y42.CLK     Tas                   0.095   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[4]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<2>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      9.556ns (1.893ns logic, 7.663ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 (FF)
  Destination:          cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.555ns (Levels of Logic = 8)
  Clock Path Skew:      -0.243ns (1.498 - 1.741)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising at 0.000ns
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7 to cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y50.DQ      Tcko                  0.518   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.D2      net (fanout=8)        1.273   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_7
    SLICE_X35Y52.CMUX    Topdc                 0.536   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[19]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5_F
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>5
    SLICE_X33Y50.B2      net (fanout=2)        0.982   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>4
    SLICE_X33Y50.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o<31>7
    SLICE_X34Y54.A3      net (fanout=58)       1.108   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/Bus2IP_RdCE[31]_GND_49_o_equal_43_o
    SLICE_X34Y54.A       Tilo                  0.124   ila0/U0/iTRIG_IN[59]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_10_o<31>211
    SLICE_X35Y46.D1      net (fanout=8)        1.074   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_10_o<31>21
    SLICE_X35Y46.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N63
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_22_o<31>1_SW1
    SLICE_X37Y45.A1      net (fanout=9)        1.101   cpu0_i/axi_hdmi_tx_16b_0/N63
    SLICE_X37Y45.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o<31>1
    SLICE_X35Y44.C2      net (fanout=5)        1.074   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_equal_35_o
    SLICE_X35Y44.C       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N39
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>3
    SLICE_X35Y44.D4      net (fanout=1)        0.433   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>3
    SLICE_X35Y44.D       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N39
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/_n008310_SW3
    SLICE_X34Y42.D3      net (fanout=1)        0.667   cpu0_i/axi_hdmi_tx_16b_0/N39
    SLICE_X34Y42.CLK     Tas                   0.045   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr[2]
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_rwce_s[31]_GND_49_o_select_38_OUT<3>4
                                                       cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/up_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      9.555ns (1.843ns logic, 7.712ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_2 = PERIOD TIMEGRP "clk_fpga_2" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: cpu0_i/axi_gp0_M_ARREADY[2]/CLK
  Logical resource: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Mshreg_prepare_wrce_pulse_lite_d4/CLK
  Location pin: SLICE_X20Y56.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: cpu0_i/axi_gp0_M_ARREADY[2]/CLK
  Logical resource: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Mshreg_prepare_wrce_pulse_lite_d4/CLK
  Location pin: SLICE_X20Y56.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: cpu0_i/axi_gp0_M_ARREADY[2]/CLK
  Logical resource: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Mshreg_sig_arvalid_arrived_d4/CLK
  Location pin: SLICE_X20Y56.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: cpu0_i/axi_gp0_M_ARREADY[2]/CLK
  Logical resource: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Mshreg_sig_arvalid_arrived_d4/CLK
  Location pin: SLICE_X20Y56.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: cpu0_i/sys_reset_n/sys_reset_n/EXT_LPF/srl_time_out/CLK
  Logical resource: cpu0_i/sys_reset_n/sys_reset_n/EXT_LPF/POR_SRL_I/CLK
  Location pin: SLICE_X42Y55.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: cpu0_i/sys_reset_n/sys_reset_n/EXT_LPF/srl_time_out/CLK
  Logical resource: cpu0_i/sys_reset_n/sys_reset_n/EXT_LPF/POR_SRL_I/CLK
  Location pin: SLICE_X42Y55.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.980ns (Tmpw)
  Physical resource: cpu0_i/sys_reset_n/sys_reset_n/EXT_LPF/asr_lpf_3/CLK
  Logical resource: cpu0_i/sys_reset_n/sys_reset_n/EXT_LPF/Mshreg_asr_lpf_0/CLK
  Location pin: SLICE_X42Y57.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 8.040ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.980ns (Tmpw)
  Physical resource: cpu0_i/sys_reset_n/sys_reset_n/EXT_LPF/asr_lpf_3/CLK
  Logical resource: cpu0_i/sys_reset_n/sys_reset_n/EXT_LPF/Mshreg_asr_lpf_0/CLK
  Location pin: SLICE_X42Y57.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK
  Location pin: SLICE_X14Y55.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK
  Location pin: SLICE_X14Y55.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0/CK
  Location pin: SLICE_X14Y55.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK
  Location pin: SLICE_X14Y55.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK
  Location pin: SLICE_X14Y55.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_1/CK
  Location pin: SLICE_X14Y55.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK
  Location pin: SLICE_X14Y55.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK
  Location pin: SLICE_X14Y55.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_2/CK
  Location pin: SLICE_X14Y55.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK
  Location pin: SLICE_X14Y55.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK
  Location pin: SLICE_X14Y55.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3/CK
  Location pin: SLICE_X14Y55.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: cpu0_i/axi_gp0_S_BID[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_0/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: cpu0_i/axi_gp0_S_BID[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_0/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: cpu0_i/axi_gp0_S_BID[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_0/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: cpu0_i/axi_gp0_S_BID[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_1/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: cpu0_i/axi_gp0_S_BID[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_1/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: cpu0_i/axi_gp0_S_BID[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_1/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: cpu0_i/axi_gp0_S_BID[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_2/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: cpu0_i/axi_gp0_S_BID[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_2/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: cpu0_i/axi_gp0_S_BID[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_2/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: cpu0_i/axi_gp0_S_BID[3]/CLK
  Logical resource: cpu0_i/axi_gp0/axi_gp0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_amesg_i_3/CK
  Location pin: SLICE_X0Y50.CLK
  Clock network: cpu0_i/processing_system7_0_FCLK_CLK2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_hp0_reset_resync_path" TIG;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.357ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 (FF)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      2.951ns (Levels of Logic = 1)
  Clock Path Skew:      -0.371ns (2.677 - 3.048)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 to cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y58.AQ      Tcko                  0.456   cpu0_i/sys_reset_n_Interconnect_aresetn
                                                       cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0
    SLICE_X33Y58.D2      net (fanout=3)        1.065   cpu0_i/sys_reset_n_Interconnect_aresetn
    SLICE_X33Y58.D       Tilo                  0.124   cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X33Y63.SR      net (fanout=1)        0.901   cpu0_i/axi_hp0/axi_hp0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X33Y63.CLK     Trck                  0.405   cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.985ns logic, 1.966ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Delay:                  3.357ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 (FF)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      2.951ns (Levels of Logic = 1)
  Clock Path Skew:      -0.371ns (2.677 - 3.048)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 to cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y58.AQ      Tcko                  0.456   cpu0_i/sys_reset_n_Interconnect_aresetn
                                                       cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0
    SLICE_X33Y58.D2      net (fanout=3)        1.065   cpu0_i/sys_reset_n_Interconnect_aresetn
    SLICE_X33Y58.D       Tilo                  0.124   cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X33Y63.SR      net (fanout=1)        0.901   cpu0_i/axi_hp0/axi_hp0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X33Y63.CLK     Trck                  0.405   cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.985ns logic, 1.966ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Delay:                  3.357ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 (FF)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      2.951ns (Levels of Logic = 1)
  Clock Path Skew:      -0.371ns (2.677 - 3.048)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 to cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y58.AQ      Tcko                  0.456   cpu0_i/sys_reset_n_Interconnect_aresetn
                                                       cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0
    SLICE_X33Y58.D2      net (fanout=3)        1.065   cpu0_i/sys_reset_n_Interconnect_aresetn
    SLICE_X33Y58.D       Tilo                  0.124   cpu0_i/axi_gp0/axi_gp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X33Y63.SR      net (fanout=1)        0.901   cpu0_i/axi_hp0/axi_hp0/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X33Y63.CLK     Trck                  0.405   cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.985ns logic, 1.966ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Delay:                  1.092ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.057ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y63.AQ      Tcko                  0.456   cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X33Y63.BX      net (fanout=1)        0.520   cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X33Y63.CLK     Tdick                 0.081   cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.537ns logic, 0.520ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Delay:                  1.071ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y63.BQ      Tcko                  0.456   cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X33Y63.CX      net (fanout=1)        0.519   cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X33Y63.CLK     Tdick                 0.061   cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_hp0/axi_hp0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.517ns logic, 0.519ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_vdma_0_cdc_tig_v_path" TIG;

 1178 paths analyzed, 392 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  7.624ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_24 (FF)
  Data Path Delay:      7.203ns (Levels of Logic = 0)
  Clock Path Skew:      -0.386ns (2.687 - 3.073)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_24
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA24 Tpsscko_MAXIGP0WDATA  1.450   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                          cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X25Y46.DX         net (fanout=12)       5.695   cpu0_i/axi_gp0_M_WDATA[120]
    SLICE_X25Y46.CLK        Tdick                 0.058   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig[24]
                                                          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_24
    ----------------------------------------------------  ---------------------------
    Total                                         7.203ns (1.508ns logic, 5.695ns route)
                                                          (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Delay:                  7.535ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_26 (FF)
  Data Path Delay:      7.114ns (Levels of Logic = 0)
  Clock Path Skew:      -0.386ns (2.687 - 3.073)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_26
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA26 Tpsscko_MAXIGP0WDATA  1.450   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                          cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X25Y46.BX         net (fanout=12)       5.583   cpu0_i/axi_gp0_M_WDATA[122]
    SLICE_X25Y46.CLK        Tdick                 0.081   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig[24]
                                                          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_26
    ----------------------------------------------------  ---------------------------
    Total                                         7.114ns (1.531ns logic, 5.583ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  7.440ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_28 (FF)
  Data Path Delay:      7.020ns (Levels of Logic = 0)
  Clock Path Skew:      -0.385ns (2.688 - 3.073)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_28
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA28 Tpsscko_MAXIGP0WDATA  1.450   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                          cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X23Y48.BX         net (fanout=12)       5.489   cpu0_i/axi_gp0_M_WDATA[124]
    SLICE_X23Y48.CLK        Tdick                 0.081   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig[30]
                                                          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_28
    ----------------------------------------------------  ---------------------------
    Total                                         7.020ns (1.531ns logic, 5.489ns route)
                                                          (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Delay:                  7.328ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_13 (FF)
  Data Path Delay:      6.902ns (Levels of Logic = 0)
  Clock Path Skew:      -0.391ns (2.682 - 3.073)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_13
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA13 Tpsscko_MAXIGP0WDATA  1.450   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                          cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X24Y36.BX         net (fanout=12)       5.407   cpu0_i/axi_gp0_M_WDATA[109]
    SLICE_X24Y36.CLK        Tdick                 0.045   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig[15]
                                                          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_13
    ----------------------------------------------------  ---------------------------
    Total                                         6.902ns (1.495ns logic, 5.407ns route)
                                                          (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  7.257ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_4 (FF)
  Data Path Delay:      6.825ns (Levels of Logic = 0)
  Clock Path Skew:      -0.397ns (2.676 - 3.073)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_4
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA4 Tpsscko_MAXIGP0WDATA  1.450   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                         cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X24Y30.AX        net (fanout=14)       5.344   cpu0_i/axi_gp0_M_WDATA[100]
    SLICE_X24Y30.CLK       Tdick                 0.031   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig[7]
                                                         cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_4
    ---------------------------------------------------  ---------------------------
    Total                                        6.825ns (1.481ns logic, 5.344ns route)
                                                         (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Delay:                  7.097ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_20 (FF)
  Data Path Delay:      6.681ns (Levels of Logic = 0)
  Clock Path Skew:      -0.381ns (2.692 - 3.073)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_20
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA20 Tpsscko_MAXIGP0WDATA  1.450   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                          cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X17Y43.AX         net (fanout=12)       5.164   cpu0_i/axi_gp0_M_WDATA[116]
    SLICE_X17Y43.CLK        Tdick                 0.067   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig[23]
                                                          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_20
    ----------------------------------------------------  ---------------------------
    Total                                         6.681ns (1.517ns logic, 5.164ns route)
                                                          (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Delay:                  6.670ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_21 (FF)
  Data Path Delay:      6.254ns (Levels of Logic = 0)
  Clock Path Skew:      -0.381ns (2.692 - 3.073)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_21
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA21 Tpsscko_MAXIGP0WDATA  1.450   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                          cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X17Y43.BX         net (fanout=12)       4.723   cpu0_i/axi_gp0_M_WDATA[117]
    SLICE_X17Y43.CLK        Tdick                 0.081   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig[23]
                                                          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_21
    ----------------------------------------------------  ---------------------------
    Total                                         6.254ns (1.531ns logic, 4.723ns route)
                                                          (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Delay:                  6.522ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_22 (FF)
  Data Path Delay:      6.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.381ns (2.692 - 3.073)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_22
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA22 Tpsscko_MAXIGP0WDATA  1.450   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                          cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X17Y43.CX         net (fanout=12)       4.595   cpu0_i/axi_gp0_M_WDATA[118]
    SLICE_X17Y43.CLK        Tdick                 0.061   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig[23]
                                                          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_22
    ----------------------------------------------------  ---------------------------
    Total                                         6.106ns (1.511ns logic, 4.595ns route)
                                                          (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Delay:                  6.070ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30 (FF)
  Data Path Delay:      5.742ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (2.688 - 2.981)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AMUX    Tshcko                0.594   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X21Y35.D3      net (fanout=3)        1.014   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X21Y35.DMUX    Tilo                  0.357   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X21Y39.A1      net (fanout=1)        1.234   cpu0_i/axi_vdma_0/N87
    SLICE_X21Y39.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X25Y47.A5      net (fanout=38)       1.343   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X25Y47.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[31]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<30>1
    SLICE_X24Y48.B5      net (fanout=1)        0.909   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[30]
    SLICE_X24Y48.CLK     Tas                   0.043   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<30>3
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30
    -------------------------------------------------  ---------------------------
    Total                                      5.742ns (1.242ns logic, 4.500ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Delay:                  6.062ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_1 (FF)
  Data Path Delay:      5.729ns (Levels of Logic = 4)
  Clock Path Skew:      -0.298ns (2.683 - 2.981)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.CMUX    Tshcko                0.592   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2
    SLICE_X26Y27.B4      net (fanout=71)       2.631   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[2]
    SLICE_X26Y27.B       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<1>1
    SLICE_X26Y27.A4      net (fanout=1)        0.444   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334[1]
    SLICE_X26Y27.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<1>2
    SLICE_X26Y32.D2      net (fanout=1)        1.222   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<1>1
    SLICE_X26Y32.D       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[1]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<1>3
    SLICE_X26Y32.C6      net (fanout=1)        0.375   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<1>2
    SLICE_X26Y32.CLK     Tas                   0.093   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[1]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<1>4
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_1
    -------------------------------------------------  ---------------------------
    Total                                      5.729ns (1.057ns logic, 4.672ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay:                  6.014ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29 (FF)
  Data Path Delay:      5.686ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (2.688 - 2.981)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AMUX    Tshcko                0.594   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X21Y35.D3      net (fanout=3)        1.014   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X21Y35.DMUX    Tilo                  0.357   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X21Y39.A1      net (fanout=1)        1.234   cpu0_i/axi_vdma_0/N87
    SLICE_X21Y39.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X22Y47.C3      net (fanout=38)       1.631   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X22Y47.CMUX    Tilo                  0.356   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>2
    SLICE_X22Y47.B5      net (fanout=1)        0.283   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>1
    SLICE_X22Y47.CLK     Tas                   0.093   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>3
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    -------------------------------------------------  ---------------------------
    Total                                      5.686ns (1.524ns logic, 4.162ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Delay:                  5.975ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_6 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_1 (FF)
  Data Path Delay:      5.644ns (Levels of Logic = 4)
  Clock Path Skew:      -0.296ns (2.683 - 2.979)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_6 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y39.CQ      Tcko                  0.456   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_6
    SLICE_X26Y27.B3      net (fanout=51)       2.682   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[6]
    SLICE_X26Y27.B       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<1>1
    SLICE_X26Y27.A4      net (fanout=1)        0.444   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334[1]
    SLICE_X26Y27.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<1>2
    SLICE_X26Y32.D2      net (fanout=1)        1.222   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<1>1
    SLICE_X26Y32.D       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[1]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<1>3
    SLICE_X26Y32.C6      net (fanout=1)        0.375   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<1>2
    SLICE_X26Y32.CLK     Tas                   0.093   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[1]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<1>4
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_1
    -------------------------------------------------  ---------------------------
    Total                                      5.644ns (0.921ns logic, 4.723ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Delay:                  5.961ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_12 (FF)
  Data Path Delay:      5.535ns (Levels of Logic = 0)
  Clock Path Skew:      -0.391ns (2.682 - 3.073)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/processing_system7_0/processing_system7_0/PS7_i to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_12
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0WDATA12 Tpsscko_MAXIGP0WDATA  1.450   cpu0_i/processing_system7_0/processing_system7_0/PS7_i
                                                          cpu0_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X24Y36.AX         net (fanout=12)       4.054   cpu0_i/axi_gp0_M_WDATA[108]
    SLICE_X24Y36.CLK        Tdick                 0.031   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig[15]
                                                          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/mm2s_axi2ip_wrdata_cdc_tig_12
    ----------------------------------------------------  ---------------------------
    Total                                         5.535ns (1.481ns logic, 4.054ns route)
                                                          (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Delay:                  5.899ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31 (FF)
  Data Path Delay:      5.571ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (2.688 - 2.981)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AMUX    Tshcko                0.594   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X21Y35.D3      net (fanout=3)        1.014   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X21Y35.DMUX    Tilo                  0.357   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X21Y39.A1      net (fanout=1)        1.234   cpu0_i/axi_vdma_0/N87
    SLICE_X21Y39.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X24Y47.D1      net (fanout=38)       1.771   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X24Y47.D       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_31
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>1
    SLICE_X24Y48.A6      net (fanout=1)        0.306   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[31]
    SLICE_X24Y48.CLK     Tas                   0.047   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>3
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    -------------------------------------------------  ---------------------------
    Total                                      5.571ns (1.246ns logic, 4.325ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Delay:                  5.896ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_2 (FF)
  Data Path Delay:      5.561ns (Levels of Logic = 4)
  Clock Path Skew:      -0.300ns (2.681 - 2.981)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.CMUX    Tshcko                0.592   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2
    SLICE_X27Y27.B2      net (fanout=71)       2.854   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[2]
    SLICE_X27Y27.B       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[7]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<2>1
    SLICE_X27Y27.A4      net (fanout=1)        0.433   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334[2]
    SLICE_X27Y27.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[7]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<2>2
    SLICE_X27Y31.B3      net (fanout=1)        0.782   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<2>1
    SLICE_X27Y31.B       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<2>3
    SLICE_X27Y31.A4      net (fanout=1)        0.433   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<2>2
    SLICE_X27Y31.CLK     Tas                   0.095   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<2>4
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_2
    -------------------------------------------------  ---------------------------
    Total                                      5.561ns (1.059ns logic, 4.502ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay:                  5.851ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_3 (FF)
  Data Path Delay:      5.516ns (Levels of Logic = 3)
  Clock Path Skew:      -0.300ns (2.681 - 2.981)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AMUX    Tshcko                0.594   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X21Y35.D3      net (fanout=3)        1.014   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X21Y35.DMUX    Tilo                  0.357   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X21Y39.A1      net (fanout=1)        1.234   cpu0_i/axi_vdma_0/N87
    SLICE_X21Y39.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X27Y31.C1      net (fanout=38)       2.100   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X27Y31.CLK     Tas                   0.093   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<3>4
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_3
    -------------------------------------------------  ---------------------------
    Total                                      5.516ns (1.168ns logic, 4.348ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay:                  5.846ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30 (FF)
  Data Path Delay:      5.518ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (2.688 - 2.981)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.BMUX    Tshcko                0.591   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X21Y35.D5      net (fanout=3)        0.825   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X21Y35.DMUX    Tilo                  0.325   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X21Y39.A1      net (fanout=1)        1.234   cpu0_i/axi_vdma_0/N87
    SLICE_X21Y39.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X25Y47.A5      net (fanout=38)       1.343   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X25Y47.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[31]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<30>1
    SLICE_X24Y48.B5      net (fanout=1)        0.909   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[30]
    SLICE_X24Y48.CLK     Tas                   0.043   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<30>3
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_30
    -------------------------------------------------  ---------------------------
    Total                                      5.518ns (1.207ns logic, 4.311ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Delay:                  5.790ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29 (FF)
  Data Path Delay:      5.462ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (2.688 - 2.981)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.BMUX    Tshcko                0.591   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X21Y35.D5      net (fanout=3)        0.825   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X21Y35.DMUX    Tilo                  0.325   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X21Y39.A1      net (fanout=1)        1.234   cpu0_i/axi_vdma_0/N87
    SLICE_X21Y39.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X22Y47.C3      net (fanout=38)       1.631   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X22Y47.CMUX    Tilo                  0.356   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>2
    SLICE_X22Y47.B5      net (fanout=1)        0.283   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>1
    SLICE_X22Y47.CLK     Tas                   0.093   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>3
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    -------------------------------------------------  ---------------------------
    Total                                      5.462ns (1.489ns logic, 3.973ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Delay:                  5.778ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31 (FF)
  Data Path Delay:      5.450ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (2.688 - 2.981)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AMUX    Tshcko                0.594   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X21Y35.D3      net (fanout=3)        1.014   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X21Y35.DMUX    Tilo                  0.357   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X21Y39.A1      net (fanout=1)        1.234   cpu0_i/axi_vdma_0/N87
    SLICE_X21Y39.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X24Y48.C3      net (fanout=38)       1.442   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X24Y48.CMUX    Tilo                  0.360   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>2
    SLICE_X24Y48.A5      net (fanout=1)        0.278   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>1
    SLICE_X24Y48.CLK     Tas                   0.047   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>3
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    -------------------------------------------------  ---------------------------
    Total                                      5.450ns (1.482ns logic, 3.968ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Delay:                  5.729ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21 (FF)
  Data Path Delay:      5.404ns (Levels of Logic = 3)
  Clock Path Skew:      -0.290ns (2.691 - 2.981)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.BMUX    Tshcko                0.591   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X22Y36.C3      net (fanout=3)        1.351   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X22Y36.CMUX    Tilo                  0.356   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[15]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_10_o<7>11
    SLICE_X22Y37.D1      net (fanout=24)       0.929   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_10_o<7>1
    SLICE_X22Y37.DMUX    Tilo                  0.357   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[15]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_3_o<7>11
    SLICE_X19Y42.A1      net (fanout=11)       1.725   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_3_o<7>1
    SLICE_X19Y42.CLK     Tas                   0.095   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[20]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<21>3
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_21
    -------------------------------------------------  ---------------------------
    Total                                      5.404ns (1.399ns logic, 4.005ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Delay:                  5.718ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_1 (FF)
  Data Path Delay:      5.385ns (Levels of Logic = 3)
  Clock Path Skew:      -0.298ns (2.683 - 2.981)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.CMUX    Tshcko                0.592   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2
    SLICE_X26Y27.A2      net (fanout=71)       2.855   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[2]
    SLICE_X26Y27.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/linebuf_threshold_i[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<1>2
    SLICE_X26Y32.D2      net (fanout=1)        1.222   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<1>1
    SLICE_X26Y32.D       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[1]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<1>3
    SLICE_X26Y32.C6      net (fanout=1)        0.375   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<1>2
    SLICE_X26Y32.CLK     Tas                   0.093   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[1]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<1>4
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_1
    -------------------------------------------------  ---------------------------
    Total                                      5.385ns (0.933ns logic, 4.452ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Delay:                  5.708ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_16 (FF)
  Data Path Delay:      5.383ns (Levels of Logic = 4)
  Clock Path Skew:      -0.290ns (2.691 - 2.981)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AMUX    Tshcko                0.594   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X21Y35.D3      net (fanout=3)        1.014   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X21Y35.DMUX    Tilo                  0.357   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X21Y39.A1      net (fanout=1)        1.234   cpu0_i/axi_vdma_0/N87
    SLICE_X21Y39.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X21Y41.B1      net (fanout=38)       1.325   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X21Y41.B       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address3_i[19]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<16>1
    SLICE_X20Y43.B5      net (fanout=1)        0.568   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[16]
    SLICE_X20Y43.CLK     Tas                   0.043   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[16]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<16>3
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_16
    -------------------------------------------------  ---------------------------
    Total                                      5.383ns (1.242ns logic, 4.141ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Delay:                  5.675ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31 (FF)
  Data Path Delay:      5.347ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (2.688 - 2.981)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.BMUX    Tshcko                0.591   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X21Y35.D5      net (fanout=3)        0.825   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X21Y35.DMUX    Tilo                  0.325   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X21Y39.A1      net (fanout=1)        1.234   cpu0_i/axi_vdma_0/N87
    SLICE_X21Y39.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X24Y47.D1      net (fanout=38)       1.771   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X24Y47.D       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_31
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>1
    SLICE_X24Y48.A6      net (fanout=1)        0.306   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[31]
    SLICE_X24Y48.CLK     Tas                   0.047   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[30]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<31>3
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_31
    -------------------------------------------------  ---------------------------
    Total                                      5.347ns (1.211ns logic, 4.136ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay:                  5.673ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18 (FF)
  Data Path Delay:      5.348ns (Levels of Logic = 4)
  Clock Path Skew:      -0.290ns (2.691 - 2.981)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AMUX    Tshcko                0.594   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X21Y35.D3      net (fanout=3)        1.014   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X21Y35.DMUX    Tilo                  0.357   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X21Y39.A1      net (fanout=1)        1.234   cpu0_i/axi_vdma_0/N87
    SLICE_X21Y39.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X19Y41.D3      net (fanout=38)       1.007   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X19Y41.D       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address2_i[19]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<18>1
    SLICE_X18Y41.B2      net (fanout=1)        0.801   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[18]
    SLICE_X18Y41.CLK     Tas                   0.093   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[18]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<18>3
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_18
    -------------------------------------------------  ---------------------------
    Total                                      5.348ns (1.292ns logic, 4.056ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Delay:                  5.663ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29 (FF)
  Data Path Delay:      5.335ns (Levels of Logic = 4)
  Clock Path Skew:      -0.293ns (2.688 - 2.981)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AMUX    Tshcko                0.594   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X21Y35.D3      net (fanout=3)        1.014   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X21Y35.DMUX    Tilo                  0.357   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X21Y39.A1      net (fanout=1)        1.234   cpu0_i/axi_vdma_0/N87
    SLICE_X21Y39.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X23Y47.C6      net (fanout=38)       1.089   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X23Y47.C       Tilo                  0.124   cpu0_i/axi_gp0_M_RDATA[111]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>1
    SLICE_X22Y47.B3      net (fanout=1)        0.706   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337[29]
    SLICE_X22Y47.CLK     Tas                   0.093   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[29]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<29>3
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_29
    -------------------------------------------------  ---------------------------
    Total                                      5.335ns (1.292ns logic, 4.043ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Delay:                  5.638ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_10 (FF)
  Data Path Delay:      5.302ns (Levels of Logic = 3)
  Clock Path Skew:      -0.301ns (2.680 - 2.981)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.CMUX    Tshcko                0.592   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2
    SLICE_X25Y28.A2      net (fanout=71)       2.646   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[2]
    SLICE_X25Y28.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i_11
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0338<10>2
    SLICE_X24Y33.B2      net (fanout=1)        1.317   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0338<10>1
    SLICE_X24Y33.B       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[11]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0338<10>3
    SLICE_X24Y33.A4      net (fanout=1)        0.452   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0338<10>2
    SLICE_X24Y33.CLK     Tas                   0.047   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[11]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0338<10>4
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_10
    -------------------------------------------------  ---------------------------
    Total                                      5.302ns (0.887ns logic, 4.415ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Delay:                  5.630ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_6 (FF)
  Data Path Delay:      5.291ns (Levels of Logic = 3)
  Clock Path Skew:      -0.304ns (2.677 - 2.981)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AMUX    Tshcko                0.594   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X21Y35.D3      net (fanout=3)        1.014   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X21Y35.DMUX    Tilo                  0.357   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X21Y39.A1      net (fanout=1)        1.234   cpu0_i/axi_vdma_0/N87
    SLICE_X21Y39.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X24Y31.A2      net (fanout=38)       1.921   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X24Y31.CLK     Tas                   0.047   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[7]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0338<6>4
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_6
    -------------------------------------------------  ---------------------------
    Total                                      5.291ns (1.122ns logic, 4.169ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Delay:                  5.627ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_3 (FF)
  Data Path Delay:      5.292ns (Levels of Logic = 3)
  Clock Path Skew:      -0.300ns (2.681 - 2.981)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.BMUX    Tshcko                0.591   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_1
    SLICE_X21Y35.D5      net (fanout=3)        0.825   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[1]
    SLICE_X21Y35.DMUX    Tilo                  0.325   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X21Y39.A1      net (fanout=1)        1.234   cpu0_i/axi_vdma_0/N87
    SLICE_X21Y39.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X27Y31.C1      net (fanout=38)       2.100   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X27Y31.CLK     Tas                   0.093   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<3>4
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_3
    -------------------------------------------------  ---------------------------
    Total                                      5.292ns (1.133ns logic, 4.159ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay:                  5.616ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_5 (FF)
  Data Path Delay:      5.281ns (Levels of Logic = 4)
  Clock Path Skew:      -0.300ns (2.681 - 2.981)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.CMUX    Tshcko                0.592   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_2
    SLICE_X26Y29.B3      net (fanout=71)       2.513   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[2]
    SLICE_X26Y29.B       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i[7]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<5>1
    SLICE_X26Y29.A1      net (fanout=1)        0.890   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334[5]
    SLICE_X26Y29.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_start_address1_i[7]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<5>2
    SLICE_X28Y31.D5      net (fanout=1)        0.587   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<5>1
    SLICE_X28Y31.D       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[5]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<5>4
    SLICE_X28Y31.C5      net (fanout=1)        0.282   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<5>3
    SLICE_X28Y31.CLK     Tas                   0.045   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[5]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0334<5>5
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_5
    -------------------------------------------------  ---------------------------
    Total                                      5.281ns (1.009ns logic, 4.272ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Delay:                  5.571ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_17 (FF)
  Data Path Delay:      5.246ns (Levels of Logic = 4)
  Clock Path Skew:      -0.290ns (2.691 - 2.981)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0 to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y43.AMUX    Tshcko                0.594   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[3]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig_0
    SLICE_X21Y35.D3      net (fanout=3)        1.014   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[0]
    SLICE_X21Y35.DMUX    Tilo                  0.357   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/dmacr_i[0]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1_SW0
    SLICE_X21Y39.A1      net (fanout=1)        1.234   cpu0_i/axi_vdma_0/N87
    SLICE_X21Y39.A       Tilo                  0.124   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_mm2s_cdc_tig[7]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X20Y43.C2      net (fanout=38)       1.238   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_80_o_read_addr[7]_equal_11_o<7>1
    SLICE_X20Y43.CMUX    Tilo                  0.360   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[16]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<17>2
    SLICE_X20Y43.A5      net (fanout=1)        0.278   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<17>1
    SLICE_X20Y43.CLK     Tas                   0.047   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig[16]
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/_n0337<17>3
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata_captured_mm2s_cdc_tig_17
    -------------------------------------------------  ---------------------------
    Total                                      5.246ns (1.482ns logic, 3.764ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_vdma_0_cdc_from_2_cdc_to_path" TIG;

 19 paths analyzed, 19 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.201ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to (FF)
  Data Path Delay:      1.882ns (Levels of Logic = 1)
  Clock Path Skew:      -0.284ns (2.687 - 2.971)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from to cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y52.BQ      Tcko                  0.456   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X22Y43.D2      net (fanout=2)        1.351   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X22Y43.CLK     Tas                   0.075   cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.882ns (0.531ns logic, 1.351ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Delay:                  2.159ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to (FF)
  Data Path Delay:      1.835ns (Levels of Logic = 1)
  Clock Path Skew:      -0.289ns (2.681 - 2.970)
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from to cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.AQ      Tcko                  0.456   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from
    SLICE_X19Y30.B4      net (fanout=2)        1.304   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from
    SLICE_X19Y30.CLK     Tas                   0.075   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_147_o_MUX_597_o11
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.835ns (0.531ns logic, 1.304ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Delay:                  2.133ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to (FF)
  Data Path Delay:      1.814ns (Levels of Logic = 1)
  Clock Path Skew:      -0.284ns (2.691 - 2.975)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/clk150mhz rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from to cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y9.CQ       Tcko                  0.456   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X26Y6.A1       net (fanout=2)        1.253   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X26Y6.CLK      Tas                   0.105   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d2
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from_rt
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.814ns (0.561ns logic, 1.253ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Delay:                  2.106ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to (FF)
  Data Path Delay:      1.787ns (Levels of Logic = 1)
  Clock Path Skew:      -0.284ns (2.691 - 2.975)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from to cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y9.CMUX     Tshcko                0.592   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X26Y4.A1       net (fanout=2)        1.118   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X26Y4.CLK      Tas                   0.077   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from_rt
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.787ns (0.669ns logic, 1.118ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Delay:                  1.990ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.664ns (Levels of Logic = 1)
  Clock Path Skew:      -0.291ns (2.690 - 2.981)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from to cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y4.AQ       Tcko                  0.456   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from
    SLICE_X26Y7.C1       net (fanout=1)        1.099   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from
    SLICE_X26Y7.CLK      Tas                   0.109   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d2
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from_rt
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.664ns (0.565ns logic, 1.099ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Delay:                  1.962ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.634ns (Levels of Logic = 1)
  Clock Path Skew:      -0.293ns (2.685 - 2.978)
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from to cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y12.AMUX    Tshcko                0.594   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/s_fsync_d2
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from
    SLICE_X19Y16.D2      net (fanout=1)        0.948   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from
    SLICE_X19Y16.CLK     Tas                   0.092   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_617_o_MUX_711_o11
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.634ns (0.686ns logic, 0.948ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Delay:                  1.857ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to (FF)
  Data Path Delay:      1.533ns (Levels of Logic = 0)
  Clock Path Skew:      -0.289ns (2.691 - 2.980)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from to cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y7.DMUX     Tshcko                0.594   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X26Y3.AX       net (fanout=2)        0.872   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X26Y3.CLK      Tdick                 0.067   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d2
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.533ns (0.661ns logic, 0.872ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Delay:                  1.815ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to (FF)
  Data Path Delay:      1.474ns (Levels of Logic = 1)
  Clock Path Skew:      -0.306ns (2.670 - 2.976)
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from to cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y13.DQ      Tcko                  0.518   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X22Y25.D5      net (fanout=2)        0.864   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X22Y25.CLK     Tas                   0.092   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.474ns (0.610ns logic, 0.864ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Delay:                  1.793ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.456ns (Levels of Logic = 0)
  Clock Path Skew:      -0.302ns (2.674 - 2.976)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from to cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y36.AQ      Tcko                  0.456   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from
    SLICE_X27Y24.AX      net (fanout=1)        0.933   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from
    SLICE_X27Y24.CLK     Tdick                 0.067   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d2
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.456ns (0.523ns logic, 0.933ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Delay:                  1.681ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to (FF)
  Data Path Delay:      1.355ns (Levels of Logic = 1)
  Clock Path Skew:      -0.291ns (2.687 - 2.978)
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from to cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y12.DQ      Tcko                  0.456   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X18Y13.B1      net (fanout=2)        0.822   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X18Y13.CLK     Tas                   0.077   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.533ns logic, 0.822ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Delay:                  1.680ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.356ns (Levels of Logic = 1)
  Clock Path Skew:      -0.289ns (2.690 - 2.979)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/clk150mhz rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from to cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y11.AQ      Tcko                  0.456   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
    SLICE_X19Y10.C1      net (fanout=1)        0.807   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
    SLICE_X19Y10.CLK     Tas                   0.093   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_628_o_MUX_714_o11
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.356ns (0.549ns logic, 0.807ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Delay:                  1.556ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to (FF)
  Data Path Delay:      1.227ns (Levels of Logic = 1)
  Clock Path Skew:      -0.294ns (2.683 - 2.977)
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from to cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y13.DQ      Tcko                  0.456   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from
    SLICE_X14Y18.B5      net (fanout=2)        0.727   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from
    SLICE_X14Y18.CLK     Tas                   0.044   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d4
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_147_o_MUX_597_o11
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (0.500ns logic, 0.727ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Delay:                  1.513ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.187ns (Levels of Logic = 0)
  Clock Path Skew:      -0.291ns (2.690 - 2.981)
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from to cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y5.AMUX     Tshcko                0.594   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/axis_min_assert_sftrst
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from
    SLICE_X27Y7.AX       net (fanout=1)        0.526   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.s_level_in_d1_cdc_from
    SLICE_X27Y7.CLK      Tdick                 0.067   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/GENERATE_LEVEL_S_P_CDC_NO_RST.p_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (0.661ns logic, 0.526ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Delay:                  1.388ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.066ns (Levels of Logic = 0)
  Clock Path Skew:      -0.287ns (2.684 - 2.971)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/clk150mhz rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from to cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y18.CQ      Tcko                  0.518   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from
    SLICE_X17Y17.AX      net (fanout=1)        0.481   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.p_level_in_d1_cdc_from
    SLICE_X17Y17.CLK     Tdick                 0.067   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.sig_mm2s_axis_resetn
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/GENERATE_LEVEL_P_S_CDC_NO_RST.s_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.066ns (0.585ns logic, 0.481ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Delay:                  1.372ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.044ns (Levels of Logic = 1)
  Clock Path Skew:      -0.293ns (2.687 - 2.980)
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from to cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y12.AQ      Tcko                  0.456   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from
    SLICE_X15Y15.A5      net (fanout=1)        0.545   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from
    SLICE_X15Y15.CLK     Tas                   0.043   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.I_MM2S_DMA_MNGR/I_CMDSTS/sts_tready
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_617_o_MUX_711_o11
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.044ns (0.499ns logic, 0.545ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Delay:                  1.371ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to (FF)
  Data Path Delay:      1.049ns (Levels of Logic = 1)
  Clock Path Skew:      -0.287ns (2.688 - 2.975)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/clk150mhz rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from to cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y17.AQ      Tcko                  0.456   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
    SLICE_X15Y13.A5      net (fanout=1)        0.550   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
    SLICE_X15Y13.CLK     Tas                   0.043   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d2
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_628_o_MUX_714_o11
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      1.049ns (0.499ns logic, 0.550ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Delay:                  1.314ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to (FF)
  Data Path Delay:      0.990ns (Levels of Logic = 0)
  Clock Path Skew:      -0.289ns (2.691 - 2.980)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/clk150mhz rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from to cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y7.DQ       Tcko                  0.456   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X27Y5.AX       net (fanout=2)        0.487   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.p_in_d1_cdc_from
    SLICE_X27Y5.CLK      Tdick                 0.047   cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d2
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED_NO_RST.s_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      0.990ns (0.503ns logic, 0.487ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Delay:                  1.280ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to (FF)
  Data Path Delay:      0.957ns (Levels of Logic = 1)
  Clock Path Skew:      -0.288ns (2.687 - 2.975)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/clk150mhz rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from to cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y15.AQ      Tcko                  0.456   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
    SLICE_X19Y14.A5      net (fanout=1)        0.406   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from
    SLICE_X19Y14.CLK     Tas                   0.095   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_628_o_MUX_714_o11
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.STOP_CDC_I/GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.551ns logic, 0.406ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Delay:                  1.162ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from (FF)
  Destination:          cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to (FF)
  Data Path Delay:      0.838ns (Levels of Logic = 1)
  Clock Path Skew:      -0.289ns (2.681 - 2.970)
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/clk150mhz rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from to cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.AQ      Tcko                  0.518   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X21Y18.B5      net (fanout=2)        0.276   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from
    SLICE_X21Y18.CLK     Tas                   0.044   cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d4
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11
                                                       cpu0_i/axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.562ns logic, 0.276ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_hp2_reset_resync_path" TIG;

 15 paths analyzed, 15 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.512ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 (FF)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_2 (FF)
  Data Path Delay:      3.112ns (Levels of Logic = 1)
  Clock Path Skew:      -0.365ns (2.683 - 3.048)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/clk150mhz rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y58.AQ      Tcko                  0.456   cpu0_i/sys_reset_n_Interconnect_aresetn
                                                       cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0
    SLICE_X34Y58.D5      net (fanout=3)        0.674   cpu0_i/sys_reset_n_Interconnect_aresetn
    SLICE_X34Y58.D       Tilo                  0.124   cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X17Y51.SR      net (fanout=3)        1.453   cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X17Y51.CLK     Trck                  0.405   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync<2>_inv
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (0.985ns logic, 2.127ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Delay:                  3.512ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 (FF)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1 (FF)
  Data Path Delay:      3.112ns (Levels of Logic = 1)
  Clock Path Skew:      -0.365ns (2.683 - 3.048)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/clk150mhz rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y58.AQ      Tcko                  0.456   cpu0_i/sys_reset_n_Interconnect_aresetn
                                                       cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0
    SLICE_X34Y58.D5      net (fanout=3)        0.674   cpu0_i/sys_reset_n_Interconnect_aresetn
    SLICE_X34Y58.D       Tilo                  0.124   cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X17Y51.SR      net (fanout=3)        1.453   cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X17Y51.CLK     Trck                  0.405   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync<2>_inv
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (0.985ns logic, 2.127ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Delay:                  3.512ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 (FF)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_0 (FF)
  Data Path Delay:      3.112ns (Levels of Logic = 1)
  Clock Path Skew:      -0.365ns (2.683 - 3.048)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/clk150mhz rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y58.AQ      Tcko                  0.456   cpu0_i/sys_reset_n_Interconnect_aresetn
                                                       cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0
    SLICE_X34Y58.D5      net (fanout=3)        0.674   cpu0_i/sys_reset_n_Interconnect_aresetn
    SLICE_X34Y58.D       Tilo                  0.124   cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X17Y51.SR      net (fanout=3)        1.453   cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X17Y51.CLK     Trck                  0.405   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync<2>_inv
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      3.112ns (0.985ns logic, 2.127ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Delay:                  3.484ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 (FF)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      3.083ns (Levels of Logic = 1)
  Clock Path Skew:      -0.366ns (2.682 - 3.048)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/clk150mhz rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y58.AQ      Tcko                  0.456   cpu0_i/sys_reset_n_Interconnect_aresetn
                                                       cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0
    SLICE_X34Y58.D5      net (fanout=3)        0.674   cpu0_i/sys_reset_n_Interconnect_aresetn
    SLICE_X34Y58.D       Tilo                  0.124   cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X17Y53.SR      net (fanout=3)        1.424   cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X17Y53.CLK     Trck                  0.405   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      3.083ns (0.985ns logic, 2.098ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Delay:                  3.484ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 (FF)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      3.083ns (Levels of Logic = 1)
  Clock Path Skew:      -0.366ns (2.682 - 3.048)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/clk150mhz rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y58.AQ      Tcko                  0.456   cpu0_i/sys_reset_n_Interconnect_aresetn
                                                       cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0
    SLICE_X34Y58.D5      net (fanout=3)        0.674   cpu0_i/sys_reset_n_Interconnect_aresetn
    SLICE_X34Y58.D       Tilo                  0.124   cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X17Y53.SR      net (fanout=3)        1.424   cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X17Y53.CLK     Trck                  0.405   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      3.083ns (0.985ns logic, 2.098ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Delay:                  3.484ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 (FF)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      3.083ns (Levels of Logic = 1)
  Clock Path Skew:      -0.366ns (2.682 - 3.048)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/clk150mhz rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y58.AQ      Tcko                  0.456   cpu0_i/sys_reset_n_Interconnect_aresetn
                                                       cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0
    SLICE_X34Y58.D5      net (fanout=3)        0.674   cpu0_i/sys_reset_n_Interconnect_aresetn
    SLICE_X34Y58.D       Tilo                  0.124   cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X17Y53.SR      net (fanout=3)        1.424   cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X17Y53.CLK     Trck                  0.405   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      3.083ns (0.985ns logic, 2.098ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Delay:                  3.482ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 (FF)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0 (FF)
  Data Path Delay:      3.082ns (Levels of Logic = 1)
  Clock Path Skew:      -0.365ns (2.683 - 3.048)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y58.AQ      Tcko                  0.456   cpu0_i/sys_reset_n_Interconnect_aresetn
                                                       cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0
    SLICE_X34Y58.D5      net (fanout=3)        0.674   cpu0_i/sys_reset_n_Interconnect_aresetn
    SLICE_X34Y58.D       Tilo                  0.124   cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X17Y52.SR      net (fanout=3)        1.423   cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X17Y52.CLK     Trck                  0.405   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0
    -------------------------------------------------  ---------------------------
    Total                                      3.082ns (0.985ns logic, 2.097ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Delay:                  3.482ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 (FF)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_2 (FF)
  Data Path Delay:      3.082ns (Levels of Logic = 1)
  Clock Path Skew:      -0.365ns (2.683 - 3.048)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y58.AQ      Tcko                  0.456   cpu0_i/sys_reset_n_Interconnect_aresetn
                                                       cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0
    SLICE_X34Y58.D5      net (fanout=3)        0.674   cpu0_i/sys_reset_n_Interconnect_aresetn
    SLICE_X34Y58.D       Tilo                  0.124   cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X17Y52.SR      net (fanout=3)        1.423   cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X17Y52.CLK     Trck                  0.405   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      3.082ns (0.985ns logic, 2.097ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Delay:                  3.482ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 (FF)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1 (FF)
  Data Path Delay:      3.082ns (Levels of Logic = 1)
  Clock Path Skew:      -0.365ns (2.683 - 3.048)
  Source Clock:         cpu0_i/processing_system7_0_FCLK_CLK2 rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y58.AQ      Tcko                  0.456   cpu0_i/sys_reset_n_Interconnect_aresetn
                                                       cpu0_i/sys_reset_n/sys_reset_n/Interconnect_aresetn_0
    SLICE_X34Y58.D5      net (fanout=3)        0.674   cpu0_i/sys_reset_n_Interconnect_aresetn
    SLICE_X34Y58.D       Tilo                  0.124   cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv1_INV_0
    SLICE_X17Y52.SR      net (fanout=3)        1.423   cpu0_i/axi_hp2/axi_hp2/mi_converter_bank/gen_conv_slot[0].clock_conv_inst/INTERCONNECT_ARESETN_inv
    SLICE_X17Y52.CLK     Trck                  0.405   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      3.082ns (0.985ns logic, 2.097ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Delay:                  1.092ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.057ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.AQ      Tcko                  0.456   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X17Y53.BX      net (fanout=1)        0.520   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X17Y53.CLK     Tdick                 0.081   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.537ns logic, 0.520ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Delay:                  1.092ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0 (FF)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1 (FF)
  Data Path Delay:      1.057ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y52.AQ      Tcko                  0.456   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_0
    SLICE_X17Y52.BX      net (fanout=1)        0.520   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[0]
    SLICE_X17Y52.CLK     Tdick                 0.081   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.537ns logic, 0.520ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Delay:                  1.073ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_0 (FF)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1 (FF)
  Data Path Delay:      1.038ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_0 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.AMUX    Tshcko                0.594   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync<2>_inv
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_0
    SLICE_X17Y51.BX      net (fanout=1)        0.382   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync[0]
    SLICE_X17Y51.CLK     Tdick                 0.062   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync<2>_inv
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.038ns (0.656ns logic, 0.382ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Delay:                  1.071ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1 (FF)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_2 (FF)
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/mstclk_0 rising at 0.000ns
  Destination Clock:    cpu0_i/mstclk_0 rising at 5.333ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y52.BQ      Tcko                  0.456   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_1
    SLICE_X17Y52.CX      net (fanout=1)        0.519   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[1]
    SLICE_X17Y52.CLK     Tdick                 0.061   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync[2]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/s_axi_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.517ns logic, 0.519ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Delay:                  1.071ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.036ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y53.BQ      Tcko                  0.456   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X17Y53.CX      net (fanout=1)        0.519   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X17Y53.CLK     Tdick                 0.061   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.517ns logic, 0.519ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Delay:                  1.052ns (data path - clock path skew + uncertainty)
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1 (FF)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_2 (FF)
  Data Path Delay:      1.017ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising at 0.000ns
  Destination Clock:    cpu0_i/clk150mhz rising at 6.666ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y51.BMUX    Tshcko                0.591   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync<2>_inv
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_1
    SLICE_X17Y51.CX      net (fanout=1)        0.383   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync[1]
    SLICE_X17Y51.CLK     Tdick                 0.043   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync<2>_inv
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/m_axi_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.017ns (0.634ns logic, 0.383ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_axi_hp2_async_clock_conv = MAXDELAY FROM TIMEGRP "RAMS" 
TO TIMEGRP         "axi_hp2_async_clock_conv_FFDEST" 6.666 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 125 paths analyzed, 125 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.074ns.
--------------------------------------------------------------------------------
Slack:                  3.592ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0 (FF)
  Requirement:          6.666ns
  Data Path Delay:      3.074ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.AMUX     Tshcko                1.548   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[5]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA
    SLICE_X2Y29.A1       net (fanout=1)        1.431   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[0]
    SLICE_X2Y29.CLK      Tas                   0.095   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[3]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                      3.074ns (1.643ns logic, 1.431ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack:                  3.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_54 (FF)
  Requirement:          6.666ns
  Data Path Delay:      3.053ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y43.AMUX     Tshcko                1.548   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[59]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA
    SLICE_X2Y28.C2       net (fanout=1)        1.412   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[54]
    SLICE_X2Y28.CLK      Tas                   0.093   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[55]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_54_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_54
    -------------------------------------------------  ---------------------------
    Total                                      3.053ns (1.641ns logic, 1.412ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack:                  3.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24 (FF)
  Requirement:          6.666ns
  Data Path Delay:      3.050ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y36.AMUX     Tshcko                1.548   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[29]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA
    SLICE_X3Y27.A1       net (fanout=1)        1.407   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[24]
    SLICE_X3Y27.CLK      Tas                   0.095   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[27]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_24
    -------------------------------------------------  ---------------------------
    Total                                      3.050ns (1.643ns logic, 1.407ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack:                  3.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_56 (FF)
  Requirement:          6.666ns
  Data Path Delay:      3.027ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y43.BMUX     Tshcko                1.567   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[59]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB
    SLICE_X5Y30.A1       net (fanout=1)        1.365   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[56]
    SLICE_X5Y30.CLK      Tas                   0.095   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[59]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_56_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_56
    -------------------------------------------------  ---------------------------
    Total                                      3.027ns (1.662ns logic, 1.365ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack:                  3.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_58 (FF)
  Requirement:          6.666ns
  Data Path Delay:      3.006ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y43.CMUX     Tshcko                1.543   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[59]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMC
    SLICE_X5Y30.C1       net (fanout=1)        1.370   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[58]
    SLICE_X5Y30.CLK      Tas                   0.093   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[59]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_58_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_58
    -------------------------------------------------  ---------------------------
    Total                                      3.006ns (1.636ns logic, 1.370ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------
Slack:                  3.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.960ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.CMUX     Tshcko                1.543   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[23]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMC
    SLICE_X3Y30.C1       net (fanout=1)        1.324   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[22]
    SLICE_X3Y30.CLK      Tas                   0.093   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[23]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_22
    -------------------------------------------------  ---------------------------
    Total                                      2.960ns (1.636ns logic, 1.324ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack:                  3.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y36.CMUX     Tshcko                1.543   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[29]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC
    SLICE_X4Y28.A2       net (fanout=1)        1.351   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[28]
    SLICE_X4Y28.CLK      Tas                   0.047   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[31]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_28
    -------------------------------------------------  ---------------------------
    Total                                      2.941ns (1.590ns logic, 1.351ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack:                  3.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.880ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y36.BMUX     Tshcko                1.567   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[29]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB
    SLICE_X3Y27.C1       net (fanout=1)        1.220   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[26]
    SLICE_X3Y27.CLK      Tas                   0.093   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[27]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_26
    -------------------------------------------------  ---------------------------
    Total                                      2.880ns (1.660ns logic, 1.220ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack:                  3.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_50 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.875ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y39.BMUX     Tshcko                1.567   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[53]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB
    SLICE_X1Y27.C3       net (fanout=1)        1.215   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[50]
    SLICE_X1Y27.CLK      Tas                   0.093   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[51]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_50_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_50
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (1.660ns logic, 1.215ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack:                  3.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1 (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_63 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.860ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.B        Tshcko                1.317   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[65]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMB_D1
    SLICE_X5Y29.D1       net (fanout=1)        1.451   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[63]
    SLICE_X5Y29.CLK      Tas                   0.092   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[63]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_63_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_63
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (1.409ns logic, 1.451ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack:                  3.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.848ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y36.AMUX     Tshcko                1.548   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[11]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA
    SLICE_X2Y26.C2       net (fanout=1)        1.207   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[6]
    SLICE_X2Y26.CLK      Tas                   0.093   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[7]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
    -------------------------------------------------  ---------------------------
    Total                                      2.848ns (1.641ns logic, 1.207ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack:                  3.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_52 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.848ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y39.CMUX     Tshcko                1.543   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[53]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC
    SLICE_X2Y28.A1       net (fanout=1)        1.210   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[52]
    SLICE_X2Y28.CLK      Tas                   0.095   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[55]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_52_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_52
    -------------------------------------------------  ---------------------------
    Total                                      2.848ns (1.638ns logic, 1.210ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------
Slack:                  3.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA_D1 (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_37 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.845ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA_D1 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y40.A        Tshcko                1.309   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[41]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMA_D1
    SLICE_X2Y27.B1       net (fanout=1)        1.443   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[37]
    SLICE_X2Y27.CLK      Tas                   0.093   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[39]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_37_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_37
    -------------------------------------------------  ---------------------------
    Total                                      2.845ns (1.402ns logic, 1.443ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack:                  3.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_44 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.844ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y37.BMUX     Tshcko                1.567   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[47]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMB
    SLICE_X4Y27.A1       net (fanout=1)        1.230   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[44]
    SLICE_X4Y27.CLK      Tas                   0.047   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[47]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_44_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_44
    -------------------------------------------------  ---------------------------
    Total                                      2.844ns (1.614ns logic, 1.230ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack:                  3.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1 (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_61 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.841ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.A        Tshcko                1.309   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[65]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM11_RAMA_D1
    SLICE_X5Y29.B2       net (fanout=1)        1.439   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[61]
    SLICE_X5Y29.CLK      Tas                   0.093   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[63]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_61_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_61
    -------------------------------------------------  ---------------------------
    Total                                      2.841ns (1.402ns logic, 1.439ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack:                  3.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.841ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/clk150mhz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AMUX    Tshcko                1.548   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[35]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA
    SLICE_X8Y32.C3       net (fanout=1)        1.248   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[30]
    SLICE_X8Y32.CLK      Tas                   0.045   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[31]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30_dpot1
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30
    -------------------------------------------------  ---------------------------
    Total                                      2.841ns (1.593ns logic, 1.248ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack:                  3.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.832ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y40.BMUX     Tshcko                1.567   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[35]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMB
    SLICE_X0Y28.A2       net (fanout=1)        1.218   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[32]
    SLICE_X0Y28.CLK      Tas                   0.047   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[35]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_32
    -------------------------------------------------  ---------------------------
    Total                                      2.832ns (1.614ns logic, 1.218ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack:                  3.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.826ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y37.CMUX     Tshcko                1.543   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC
    SLICE_X1Y28.A2       net (fanout=1)        1.188   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[16]
    SLICE_X1Y28.CLK      Tas                   0.095   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[19]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_16
    -------------------------------------------------  ---------------------------
    Total                                      2.826ns (1.638ns logic, 1.188ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack:                  3.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1 (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.820ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.A        Tshcko                1.309   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[23]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMA_D1
    SLICE_X1Y28.D1       net (fanout=1)        1.419   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[19]
    SLICE_X1Y28.CLK      Tas                   0.092   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[19]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_19
    -------------------------------------------------  ---------------------------
    Total                                      2.820ns (1.401ns logic, 1.419ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack:                  3.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.819ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y37.AMUX     Tshcko                1.548   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[17]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA
    SLICE_X0Y27.A1       net (fanout=1)        1.224   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[12]
    SLICE_X0Y27.CLK      Tas                   0.047   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[15]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_12
    -------------------------------------------------  ---------------------------
    Total                                      2.819ns (1.595ns logic, 1.224ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack:                  3.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1 (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.816ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.B        Tshcko                1.317   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[5]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1
    SLICE_X2Y29.D2       net (fanout=1)        1.407   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[3]
    SLICE_X2Y29.CLK      Tas                   0.092   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[3]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      2.816ns (1.409ns logic, 1.407ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack:                  3.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_40 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.815ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/clk150mhz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y28.CMUX    Tshcko                1.543   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[41]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMC
    SLICE_X11Y33.A2      net (fanout=1)        1.177   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[40]
    SLICE_X11Y33.CLK     Tas                   0.095   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[43]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_40_dpot1
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_40
    -------------------------------------------------  ---------------------------
    Total                                      2.815ns (1.638ns logic, 1.177ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------
Slack:                  3.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA_D1 (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_55 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.812ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA_D1 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y43.A        Tshcko                1.309   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[59]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMA_D1
    SLICE_X2Y28.D1       net (fanout=1)        1.411   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[55]
    SLICE_X2Y28.CLK      Tas                   0.092   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[55]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_55_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_55
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (1.401ns logic, 1.411ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack:                  3.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_46 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.809ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y37.CMUX     Tshcko                1.543   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[47]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC
    SLICE_X4Y27.C1       net (fanout=1)        1.221   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[46]
    SLICE_X4Y27.CLK      Tas                   0.045   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[47]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_46_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_46
    -------------------------------------------------  ---------------------------
    Total                                      2.809ns (1.588ns logic, 1.221ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack:                  3.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_42 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.803ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y37.AMUX     Tshcko                1.548   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[47]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMA
    SLICE_X4Y26.C2       net (fanout=1)        1.210   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[42]
    SLICE_X4Y26.CLK      Tas                   0.045   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[43]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_42_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_42
    -------------------------------------------------  ---------------------------
    Total                                      2.803ns (1.593ns logic, 1.210ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack:                  3.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1 (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.795ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/mstclk_0 rising
  Destination Clock:    cpu0_i/clk150mhz rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.A       Tshcko                1.309   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[35]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA_D1
    SLICE_X8Y32.D1       net (fanout=1)        1.441   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[31]
    SLICE_X8Y32.CLK      Tas                   0.045   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[31]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31_dpot1
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_31
    -------------------------------------------------  ---------------------------
    Total                                      2.795ns (1.354ns logic, 1.441ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack:                  3.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.793ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y40.AMUX     Tshcko                1.548   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[35]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMA
    SLICE_X4Y28.C2       net (fanout=1)        1.200   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[30]
    SLICE_X4Y28.CLK      Tas                   0.045   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[31]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_30
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (1.593ns logic, 1.200ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack:                  3.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.783ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.BMUX     Tshcko                1.567   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[5]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB
    SLICE_X2Y29.C5       net (fanout=1)        1.123   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[2]
    SLICE_X2Y29.CLK      Tas                   0.093   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[3]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
    -------------------------------------------------  ---------------------------
    Total                                      2.783ns (1.660ns logic, 1.123ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack:                  3.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1 (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_57 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.781ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y43.B        Tshcko                1.317   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[59]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMB_D1
    SLICE_X5Y30.B1       net (fanout=1)        1.371   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[57]
    SLICE_X5Y30.CLK      Tas                   0.093   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[59]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_57_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_57
    -------------------------------------------------  ---------------------------
    Total                                      2.781ns (1.410ns logic, 1.371ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack:                  3.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC_D1 (RAM)
  Destination:          cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_47 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.763ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu0_i/clk150mhz rising
  Destination Clock:    cpu0_i/mstclk_0 rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC_D1 to cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y37.C        Tshcko                1.314   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[47]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMC_D1
    SLICE_X4Y27.D2       net (fanout=1)        1.404   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014[47]
    SLICE_X4Y27.CLK      Tas                   0.045   cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[47]
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_47_dpot
                                                       cpu0_i/axi_hp2/axi_hp2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_47
    -------------------------------------------------  ---------------------------
    Total                                      2.763ns (1.359ns logic, 1.404ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3323 paths analyzed, 841 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.245ns.
--------------------------------------------------------------------------------
Slack:                  20.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.210ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y17.DOADO0  Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    SLICE_X28Y55.A2      net (fanout=1)        2.834   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[4]
    SLICE_X28Y55.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91
    SLICE_X30Y55.D5      net (fanout=1)        0.431   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91
    SLICE_X30Y55.CMUX    Topdc                 0.539   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.210ns (3.336ns logic, 5.874ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  20.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      9.103ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y3.DOADO0   Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
    SLICE_X32Y45.A1      net (fanout=1)        1.800   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[10]
    SLICE_X32Y45.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/IP2Bus_Data[27]
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92
    SLICE_X30Y55.D2      net (fanout=1)        1.358   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92
    SLICE_X30Y55.CMUX    Topdc                 0.539   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      9.103ns (3.336ns logic, 5.767ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  21.115ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.850ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y14.DOADO0  Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
    SLICE_X31Y55.B3      net (fanout=1)        2.250   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[14]
    SLICE_X31Y55.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10
    SLICE_X30Y55.D4      net (fanout=1)        0.655   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10
    SLICE_X30Y55.CMUX    Topdc                 0.539   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.850ns (3.336ns logic, 5.514ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  21.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.828ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y3.DOADO1   Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36
    SLICE_X32Y45.A6      net (fanout=1)        1.525   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[11]
    SLICE_X32Y45.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/IP2Bus_Data[27]
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92
    SLICE_X30Y55.D2      net (fanout=1)        1.358   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92
    SLICE_X30Y55.CMUX    Topdc                 0.539   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.828ns (3.336ns logic, 5.492ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  21.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.680ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y17.DOADO1  Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36
    SLICE_X28Y55.A4      net (fanout=1)        2.304   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[5]
    SLICE_X28Y55.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91
    SLICE_X30Y55.D5      net (fanout=1)        0.431   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91
    SLICE_X30Y55.CMUX    Topdc                 0.539   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.680ns (3.336ns logic, 5.344ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  21.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.663ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y14.DOADO1  Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36
    SLICE_X31Y55.B4      net (fanout=1)        2.063   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[15]
    SLICE_X31Y55.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10
    SLICE_X30Y55.D4      net (fanout=1)        0.655   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10
    SLICE_X30Y55.CMUX    Topdc                 0.539   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.663ns (3.336ns logic, 5.327ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  21.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.574ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADO0  Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    SLICE_X7Y62.C1       net (fanout=1)        1.171   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[26]
    SLICE_X7Y62.C        Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q[31]
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81
    SLICE_X30Y55.C6      net (fanout=1)        1.452   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81
    SLICE_X30Y55.CMUX    Tilo                  0.545   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.574ns (3.342ns logic, 5.232ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  21.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.546ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y12.DOADO0  Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
    SLICE_X7Y62.C3       net (fanout=1)        1.143   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[24]
    SLICE_X7Y62.C        Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q[31]
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81
    SLICE_X30Y55.C6      net (fanout=1)        1.452   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81
    SLICE_X30Y55.CMUX    Tilo                  0.545   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.546ns (3.342ns logic, 5.204ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  21.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.543ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y2.DOADO0   Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    SLICE_X28Y55.A3      net (fanout=1)        2.167   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[6]
    SLICE_X28Y55.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91
    SLICE_X30Y55.D5      net (fanout=1)        0.431   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91
    SLICE_X30Y55.CMUX    Topdc                 0.539   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.543ns (3.336ns logic, 5.207ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  21.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.486ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y12.DOADO1  Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
    SLICE_X30Y60.A2      net (fanout=1)        1.374   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[29]
    SLICE_X30Y60.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9
    SLICE_X30Y55.C2      net (fanout=1)        1.161   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9
    SLICE_X30Y55.CMUX    Tilo                  0.545   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.486ns (3.342ns logic, 5.144ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack:                  21.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.361ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y12.DOADO0  Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    SLICE_X24Y57.D1      net (fanout=1)        1.285   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[22]
    SLICE_X24Y57.D       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8
    SLICE_X30Y55.C3      net (fanout=1)        1.125   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8
    SLICE_X30Y55.CMUX    Tilo                  0.545   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.361ns (3.342ns logic, 5.019ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  21.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.330ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB18_X1Y26.DO0     Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1
    SLICE_X30Y60.A1      net (fanout=1)        1.218   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[30]
    SLICE_X30Y60.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9
    SLICE_X30Y55.C2      net (fanout=1)        1.161   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9
    SLICE_X30Y55.CMUX    Tilo                  0.545   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.330ns (3.342ns logic, 4.988ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  21.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.289ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y12.DOADO0  Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36
    SLICE_X30Y60.A3      net (fanout=1)        1.177   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[28]
    SLICE_X30Y60.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9
    SLICE_X30Y55.C2      net (fanout=1)        1.161   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_9
    SLICE_X30Y55.CMUX    Tilo                  0.545   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.289ns (3.342ns logic, 4.947ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  21.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.258ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y12.DOADO1  Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36
    SLICE_X24Y57.D3      net (fanout=1)        1.182   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[23]
    SLICE_X24Y57.D       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8
    SLICE_X30Y55.C3      net (fanout=1)        1.125   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8
    SLICE_X30Y55.CMUX    Tilo                  0.545   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.258ns (3.342ns logic, 4.916ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  21.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.251ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO0   Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    SLICE_X32Y45.A4      net (fanout=1)        0.948   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[8]
    SLICE_X32Y45.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/IP2Bus_Data[27]
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92
    SLICE_X30Y55.D2      net (fanout=1)        1.358   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92
    SLICE_X30Y55.CMUX    Topdc                 0.539   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.251ns (3.336ns logic, 4.915ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack:                  21.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.241ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y9.DOADO1   Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36
    SLICE_X32Y45.A5      net (fanout=1)        0.938   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[9]
    SLICE_X32Y45.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/axi_hdmi_tx_16b_0/USER_LOGIC_I/IP2Bus_Data[27]
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92
    SLICE_X30Y55.D2      net (fanout=1)        1.358   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_92
    SLICE_X30Y55.CMUX    Topdc                 0.539   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.241ns (3.336ns logic, 4.905ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack:                  21.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.236ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y13.DOADO1  Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36
    SLICE_X7Y62.C5       net (fanout=1)        0.833   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[27]
    SLICE_X7Y62.C        Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q[31]
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81
    SLICE_X30Y55.C6      net (fanout=1)        1.452   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81
    SLICE_X30Y55.CMUX    Tilo                  0.545   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.236ns (3.342ns logic, 4.894ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  21.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.215ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y2.DOADO1   Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36
    SLICE_X28Y55.A6      net (fanout=1)        1.839   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[7]
    SLICE_X28Y55.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91
    SLICE_X30Y55.D5      net (fanout=1)        0.431   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_91
    SLICE_X30Y55.CMUX    Topdc                 0.539   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.215ns (3.336ns logic, 4.879ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack:                  21.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.187ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y11.DOADO1  Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
    SLICE_X24Y57.D2      net (fanout=1)        1.111   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[21]
    SLICE_X24Y57.D       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8
    SLICE_X30Y55.C3      net (fanout=1)        1.125   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8
    SLICE_X30Y55.CMUX    Tilo                  0.545   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.187ns (3.342ns logic, 4.845ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack:                  21.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.178ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X0Y12.DOADO1  Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36
    SLICE_X7Y62.C4       net (fanout=1)        0.775   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[25]
    SLICE_X7Y62.C        Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q[31]
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81
    SLICE_X30Y55.C6      net (fanout=1)        1.452   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81
    SLICE_X30Y55.CMUX    Tilo                  0.545   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.178ns (3.342ns logic, 4.836ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  22.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.963ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y10.DOADO0  Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36
    SLICE_X31Y55.B2      net (fanout=1)        1.363   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[12]
    SLICE_X31Y55.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10
    SLICE_X30Y55.D4      net (fanout=1)        0.655   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_10
    SLICE_X30Y55.CMUX    Topdc                 0.539   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.963ns (3.336ns logic, 4.627ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  22.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.956ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y11.DOADO0  Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36
    SLICE_X24Y57.D5      net (fanout=1)        0.880   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[20]
    SLICE_X24Y57.D       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8
    SLICE_X30Y55.C3      net (fanout=1)        1.125   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_8
    SLICE_X30Y55.CMUX    Tilo                  0.545   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.956ns (3.342ns logic, 4.614ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack:                  22.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.892ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADO0  Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
    SLICE_X30Y55.A4      net (fanout=1)        1.271   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[16]
    SLICE_X30Y55.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_7
    SLICE_X30Y55.C1      net (fanout=1)        0.670   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_7
    SLICE_X30Y55.CMUX    Tilo                  0.545   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.892ns (3.342ns logic, 4.550ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  22.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.854ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADO1  Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36
    SLICE_X30Y55.A1      net (fanout=1)        1.233   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[17]
    SLICE_X30Y55.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_7
    SLICE_X30Y55.C1      net (fanout=1)        0.670   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_7
    SLICE_X30Y55.CMUX    Tilo                  0.545   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.854ns (3.342ns logic, 4.512ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  22.190ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.775ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO0   Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X30Y55.B3      net (fanout=1)        1.659   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[2]
    SLICE_X30Y55.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
    SLICE_X30Y55.D6      net (fanout=1)        0.171   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
    SLICE_X30Y55.CMUX    Topdc                 0.539   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.775ns (3.336ns logic, 4.439ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  22.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (FF)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.742ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y61.BQ      Tcko                  0.518   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly[3]
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    SLICE_X7Y62.C2       net (fanout=8)        2.275   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly[1]
    SLICE_X7Y62.C        Tilo                  0.124   cpu0_i/axi_hp0/axi_hp0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/S_AXI_AADDR_Q[31]
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81
    SLICE_X30Y55.C6      net (fanout=1)        1.452   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_81
    SLICE_X30Y55.CMUX    Tilo                  0.545   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.742ns (1.406ns logic, 6.336ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  22.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.676ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO0  Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
    SLICE_X30Y55.A3      net (fanout=1)        1.055   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[18]
    SLICE_X30Y55.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_7
    SLICE_X30Y55.C1      net (fanout=1)        0.670   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_7
    SLICE_X30Y55.CMUX    Tilo                  0.545   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.676ns (3.342ns logic, 4.334ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack:                  22.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.638ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y8.DOADO1   Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36
    SLICE_X30Y55.B4      net (fanout=1)        1.522   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[3]
    SLICE_X30Y55.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
    SLICE_X30Y55.D6      net (fanout=1)        0.171   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
    SLICE_X30Y55.CMUX    Topdc                 0.539   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.638ns (3.336ns logic, 4.302ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  22.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.637ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y7.DOADO0   Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36
    SLICE_X30Y55.B5      net (fanout=1)        1.521   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[0]
    SLICE_X30Y55.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
    SLICE_X30Y55.D6      net (fanout=1)        0.171   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
    SLICE_X30Y55.CMUX    Topdc                 0.539   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_41
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.637ns (3.336ns logic, 4.301ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  22.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 (RAM)
  Destination:          icon0/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.595ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    CONTROL0[0] rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36 to icon0/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y11.DOADO1  Trcko_DOA             2.454   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36
    SLICE_X30Y55.A5      net (fanout=1)        0.974   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data[19]
    SLICE_X30Y55.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_7
    SLICE_X30Y55.C1      net (fanout=1)        0.670   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_7
    SLICE_X30Y55.CMUX    Tilo                  0.545   ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_82
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_31
                                                       ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I5.U_MUX32/Mmux_O_2_f7
    SLICE_X39Y58.D1      net (fanout=1)        1.286   ila0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X39Y58.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X37Y54.A2      net (fanout=1)        1.323   CONTROL0[3]
    SLICE_X37Y54.CLK     Tas                   0.095   icon0/U0/U_ICON/iTDO
                                                       icon0/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       icon0/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      7.595ns (3.342ns logic, 4.253ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X0Y17.CLKARDCLKL
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKU
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKARDCLKU
  Location pin: RAMB36_X0Y17.CLKARDCLKU
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb18/U_RAMB18E1/CLKARDCLK
  Location pin: RAMB18_X1Y26.RDCLK
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X1Y11.CLKARDCLKL
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/CLKARDCLKU
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[10].u_ramb36/U_RAMB36/CLKARDCLKU
  Location pin: RAMB36_X1Y11.CLKARDCLKU
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X1Y12.CLKARDCLKL
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKARDCLKU
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[11].u_ramb36/U_RAMB36/CLKARDCLKU
  Location pin: RAMB36_X1Y12.CLKARDCLKU
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X0Y13.CLKARDCLKL
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/CLKARDCLKU
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[13].u_ramb36/U_RAMB36/CLKARDCLKU
  Location pin: RAMB36_X0Y13.CLKARDCLKU
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X2Y12.CLKARDCLKL
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/CLKARDCLKU
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[14].u_ramb36/U_RAMB36/CLKARDCLKU
  Location pin: RAMB36_X2Y12.CLKARDCLKU
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X0Y12.CLKARDCLKL
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/CLKARDCLKU
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[12].u_ramb36/U_RAMB36/CLKARDCLKU
  Location pin: RAMB36_X0Y12.CLKARDCLKU
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X0Y14.CLKARDCLKL
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/CLKARDCLKU
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[7].u_ramb36/U_RAMB36/CLKARDCLKU
  Location pin: RAMB36_X0Y14.CLKARDCLKU
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X2Y8.CLKARDCLKL
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKU
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36/CLKARDCLKU
  Location pin: RAMB36_X2Y8.CLKARDCLKU
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X2Y7.CLKARDCLKL
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKARDCLKU
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKARDCLKU
  Location pin: RAMB36_X2Y7.CLKARDCLKU
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X2Y11.CLKARDCLKL
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKARDCLKU
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[9].u_ramb36/U_RAMB36/CLKARDCLKU
  Location pin: RAMB36_X2Y11.CLKARDCLKU
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X2Y10.CLKARDCLKL
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/CLKARDCLKU
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[6].u_ramb36/U_RAMB36/CLKARDCLKU
  Location pin: RAMB36_X2Y10.CLKARDCLKU
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X2Y2.CLKARDCLKL
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/CLKARDCLKU
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36/CLKARDCLKU
  Location pin: RAMB36_X2Y2.CLKARDCLKU
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X1Y10.CLKARDCLKL
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/CLKARDCLKU
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[8].u_ramb36/U_RAMB36/CLKARDCLKU
  Location pin: RAMB36_X1Y10.CLKARDCLKU
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X2Y3.CLKARDCLKL
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKARDCLKU
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[5].u_ramb36/U_RAMB36/CLKARDCLKU
  Location pin: RAMB36_X2Y3.CLKARDCLKU
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------
Slack: 27.424ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKARDCLKL
  Logical resource: ila0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_ZQ.U_CS_BRAM_CASCADE_ZQ/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[4].u_ramb36/U_RAMB36/CLKARDCLKL
  Location pin: RAMB36_X2Y9.CLKARDCLKL
  Clock network: CONTROL0[0]
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.402ns.
--------------------------------------------------------------------------------
Slack:                  11.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.518   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X30Y46.C1      net (fanout=3)        1.272   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X30Y46.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       icon0/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X38Y57.CE      net (fanout=3)        1.284   icon0/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X38Y57.CLK     Tceck                 0.169   icon0/U0/U_ICON/U_CMD/iTARGET[11]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (0.811ns logic, 2.556ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  11.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.518   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X30Y46.C1      net (fanout=3)        1.272   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X30Y46.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       icon0/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X38Y57.CE      net (fanout=3)        1.284   icon0/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X38Y57.CLK     Tceck                 0.169   icon0/U0/U_ICON/U_CMD/iTARGET[11]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (0.811ns logic, 2.556ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  11.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.518   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X30Y46.C1      net (fanout=3)        1.272   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X30Y46.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       icon0/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X38Y57.CE      net (fanout=3)        1.284   icon0/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X38Y57.CLK     Tceck                 0.169   icon0/U0/U_ICON/U_CMD/iTARGET[11]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (0.811ns logic, 2.556ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  11.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.518   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X30Y46.C1      net (fanout=3)        1.272   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X30Y46.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       icon0/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X38Y57.CE      net (fanout=3)        1.284   icon0/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X38Y57.CLK     Tceck                 0.169   icon0/U0/U_ICON/U_CMD/iTARGET[11]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (0.811ns logic, 2.556ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  11.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.359ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.518   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y46.D5      net (fanout=3)        1.004   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X31Y46.D       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X36Y50.SR      net (fanout=3)        1.284   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X36Y50.CLK     Tsrck                 0.429   icon0/U0/U_ICON/iSYNC
                                                       icon0/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      3.359ns (1.071ns logic, 2.288ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  11.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.269ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.518   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X30Y46.C1      net (fanout=3)        1.272   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X30Y46.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       icon0/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X37Y55.CE      net (fanout=3)        1.150   icon0/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y55.CLK     Tceck                 0.205   icon0/U0/U_ICON/iCOMMAND_GRP[1]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.269ns (0.847ns logic, 2.422ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  11.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.269ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.518   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X30Y46.C1      net (fanout=3)        1.272   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X30Y46.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       icon0/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X37Y55.CE      net (fanout=3)        1.150   icon0/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X37Y55.CLK     Tceck                 0.205   icon0/U0/U_ICON/iCOMMAND_GRP[1]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.269ns (0.847ns logic, 2.422ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  11.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.101ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.518   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X30Y46.C1      net (fanout=3)        1.272   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X30Y46.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       icon0/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X36Y54.CE      net (fanout=3)        0.982   icon0/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X36Y54.CLK     Tceck                 0.205   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.101ns (0.847ns logic, 2.254ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  11.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.101ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.518   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X30Y46.C1      net (fanout=3)        1.272   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X30Y46.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       icon0/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X36Y54.CE      net (fanout=3)        0.982   icon0/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X36Y54.CLK     Tceck                 0.205   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.101ns (0.847ns logic, 2.254ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  11.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.101ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.518   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X30Y46.C1      net (fanout=3)        1.272   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X30Y46.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       icon0/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X36Y54.CE      net (fanout=3)        0.982   icon0/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X36Y54.CLK     Tceck                 0.205   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.101ns (0.847ns logic, 2.254ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  11.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.101ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.518   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X30Y46.C1      net (fanout=3)        1.272   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X30Y46.C       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
                                                       icon0/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X36Y54.CE      net (fanout=3)        0.982   icon0/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X36Y54.CLK     Tceck                 0.205   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.101ns (0.847ns logic, 2.254ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  11.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.016ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.518   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y46.D5      net (fanout=3)        1.004   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X31Y46.D       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X36Y51.SR      net (fanout=3)        0.941   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X36Y51.CLK     Tsrck                 0.429   icon0/U0/U_ICON/U_SYNC/iSYNC_WORD[6]
                                                       icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.016ns (1.071ns logic, 1.945ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  11.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.016ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.518   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y46.D5      net (fanout=3)        1.004   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X31Y46.D       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X36Y51.SR      net (fanout=3)        0.941   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X36Y51.CLK     Tsrck                 0.429   icon0/U0/U_ICON/U_SYNC/iSYNC_WORD[6]
                                                       icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.016ns (1.071ns logic, 1.945ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  11.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.016ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.518   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y46.D5      net (fanout=3)        1.004   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X31Y46.D       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X36Y51.SR      net (fanout=3)        0.941   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X36Y51.CLK     Tsrck                 0.429   icon0/U0/U_ICON/U_SYNC/iSYNC_WORD[6]
                                                       icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.016ns (1.071ns logic, 1.945ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  12.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.890ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.518   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y46.D5      net (fanout=3)        1.004   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X31Y46.D       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X34Y51.SR      net (fanout=3)        0.720   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X34Y51.CLK     Tsrck                 0.524   icon0/U0/U_ICON/U_SYNC/iSYNC_WORD[3]
                                                       icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.890ns (1.166ns logic, 1.724ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  12.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.890ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.518   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y46.D5      net (fanout=3)        1.004   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X31Y46.D       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X34Y51.SR      net (fanout=3)        0.720   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X34Y51.CLK     Tsrck                 0.524   icon0/U0/U_ICON/U_SYNC/iSYNC_WORD[3]
                                                       icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.890ns (1.166ns logic, 1.724ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  12.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.890ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.518   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y46.D5      net (fanout=3)        1.004   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X31Y46.D       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X34Y51.SR      net (fanout=3)        0.720   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X34Y51.CLK     Tsrck                 0.524   icon0/U0/U_ICON/U_SYNC/iSYNC_WORD[3]
                                                       icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.890ns (1.166ns logic, 1.724ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack:                  12.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.890ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.518   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y46.D5      net (fanout=3)        1.004   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X31Y46.D       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/USER_LOGIC_I/fifo_8192x64_16384x32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       icon0/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X34Y51.SR      net (fanout=3)        0.720   icon0/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X34Y51.CLK     Tsrck                 0.524   icon0/U0/U_ICON/U_SYNC/iSYNC_WORD[3]
                                                       icon0/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      2.890ns (1.166ns logic, 1.724ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.135ns.
--------------------------------------------------------------------------------
Slack:                  13.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          icon0/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.100ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon0/U0/iUPDATE_OUT rising
  Destination Clock:    icon0/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_iDATA_CMD to icon0/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.518   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    SLICE_X28Y35.A3      net (fanout=3)        0.535   icon0/U0/U_ICON/iDATA_CMD
    SLICE_X28Y35.CLK     Tas                   0.047   icon0/U0/U_ICON/iDATA_CMD
                                                       icon0/U0/U_ICON/U_iDATA_CMD_n
                                                       icon0/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.100ns (0.565ns logic, 0.535ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 1554 paths analyzed, 201 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.710ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      4.675ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y55.AQ      Tcko                  0.456   icon0/U0/U_ICON/iCOMMAND_GRP[1]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X36Y56.A6      net (fanout=3)        0.464   icon0/U0/U_ICON/iCOMMAND_GRP[0]
    SLICE_X36Y56.A       Tilo                  0.124   CONTROL0[4]
                                                       icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X40Y64.A1      net (fanout=8)        2.004   icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X40Y64.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X40Y64.B5      net (fanout=3)        0.289   CONTROL0[5]
    SLICE_X40Y64.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X43Y66.SR      net (fanout=3)        0.685   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X43Y66.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly[0]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.675ns (1.233ns logic, 3.442ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Delay:                  4.689ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      4.654ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y55.BQ      Tcko                  0.456   icon0/U0/U_ICON/iCOMMAND_GRP[1]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X36Y56.A5      net (fanout=4)        0.443   icon0/U0/U_ICON/iCOMMAND_GRP[1]
    SLICE_X36Y56.A       Tilo                  0.124   CONTROL0[4]
                                                       icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X40Y64.A1      net (fanout=8)        2.004   icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X40Y64.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X40Y64.B5      net (fanout=3)        0.289   CONTROL0[5]
    SLICE_X40Y64.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X43Y66.SR      net (fanout=3)        0.685   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X43Y66.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly[0]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.654ns (1.233ns logic, 3.421ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Delay:                  4.584ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      4.549ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.CQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y55.B3      net (fanout=4)        1.095   icon0/U0/U_ICON/iCORE_ID[2]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X38Y61.B1      net (fanout=9)        1.194   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X38Y61.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X38Y61.A4      net (fanout=2)        0.464   CONTROL0[12]
    SLICE_X38Y61.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X40Y61.SR      net (fanout=3)        0.563   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X40Y61.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.549ns (1.233ns logic, 3.316ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Delay:                  4.584ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Data Path Delay:      4.549ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.CQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y55.B3      net (fanout=4)        1.095   icon0/U0/U_ICON/iCORE_ID[2]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X38Y61.B1      net (fanout=9)        1.194   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X38Y61.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X38Y61.A4      net (fanout=2)        0.464   CONTROL0[12]
    SLICE_X38Y61.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X40Y61.SR      net (fanout=3)        0.563   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X40Y61.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.549ns (1.233ns logic, 3.316ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Delay:                  4.579ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      4.544ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.CQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y55.B3      net (fanout=4)        1.095   icon0/U0/U_ICON/iCORE_ID[2]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X38Y61.B1      net (fanout=9)        1.194   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X38Y61.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X38Y61.A4      net (fanout=2)        0.464   CONTROL0[12]
    SLICE_X38Y61.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X41Y61.SR      net (fanout=3)        0.558   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X41Y61.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[0]
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.544ns (1.233ns logic, 3.311ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Delay:                  4.577ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      4.542ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y55.AQ      Tcko                  0.456   icon0/U0/U_ICON/iCOMMAND_GRP[1]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X36Y56.A6      net (fanout=3)        0.464   icon0/U0/U_ICON/iCOMMAND_GRP[0]
    SLICE_X36Y56.A       Tilo                  0.124   CONTROL0[4]
                                                       icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X40Y64.A1      net (fanout=8)        2.004   icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X40Y64.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X40Y64.B5      net (fanout=3)        0.289   CONTROL0[5]
    SLICE_X40Y64.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X43Y65.SR      net (fanout=3)        0.552   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X43Y65.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.542ns (1.233ns logic, 3.309ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Delay:                  4.577ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      4.542ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y55.AQ      Tcko                  0.456   icon0/U0/U_ICON/iCOMMAND_GRP[1]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X36Y56.A6      net (fanout=3)        0.464   icon0/U0/U_ICON/iCOMMAND_GRP[0]
    SLICE_X36Y56.A       Tilo                  0.124   CONTROL0[4]
                                                       icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X40Y64.A1      net (fanout=8)        2.004   icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X40Y64.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X40Y64.B5      net (fanout=3)        0.289   CONTROL0[5]
    SLICE_X40Y64.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X43Y65.SR      net (fanout=3)        0.552   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X43Y65.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.542ns (1.233ns logic, 3.309ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Delay:                  4.556ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      4.521ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y55.BQ      Tcko                  0.456   icon0/U0/U_ICON/iCOMMAND_GRP[1]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X36Y56.A5      net (fanout=4)        0.443   icon0/U0/U_ICON/iCOMMAND_GRP[1]
    SLICE_X36Y56.A       Tilo                  0.124   CONTROL0[4]
                                                       icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X40Y64.A1      net (fanout=8)        2.004   icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X40Y64.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X40Y64.B5      net (fanout=3)        0.289   CONTROL0[5]
    SLICE_X40Y64.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X43Y65.SR      net (fanout=3)        0.552   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X43Y65.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.233ns logic, 3.288ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Delay:                  4.556ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      4.521ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y55.BQ      Tcko                  0.456   icon0/U0/U_ICON/iCOMMAND_GRP[1]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X36Y56.A5      net (fanout=4)        0.443   icon0/U0/U_ICON/iCOMMAND_GRP[1]
    SLICE_X36Y56.A       Tilo                  0.124   CONTROL0[4]
                                                       icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X40Y64.A1      net (fanout=8)        2.004   icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X40Y64.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X40Y64.B5      net (fanout=3)        0.289   CONTROL0[5]
    SLICE_X40Y64.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X43Y65.SR      net (fanout=3)        0.552   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X43Y65.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.521ns (1.233ns logic, 3.288ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Delay:                  4.528ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      4.493ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.CQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y55.B3      net (fanout=4)        1.095   icon0/U0/U_ICON/iCORE_ID[2]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X40Y64.A3      net (fanout=9)        1.191   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X40Y64.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X40Y64.B5      net (fanout=3)        0.289   CONTROL0[5]
    SLICE_X40Y64.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X43Y66.SR      net (fanout=3)        0.685   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X43Y66.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly[0]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.493ns (1.233ns logic, 3.260ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Delay:                  4.494ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      4.459ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.CQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y55.B3      net (fanout=4)        1.095   icon0/U0/U_ICON/iCORE_ID[2]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X38Y63.D1      net (fanout=9)        1.216   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X38Y63.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X38Y63.C5      net (fanout=4)        0.317   CONTROL0[13]
    SLICE_X38Y63.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X39Y63.SR      net (fanout=3)        0.598   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X39Y63.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly[0]
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.459ns (1.233ns logic, 3.226ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Delay:                  4.453ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      4.418ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.AQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X36Y55.B2      net (fanout=4)        0.964   icon0/U0/U_ICON/iCORE_ID[0]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X38Y61.B1      net (fanout=9)        1.194   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X38Y61.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X38Y61.A4      net (fanout=2)        0.464   CONTROL0[12]
    SLICE_X38Y61.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X40Y61.SR      net (fanout=3)        0.563   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X40Y61.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.418ns (1.233ns logic, 3.185ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Delay:                  4.453ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Data Path Delay:      4.418ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.AQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X36Y55.B2      net (fanout=4)        0.964   icon0/U0/U_ICON/iCORE_ID[0]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X38Y61.B1      net (fanout=9)        1.194   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X38Y61.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X38Y61.A4      net (fanout=2)        0.464   CONTROL0[12]
    SLICE_X38Y61.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X40Y61.SR      net (fanout=3)        0.563   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X40Y61.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.418ns (1.233ns logic, 3.185ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Delay:                  4.448ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      4.413ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.AQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X36Y55.B2      net (fanout=4)        0.964   icon0/U0/U_ICON/iCORE_ID[0]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X38Y61.B1      net (fanout=9)        1.194   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X38Y61.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X38Y61.A4      net (fanout=2)        0.464   CONTROL0[12]
    SLICE_X38Y61.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X41Y61.SR      net (fanout=3)        0.558   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X41Y61.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[0]
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.413ns (1.233ns logic, 3.180ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Delay:                  4.412ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      4.377ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y57.AQ      Tcko                  0.518   icon0/U0/U_ICON/U_CMD/iTARGET[11]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X38Y58.A1      net (fanout=7)        1.019   icon0/U0/U_ICON/U_CMD/iTARGET[8]
    SLICE_X38Y58.AMUX    Tilo                  0.354   icon0/U0/U_ICON/iCOMMAND_SEL[2]
                                                       icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X38Y61.B3      net (fanout=1)        0.806   icon0/U0/U_ICON/iCOMMAND_SEL[8]
    SLICE_X38Y61.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X38Y61.A4      net (fanout=2)        0.464   CONTROL0[12]
    SLICE_X38Y61.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X40Y61.SR      net (fanout=3)        0.563   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X40Y61.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.377ns (1.525ns logic, 2.852ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Delay:                  4.412ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Data Path Delay:      4.377ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y57.AQ      Tcko                  0.518   icon0/U0/U_ICON/U_CMD/iTARGET[11]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X38Y58.A1      net (fanout=7)        1.019   icon0/U0/U_ICON/U_CMD/iTARGET[8]
    SLICE_X38Y58.AMUX    Tilo                  0.354   icon0/U0/U_ICON/iCOMMAND_SEL[2]
                                                       icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X38Y61.B3      net (fanout=1)        0.806   icon0/U0/U_ICON/iCOMMAND_SEL[8]
    SLICE_X38Y61.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X38Y61.A4      net (fanout=2)        0.464   CONTROL0[12]
    SLICE_X38Y61.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X40Y61.SR      net (fanout=3)        0.563   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X40Y61.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.377ns (1.525ns logic, 2.852ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Delay:                  4.407ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      4.372ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y57.AQ      Tcko                  0.518   icon0/U0/U_ICON/U_CMD/iTARGET[11]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X38Y58.A1      net (fanout=7)        1.019   icon0/U0/U_ICON/U_CMD/iTARGET[8]
    SLICE_X38Y58.AMUX    Tilo                  0.354   icon0/U0/U_ICON/iCOMMAND_SEL[2]
                                                       icon0/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[8].U_LUT
    SLICE_X38Y61.B3      net (fanout=1)        0.806   icon0/U0/U_ICON/iCOMMAND_SEL[8]
    SLICE_X38Y61.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X38Y61.A4      net (fanout=2)        0.464   CONTROL0[12]
    SLICE_X38Y61.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X41Y61.SR      net (fanout=3)        0.558   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X41Y61.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[0]
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.372ns (1.525ns logic, 2.847ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Delay:                  4.397ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      4.362ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.AQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X36Y55.B2      net (fanout=4)        0.964   icon0/U0/U_ICON/iCORE_ID[0]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X40Y64.A3      net (fanout=9)        1.191   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X40Y64.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X40Y64.B5      net (fanout=3)        0.289   CONTROL0[5]
    SLICE_X40Y64.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X43Y66.SR      net (fanout=3)        0.685   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X43Y66.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly[0]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.362ns (1.233ns logic, 3.129ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Delay:                  4.395ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      4.360ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.CQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y55.B3      net (fanout=4)        1.095   icon0/U0/U_ICON/iCORE_ID[2]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X40Y64.A3      net (fanout=9)        1.191   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X40Y64.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X40Y64.B5      net (fanout=3)        0.289   CONTROL0[5]
    SLICE_X40Y64.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X43Y65.SR      net (fanout=3)        0.552   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X43Y65.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.360ns (1.233ns logic, 3.127ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Delay:                  4.395ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      4.360ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.CQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y55.B3      net (fanout=4)        1.095   icon0/U0/U_ICON/iCORE_ID[2]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X40Y64.A3      net (fanout=9)        1.191   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X40Y64.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X40Y64.B5      net (fanout=3)        0.289   CONTROL0[5]
    SLICE_X40Y64.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X43Y65.SR      net (fanout=3)        0.552   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X43Y65.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.360ns (1.233ns logic, 3.127ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Delay:                  4.387ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      4.352ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.CQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y55.B3      net (fanout=4)        1.095   icon0/U0/U_ICON/iCORE_ID[2]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X38Y63.D1      net (fanout=9)        1.216   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X38Y63.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X38Y63.C5      net (fanout=4)        0.317   CONTROL0[13]
    SLICE_X38Y63.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X39Y62.SR      net (fanout=3)        0.491   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X39Y62.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.352ns (1.233ns logic, 3.119ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Delay:                  4.387ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1 (FF)
  Data Path Delay:      4.352ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.CQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X36Y55.B3      net (fanout=4)        1.095   icon0/U0/U_ICON/iCORE_ID[2]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X38Y63.D1      net (fanout=9)        1.216   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X38Y63.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X38Y63.C5      net (fanout=4)        0.317   CONTROL0[13]
    SLICE_X38Y63.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X39Y62.SR      net (fanout=3)        0.491   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X39Y62.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.352ns (1.233ns logic, 3.119ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Delay:                  4.363ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      4.328ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.AQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X36Y55.B2      net (fanout=4)        0.964   icon0/U0/U_ICON/iCORE_ID[0]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X38Y63.D1      net (fanout=9)        1.216   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X38Y63.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X38Y63.C5      net (fanout=4)        0.317   CONTROL0[13]
    SLICE_X38Y63.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X39Y63.SR      net (fanout=3)        0.598   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X39Y63.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly[0]
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.328ns (1.233ns logic, 3.095ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Delay:                  4.339ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      4.304ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y55.AQ      Tcko                  0.456   icon0/U0/U_ICON/iCOMMAND_GRP[1]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X36Y56.A6      net (fanout=3)        0.464   icon0/U0/U_ICON/iCOMMAND_GRP[0]
    SLICE_X36Y56.A       Tilo                  0.124   CONTROL0[4]
                                                       icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X38Y63.D3      net (fanout=8)        1.692   icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X38Y63.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X38Y63.C5      net (fanout=4)        0.317   CONTROL0[13]
    SLICE_X38Y63.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X39Y63.SR      net (fanout=3)        0.598   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X39Y63.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly[0]
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.304ns (1.233ns logic, 3.071ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Delay:                  4.331ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1 (FF)
  Data Path Delay:      4.296ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.DQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X36Y55.B1      net (fanout=4)        0.842   icon0/U0/U_ICON/iCORE_ID[3]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X38Y61.B1      net (fanout=9)        1.194   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X38Y61.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X38Y61.A4      net (fanout=2)        0.464   CONTROL0[12]
    SLICE_X38Y61.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X40Y61.SR      net (fanout=3)        0.563   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X40Y61.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      4.296ns (1.233ns logic, 3.063ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Delay:                  4.331ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0 (FF)
  Data Path Delay:      4.296ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.DQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X36Y55.B1      net (fanout=4)        0.842   icon0/U0/U_ICON/iCORE_ID[3]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X38Y61.B1      net (fanout=9)        1.194   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X38Y61.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X38Y61.A4      net (fanout=2)        0.464   CONTROL0[12]
    SLICE_X38Y61.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X40Y61.SR      net (fanout=3)        0.563   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X40Y61.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      4.296ns (1.233ns logic, 3.063ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Delay:                  4.326ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      4.291ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.DQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X36Y55.B1      net (fanout=4)        0.842   icon0/U0/U_ICON/iCORE_ID[3]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X38Y61.B1      net (fanout=9)        1.194   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X38Y61.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X38Y61.A4      net (fanout=2)        0.464   CONTROL0[12]
    SLICE_X38Y61.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X41Y61.SR      net (fanout=3)        0.558   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X41Y61.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[0]
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.291ns (1.233ns logic, 3.058ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Delay:                  4.318ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE (FF)
  Data Path Delay:      4.283ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y55.BQ      Tcko                  0.456   icon0/U0/U_ICON/iCOMMAND_GRP[1]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X36Y56.A5      net (fanout=4)        0.443   icon0/U0/U_ICON/iCOMMAND_GRP[1]
    SLICE_X36Y56.A       Tilo                  0.124   CONTROL0[4]
                                                       icon0/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X38Y63.D3      net (fanout=8)        1.692   icon0/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL[0]
    SLICE_X38Y63.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X38Y63.C5      net (fanout=4)        0.317   CONTROL0[13]
    SLICE_X38Y63.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X39Y63.SR      net (fanout=3)        0.598   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X39Y63.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly[0]
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.283ns (1.233ns logic, 3.050ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Delay:                  4.275ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Data Path Delay:      4.240ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y54.DQ      Tcko                  0.456   icon0/U0/U_ICON/iCORE_ID[3]
                                                       icon0/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X36Y55.B1      net (fanout=4)        0.842   icon0/U0/U_ICON/iCORE_ID[3]
    SLICE_X36Y55.B       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X40Y64.A3      net (fanout=9)        1.191   icon0/U0/U_ICON/iCORE_ID_SEL[0]
    SLICE_X40Y64.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X40Y64.B5      net (fanout=3)        0.289   CONTROL0[5]
    SLICE_X40Y64.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X43Y66.SR      net (fanout=3)        0.685   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X43Y66.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly[0]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (1.233ns logic, 3.007ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Delay:                  4.270ns (data path - clock path skew + uncertainty)
  Source:               icon0/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      4.235ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         CONTROL0[0] rising at 0.000ns
  Destination Clock:    adc_clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: icon0/U0/U_ICON/U_SYNC/U_SYNC to ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y50.CQ      Tcko                  0.456   icon0/U0/U_ICON/iSYNC
                                                       icon0/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X37Y51.A5      net (fanout=1)        0.404   icon0/U0/U_ICON/iSYNC
    SLICE_X37Y51.A       Tilo                  0.124   cpu0_i/axi_hdmi_tx_16b_0/N157
                                                       icon0/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X36Y55.A2      net (fanout=9)        1.333   icon0/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X36Y55.A       Tilo                  0.124   icon0/U0/U_ICON/iCORE_ID_SEL[0]
                                                       icon0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE
    SLICE_X35Y47.SR      net (fanout=34)       1.435   CONTROL0[20]
    SLICE_X35Y47.CLK     Trck                  0.359   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[11]
                                                       ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/G_GAND_DLY1[11].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      4.235ns (1.063ns logic, 3.172ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 278 paths analyzed, 260 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.746ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.711ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y59.AQ      Tcko                  0.518   ila0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X38Y67.D3      net (fanout=2)        1.016   ila0/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X38Y67.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X38Y67.C5      net (fanout=1)        0.282   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X38Y67.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X43Y75.D2      net (fanout=1)        1.167   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X43Y75.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X43Y75.C5      net (fanout=1)        0.263   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.711ns (0.983ns logic, 2.728ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Delay:                  3.293ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.258ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/U_RISING to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    SLICE_X38Y67.D5      net (fanout=1)        0.625   ila0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X38Y67.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X38Y67.C5      net (fanout=1)        0.282   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X38Y67.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X43Y75.D2      net (fanout=1)        1.167   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X43Y75.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X43Y75.C5      net (fanout=1)        0.263   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.258ns (0.921ns logic, 2.337ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Delay:                  3.215ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.180ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y77.AQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ
    SLICE_X38Y77.C3      net (fanout=1)        0.658   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[4]
    SLICE_X38Y77.CMUX    Tilo                  0.545   ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X40Y76.A3      net (fanout=1)        0.672   ila0/U0/I_NO_D.U_ILA/U_STAT/DSTAT[4]
    SLICE_X40Y76.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X43Y75.C3      net (fanout=1)        0.632   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.180ns (1.218ns logic, 1.962ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Delay:                  3.209ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.174ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y77.CQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[3]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[2].U_NSQ
    SLICE_X38Y77.D3      net (fanout=1)        0.658   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[2]
    SLICE_X38Y77.CMUX    Topdc                 0.539   ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X40Y76.A3      net (fanout=1)        0.672   ila0/U0/I_NO_D.U_ILA/U_STAT/DSTAT[4]
    SLICE_X40Y76.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X43Y75.C3      net (fanout=1)        0.632   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.174ns (1.212ns logic, 1.962ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Delay:                  3.150ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.115ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y77.DQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[3]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[3].U_NSQ
    SLICE_X38Y77.D4      net (fanout=1)        0.599   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[3]
    SLICE_X38Y77.CMUX    Topdc                 0.539   ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X40Y76.A3      net (fanout=1)        0.672   ila0/U0/I_NO_D.U_ILA/U_STAT/DSTAT[4]
    SLICE_X40Y76.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X43Y75.C3      net (fanout=1)        0.632   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.115ns (1.212ns logic, 1.903ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Delay:                  3.113ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.078ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y77.BQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[3]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ
    SLICE_X38Y77.D5      net (fanout=1)        0.562   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[1]
    SLICE_X38Y77.CMUX    Topdc                 0.539   ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X40Y76.A3      net (fanout=1)        0.672   ila0/U0/I_NO_D.U_ILA/U_STAT/DSTAT[4]
    SLICE_X40Y76.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X43Y75.C3      net (fanout=1)        0.632   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.078ns (1.212ns logic, 1.866ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Delay:                  3.044ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.009ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/U_ARM to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y58.DQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    SLICE_X41Y74.A4      net (fanout=2)        1.343   ila0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X41Y74.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_addr_cntr_incr_imreg[10]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X43Y75.D5      net (fanout=1)        0.606   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X43Y75.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X43Y75.C5      net (fanout=1)        0.263   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.009ns (0.797ns logic, 2.212ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Delay:                  3.006ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.971ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y77.CQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[6].U_NSQ
    SLICE_X38Y77.C4      net (fanout=1)        0.449   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[6]
    SLICE_X38Y77.CMUX    Tilo                  0.545   ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X40Y76.A3      net (fanout=1)        0.672   ila0/U0/I_NO_D.U_ILA/U_STAT/DSTAT[4]
    SLICE_X40Y76.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X43Y75.C3      net (fanout=1)        0.632   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (1.218ns logic, 1.753ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Delay:                  2.980ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.945ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y68.BQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1
    SLICE_X38Y67.D6      net (fanout=1)        0.312   ila0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat[1]
    SLICE_X38Y67.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X38Y67.C5      net (fanout=1)        0.282   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X38Y67.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X43Y75.D2      net (fanout=1)        1.167   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X43Y75.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X43Y75.C5      net (fanout=1)        0.263   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.945ns (0.921ns logic, 2.024ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Delay:                  2.856ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.821ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y77.AQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[3]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[0].U_NSQ
    SLICE_X38Y77.D6      net (fanout=1)        0.305   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[0]
    SLICE_X38Y77.CMUX    Topdc                 0.539   ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X40Y76.A3      net (fanout=1)        0.672   ila0/U0/I_NO_D.U_ILA/U_STAT/DSTAT[4]
    SLICE_X40Y76.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X43Y75.C3      net (fanout=1)        0.632   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (1.212ns logic, 1.609ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Delay:                  2.839ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.804ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y77.DQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[7].U_NSQ
    SLICE_X38Y77.C5      net (fanout=1)        0.282   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]
    SLICE_X38Y77.CMUX    Tilo                  0.545   ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X40Y76.A3      net (fanout=1)        0.672   ila0/U0/I_NO_D.U_ILA/U_STAT/DSTAT[4]
    SLICE_X40Y76.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X43Y75.C3      net (fanout=1)        0.632   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.804ns (1.218ns logic, 1.586ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Delay:                  2.722ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.687ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y76.CQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[11]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[10].U_NSQ
    SLICE_X40Y76.B1      net (fanout=1)        0.814   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[10]
    SLICE_X40Y76.B       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X40Y76.A4      net (fanout=1)        0.444   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X40Y76.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X43Y75.C3      net (fanout=1)        0.632   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.687ns (0.797ns logic, 1.890ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Delay:                  2.718ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.683ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y77.BQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[5].U_NSQ
    SLICE_X38Y77.C6      net (fanout=1)        0.161   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[5]
    SLICE_X38Y77.CMUX    Tilo                  0.545   ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_3
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f7
    SLICE_X40Y76.A3      net (fanout=1)        0.672   ila0/U0/I_NO_D.U_ILA/U_STAT/DSTAT[4]
    SLICE_X40Y76.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X43Y75.C3      net (fanout=1)        0.632   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.683ns (1.218ns logic, 1.465ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Delay:                  2.565ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.530ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y68.AQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0
    SLICE_X38Y67.C6      net (fanout=1)        0.303   ila0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat[0]
    SLICE_X38Y67.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X43Y75.D2      net (fanout=1)        1.167   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X43Y75.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X43Y75.C5      net (fanout=1)        0.263   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.530ns (0.797ns logic, 1.733ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Delay:                  2.525ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Data Path Delay:      2.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD to ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y64.AMUX    Tshcko                0.649   ila0/U0/I_NO_D.U_ILA/U_RST/HALT_pulse
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_GEN_DELAY[2].U_FD
    SLICE_X38Y63.C2      net (fanout=1)        0.800   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT_dly[2]
    SLICE_X38Y63.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_CLEAR
    SLICE_X38Y63.SR      net (fanout=3)        0.598   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR
    SLICE_X38Y63.CLK     Trck                  0.319   ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (1.092ns logic, 1.398ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Delay:                  2.499ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[12].U_NSQ (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.464ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[12].U_NSQ to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y77.AMUX    Tshcko                0.594   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[7]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[12].U_NSQ
    SLICE_X40Y77.A4      net (fanout=1)        0.594   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[12]
    SLICE_X40Y77.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/POR
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X40Y76.A6      net (fanout=1)        0.303   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X40Y76.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X43Y75.C3      net (fanout=1)        0.632   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.464ns (0.935ns logic, 1.529ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Delay:                  2.490ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.455ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y76.AQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[11]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ
    SLICE_X40Y76.B4      net (fanout=1)        0.582   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[8]
    SLICE_X40Y76.B       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X40Y76.A4      net (fanout=1)        0.444   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X40Y76.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X43Y75.C3      net (fanout=1)        0.632   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (0.797ns logic, 1.658ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Delay:                  2.353ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/U_ECR (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.318ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/U_ECR to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y74.CQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_ECR
    SLICE_X43Y74.C2      net (fanout=1)        0.656   ila0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
    SLICE_X43Y74.C       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X43Y75.D4      net (fanout=1)        0.602   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X43Y75.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X43Y75.C5      net (fanout=1)        0.263   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.318ns (0.797ns logic, 1.521ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Delay:                  2.334ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.299ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y76.BQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[11]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X40Y76.B5      net (fanout=1)        0.426   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[9]
    SLICE_X40Y76.B       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X40Y76.A4      net (fanout=1)        0.444   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X40Y76.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X43Y75.C3      net (fanout=1)        0.632   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.299ns (0.797ns logic, 1.502ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Delay:                  2.311ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Data Path Delay:      2.276ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y66.AQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD
    SLICE_X40Y64.B3      net (fanout=1)        0.642   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly[1]
    SLICE_X40Y64.B       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X40Y64.SR      net (fanout=3)        0.649   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X40Y64.CLK     Trck                  0.405   ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.276ns (0.985ns logic, 1.291ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Delay:                  2.211ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[11].U_NSQ (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.176ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[11].U_NSQ to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y76.DQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[11]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/G_NS[11].U_NSQ
    SLICE_X40Y76.B6      net (fanout=1)        0.303   ila0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat[11]
    SLICE_X40Y76.B       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X40Y76.A4      net (fanout=1)        0.444   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X40Y76.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RESET_MODULE/sig_axi_por_reg8
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O115
    SLICE_X43Y75.C3      net (fanout=1)        0.632   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O114
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.176ns (0.797ns logic, 1.379ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Delay:                  2.038ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.003ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_STAT/U_FULL to ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y75.CQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X41Y74.A6      net (fanout=2)        0.337   ila0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X41Y74.A       Tilo                  0.124   cpu0_i/pldma_mrd_0/pldma_mrd_0/AXI_MASTER_BURST_I/I_RD_WR_CNTRL_MODULE/I_MSTR_PCC/sig_addr_cntr_incr_imreg[10]
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X43Y75.D5      net (fanout=1)        0.606   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O18
    SLICE_X43Y75.D       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X43Y75.C5      net (fanout=1)        0.263   ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X43Y75.CLK     Tas                   0.093   ila0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.003ns (0.797ns logic, 1.206ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Delay:                  2.010ns (data path)
  Source:               ila0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B (FF)
  Data Path Delay:      2.010ns (Levels of Logic = 0)
  Source Clock:         adc_clk rising

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_NO_RPM.U_SRL32_B
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y76.BMUX    Tshcko                0.591   ila0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       ila0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X30Y80.B4      net (fanout=20)       1.419   ila0/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      2.010ns (0.591ns logic, 1.419ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Delay:                  1.998ns (data path)
  Source:               ila0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A (FF)
  Data Path Delay:      1.998ns (Levels of Logic = 0)
  Source Clock:         adc_clk rising

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.U_SRL32_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y76.BMUX    Tshcko                0.591   ila0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       ila0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X30Y79.A4      net (fanout=20)       1.407   ila0/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      1.998ns (0.591ns logic, 1.407ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Delay:                  1.993ns (data path)
  Source:               ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32 (FF)
  Data Path Delay:      1.993ns (Levels of Logic = 0)
  Source Clock:         adc_clk rising

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG to ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE/I_YESLUT6.U_SRL32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y78.AQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/iCAP_STATE[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG
    SLICE_X34Y79.C2      net (fanout=21)       1.537   ila0/U0/I_NO_D.U_ILA/iCAP_STATE[0]
    -------------------------------------------------  ---------------------------
    Total                                      1.993ns (0.456ns logic, 1.537ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Delay:                  1.929ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE (FF)
  Data Path Delay:      1.894ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD to ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y62.CQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[4]
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[4].U_FD
    SLICE_X38Y61.A6      net (fanout=1)        0.454   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly[4]
    SLICE_X38Y61.A       Tilo                  0.124   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X38Y61.SR      net (fanout=3)        0.541   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X38Y61.CLK     Trck                  0.319   ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      1.894ns (0.899ns logic, 0.995ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Delay:                  1.921ns (data path - clock path skew + uncertainty)
  Source:               ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.886ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_clk rising
  Destination Clock:    CONTROL0[0] rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y67.DQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/iARM
                                                       ila0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X38Y65.SR      net (fanout=11)       1.111   ila0/U0/I_NO_D.U_ILA/iARM
    SLICE_X38Y65.CLK     Trck                  0.319   ila0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       ila0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.886ns (0.775ns logic, 1.111ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Delay:                  1.918ns (data path)
  Source:               ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E (FF)
  Data Path Delay:      1.918ns (Levels of Logic = 0)
  Source Clock:         adc_clk rising

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG to ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE/I_YESLUT6.U_SRLC16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y78.AQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/iCAP_STATE[1]
                                                       ila0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0/I_YESLUT6.I_NO_RPM.I_YES_OREG.OUT_REG
    SLICE_X32Y82.A2      net (fanout=21)       1.462   ila0/U0/I_NO_D.U_ILA/iCAP_STATE[0]
    -------------------------------------------------  ---------------------------
    Total                                      1.918ns (0.456ns logic, 1.462ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Delay:                  1.872ns (data path)
  Source:               ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/U_CS_GAND_SRL_ZQ/I_USE_RPM_EQ0.U_GAND_SRL_UNSET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE_RPM_UNSET/U_SRLC (FF)
  Data Path Delay:      1.872ns (Levels of Logic = 0)
  Source Clock:         adc_clk rising

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 to ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/U_CS_GAND_SRL_ZQ/I_USE_RPM_EQ0.U_GAND_SRL_UNSET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE_RPM_UNSET/U_SRLC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y50.AQ      Tcko                  0.456   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[31]
                                                       ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/G_GAND_DLY1[28].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    SLICE_X32Y53.C2      net (fanout=2)        1.416   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[28]
    -------------------------------------------------  ---------------------------
    Total                                      1.872ns (0.456ns logic, 1.416ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Delay:                  1.865ns (data path)
  Source:               ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Destination:          ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/U_CS_GAND_SRL_ZQ/I_USE_RPM_EQ0.U_GAND_SRL_UNSET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE_RPM_UNSET/U_SRLD (FF)
  Data Path Delay:      1.865ns (Levels of Logic = 0)
  Source Clock:         adc_clk rising

  Maximum Data Path at Slow Process Corner: ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 to ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/U_CS_GAND_SRL_ZQ/I_USE_RPM_EQ0.U_GAND_SRL_UNSET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE_RPM_UNSET/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y56.CMUX    Tshcko                0.592   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[55]
                                                       ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/G_GAND_DLY1[22].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    SLICE_X32Y52.D2      net (fanout=2)        1.273   ila0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_ZQ.U_CS_GANDX_SRL_ZQ/gand_dly1[22]
    -------------------------------------------------  ---------------------------
    Total                                      1.865ns (0.592ns logic, 1.273ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 487  Score: 242332  (Setup/Max: 242332, Hold: 0)

Constraints cover 376947 paths, 0 nets, and 36640 connections

Design statistics:
   Minimum period:   9.979ns{1}   (Maximum frequency: 100.210MHz)
   Maximum path delay from/to any node:   3.402ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 28 11:46:44 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 444 MB



