set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {lab_5_alu.vo lab_5_alu_v.sdo}}
	{{"Fast Model"} {lab_5_alu_fast.vo lab_5_alu_v_fast.sdo}}
}
