INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab7/lab7_1_3/lab7_1_3.srcs/sources_1/new/mux4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucas/Documents/fpga/lab7/lab7_1_3/lab7_1_3.srcs/sources_1/new/testbench7_1_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench7_1_3
