Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to F:\ecom\lab2\Week2_project2\FPGALEDS\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"F:\ecom\lab2\Week2_project2\FPGALEDS\pcores\" "D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "D:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc3s1000ft256-4
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'INTERRUPT_ACK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'MB_Halted' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'MB_Error' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'SLEEP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'DBG_WAKEUP' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'LOCKSTEP_MASTER_OUT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'LOCKSTEP_OUT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IP_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DP_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_AWUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_WUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_ARUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_IC_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_AWID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_AWADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_AWLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_AWSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_AWBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_AWLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_AWCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_AWPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_AWQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_AWVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_AWUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_WDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_WSTRB' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_WLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_WVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_WUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_BREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_ARID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_ARADDR' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_ARLEN' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_ARSIZE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_ARBURST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_ARLOCK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_ARCACHE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_ARPROT' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_ARQOS' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_ARVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_ARUSER' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M_AXI_DC_RREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_Instruction' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_Valid_Instr' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_PC' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_Reg_Write' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_Reg_Addr' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_MSR_Reg' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_PID_Reg' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_New_Reg_Value' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_Exception_Taken' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_Exception_Kind' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_Jump_Taken' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_Delay_Slot' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_Data_Address' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_Data_Access' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_Data_Read' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_Data_Write' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_Data_Write_Value' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_Data_Byte_Enable' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_DCache_Req' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_DCache_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_DCache_Rdy' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_DCache_Read' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_ICache_Req' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_ICache_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_ICache_Rdy' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_OF_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_EX_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_MEM_PipeRun' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_MB_Halted' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'Trace_Jump_Hit' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL0_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL0_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL1_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL1_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL1_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL1_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL1_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL1_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL2_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL2_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL2_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL2_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL2_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL2_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL3_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL3_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL3_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL3_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL3_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL3_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL4_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL4_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL4_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL4_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL4_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL4_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL5_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL5_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL5_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL5_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL5_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL5_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL6_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL6_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL6_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL6_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL6_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL6_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL7_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL7_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL7_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL7_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL7_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL7_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL8_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL8_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL8_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL8_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL8_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL8_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL9_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL9_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL9_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL9_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL9_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL9_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL10_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL10_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL10_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL10_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL10_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL10_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL11_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL11_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL11_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL11_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL11_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL11_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL12_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL12_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL12_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL12_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL12_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL12_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL13_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL13_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL13_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL13_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL13_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL13_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL14_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL14_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL14_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL14_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL14_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL14_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL15_S_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL15_S_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL15_M_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL15_M_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL15_M_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'FSL15_M_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M0_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M0_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M0_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'S0_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M1_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M1_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M1_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'S1_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M2_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M2_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M2_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'S2_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M3_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M3_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M3_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'S3_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M4_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M4_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M4_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'S4_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M5_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M5_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M5_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'S5_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M6_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M6_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M6_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'S6_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M7_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M7_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M7_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'S7_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M8_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M8_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M8_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'S8_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M9_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M9_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M9_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'S9_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M10_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M10_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M10_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'S10_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M11_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M11_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M11_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'S11_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M12_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M12_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M12_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'S12_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M13_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M13_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M13_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'S13_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M14_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M14_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M14_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'S14_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M15_AXIS_TLAST' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M15_AXIS_TDATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'M15_AXIS_TVALID' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'S15_AXIS_TREADY' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'ICACHE_FSL_IN_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'ICACHE_FSL_IN_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'ICACHE_FSL_OUT_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'ICACHE_FSL_OUT_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'ICACHE_FSL_OUT_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'ICACHE_FSL_OUT_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'DCACHE_FSL_IN_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'DCACHE_FSL_IN_READ' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'DCACHE_FSL_OUT_CLK' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'DCACHE_FSL_OUT_WRITE' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'DCACHE_FSL_OUT_DATA' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 1855: Unconnected output port 'DCACHE_FSL_OUT_CONTROL' of component 'system_microblaze_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2459: Unconnected output port 'PLB_Rst' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2459: Unconnected output port 'MPLB_Rst' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2459: Unconnected output port 'PLB_dcrAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2459: Unconnected output port 'PLB_dcrDBus' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2459: Unconnected output port 'PLB_SaddrAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2459: Unconnected output port 'PLB_SMRdErr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2459: Unconnected output port 'PLB_SMWrErr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2459: Unconnected output port 'PLB_SMBusy' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2459: Unconnected output port 'PLB_SrdBTerm' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2459: Unconnected output port 'PLB_SrdComp' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2459: Unconnected output port 'PLB_SrdDAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2459: Unconnected output port 'PLB_SrdDBus' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2459: Unconnected output port 'PLB_SrdWdAddr' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2459: Unconnected output port 'PLB_Srearbitrate' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2459: Unconnected output port 'PLB_Sssize' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2459: Unconnected output port 'PLB_Swait' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2459: Unconnected output port 'PLB_SwrBTerm' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2459: Unconnected output port 'PLB_SwrComp' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2459: Unconnected output port 'PLB_SwrDAck' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2459: Unconnected output port 'Bus_Error_Det' of component 'system_mb_plb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'Sl1_DBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'Sl1_Ready' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'Sl1_Wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'Sl1_UE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'Sl1_CE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'Sl2_DBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'Sl2_Ready' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'Sl2_Wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'Sl2_UE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'Sl2_CE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'Sl3_DBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'Sl3_Ready' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'Sl3_Wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'Sl3_UE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'Sl3_CE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'Interrupt' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'UE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'CE' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2618: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'system_dlmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'Sl1_DBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'Sl1_Ready' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'Sl1_Wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'Sl1_UE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'Sl1_CE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'Sl2_DBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'Sl2_Ready' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'Sl2_Wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'Sl2_UE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'Sl2_CE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'Sl3_DBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'Sl3_Ready' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'Sl3_Wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'Sl3_UE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'Sl3_CE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'Interrupt' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'UE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'CE' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'SPLB_CTRL_Sl_addrAck' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'SPLB_CTRL_Sl_SSize' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'SPLB_CTRL_Sl_wait' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'SPLB_CTRL_Sl_rearbitrate' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'SPLB_CTRL_Sl_wrDAck' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'SPLB_CTRL_Sl_wrComp' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'SPLB_CTRL_Sl_rdDBus' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'SPLB_CTRL_Sl_rdDAck' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'SPLB_CTRL_Sl_rdComp' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'SPLB_CTRL_Sl_MBusy' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'SPLB_CTRL_Sl_MWrErr' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'SPLB_CTRL_Sl_MRdErr' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'SPLB_CTRL_Sl_wrBTerm' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'SPLB_CTRL_Sl_rdWdAddr' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'SPLB_CTRL_Sl_rdBTerm' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'SPLB_CTRL_Sl_MIRQ' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'S_AXI_CTRL_AWREADY' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'S_AXI_CTRL_WREADY' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'S_AXI_CTRL_BRESP' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'S_AXI_CTRL_BVALID' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'S_AXI_CTRL_ARREADY' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'S_AXI_CTRL_RDATA' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'S_AXI_CTRL_RRESP' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2737: Unconnected output port 'S_AXI_CTRL_RVALID' of component 'system_ilmb_cntlr_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2874: Unconnected output port 'CLKOUT1' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2874: Unconnected output port 'CLKOUT2' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2874: Unconnected output port 'CLKOUT3' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2874: Unconnected output port 'CLKOUT4' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2874: Unconnected output port 'CLKOUT5' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2874: Unconnected output port 'CLKOUT6' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2874: Unconnected output port 'CLKOUT7' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2874: Unconnected output port 'CLKOUT8' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2874: Unconnected output port 'CLKOUT9' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2874: Unconnected output port 'CLKOUT10' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2874: Unconnected output port 'CLKOUT11' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2874: Unconnected output port 'CLKOUT12' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2874: Unconnected output port 'CLKOUT13' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2874: Unconnected output port 'CLKOUT14' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2874: Unconnected output port 'CLKOUT15' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2874: Unconnected output port 'CLKFBOUT' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2874: Unconnected output port 'PSDONE' of component 'system_clock_generator_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Interrupt' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'S_AXI_AWREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'S_AXI_WREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'S_AXI_BRESP' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'S_AXI_BVALID' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'S_AXI_ARREADY' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'S_AXI_RDATA' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'S_AXI_RRESP' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'S_AXI_RVALID' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_2' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_3' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_4' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_5' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_6' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_7' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_8' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_9' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_10' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_11' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_12' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_13' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_14' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_15' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_16' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_17' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_18' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_19' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_20' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_21' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_22' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_23' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_24' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_25' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_26' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_27' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_28' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_29' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_30' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Clk_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_TDI_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Reg_En_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Capture_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Shift_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Update_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Dbg_Rst_31' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'bscan_tdi' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'bscan_reset' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'bscan_shift' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'bscan_update' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'bscan_capture' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'bscan_sel1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'bscan_drck1' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'bscan_ext_tdo' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Ext_JTAG_DRCK' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Ext_JTAG_RESET' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Ext_JTAG_SEL' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Ext_JTAG_CAPTURE' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Ext_JTAG_SHIFT' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Ext_JTAG_UPDATE' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 2903: Unconnected output port 'Ext_JTAG_TDI' of component 'system_mdm_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3252: Unconnected output port 'RstcPPCresetcore_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3252: Unconnected output port 'RstcPPCresetchip_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3252: Unconnected output port 'RstcPPCresetsys_0' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3252: Unconnected output port 'RstcPPCresetcore_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3252: Unconnected output port 'RstcPPCresetchip_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3252: Unconnected output port 'RstcPPCresetsys_1' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3252: Unconnected output port 'Peripheral_Reset' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3252: Unconnected output port 'Interconnect_aresetn' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3252: Unconnected output port 'Peripheral_aresetn' of component 'system_proc_sys_reset_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3278: Unconnected output port 'IP2INTC_Irpt' of component 'system_leds_gpio_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3278: Unconnected output port 'GPIO2_IO_O' of component 'system_leds_gpio_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3278: Unconnected output port 'GPIO2_IO_T' of component 'system_leds_gpio_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3331: Unconnected output port 'FSL_S_Clk' of component 'system_vga_interface_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3348: Unconnected output port 'FSL_M_Clk' of component 'system_camera_interface_0_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3373: Unconnected output port 'FSL_Rst' of component 'system_camera2mb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3373: Unconnected output port 'FSL_Full' of component 'system_camera2mb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3373: Unconnected output port 'FSL_Has_Data' of component 'system_camera2mb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3373: Unconnected output port 'FSL_Control_IRQ' of component 'system_camera2mb_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3393: Unconnected output port 'FSL_Rst' of component 'system_mb2vga_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3393: Unconnected output port 'FSL_Full' of component 'system_mb2vga_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3393: Unconnected output port 'FSL_Has_Data' of component 'system_mb2vga_wrapper'.
WARNING:Xst:753 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3393: Unconnected output port 'FSL_Control_IRQ' of component 'system_mb2vga_wrapper'.
WARNING:Xst:2211 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3413: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3421: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3429: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3437: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3445: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3453: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3461: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd" line 3469: Instantiating black box module <IOBUF>.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "F:/ecom/lab2/Week2_project2/FPGALEDS/hdl/system.vhd".
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_mb_plb_wrapper.ngc>.
Reading core <../implementation/system_ilmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_wrapper.ngc>.
Reading core <../implementation/system_dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/system_lmb_bram_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_mdm_0_wrapper.ngc>.
Reading core <../implementation/system_proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/system_leds_gpio_wrapper.ngc>.
Reading core <../implementation/system_vga_interface_0_wrapper.ngc>.
Reading core <../implementation/system_camera_interface_0_wrapper.ngc>.
Reading core <../implementation/system_camera2mb_wrapper.ngc>.
Reading core <../implementation/system_mb2vga_wrapper.ngc>.
Loading core <system_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <system_mb_plb_wrapper> for timing and area information for instance <mb_plb>.
Loading core <system_ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <system_dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <system_dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <system_ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <system_lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_mdm_0_wrapper> for timing and area information for instance <mdm_0>.
Loading core <system_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <system_leds_gpio_wrapper> for timing and area information for instance <leds_gpio>.
Loading core <system_vga_interface_0_wrapper> for timing and area information for instance <VGA_interface_0>.
Loading core <system_camera_interface_0_wrapper> for timing and area information for instance <camera_interface_0>.
Loading core <system_camera2mb_wrapper> for timing and area information for instance <camera2mb>.
Loading core <system_mb2vga_wrapper> for timing and area information for instance <mb2vga>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:1901 - Instance ramb16_s2_s2_0 in unit ramb16_s2_s2_0 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_1 in unit ramb16_s2_s2_1 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_2 in unit ramb16_s2_s2_2 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_3 in unit ramb16_s2_s2_3 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_4 in unit ramb16_s2_s2_4 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_5 in unit ramb16_s2_s2_5 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_6 in unit ramb16_s2_s2_6 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_7 in unit ramb16_s2_s2_7 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_8 in unit ramb16_s2_s2_8 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_9 in unit ramb16_s2_s2_9 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_10 in unit ramb16_s2_s2_10 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_11 in unit ramb16_s2_s2_11 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_12 in unit ramb16_s2_s2_12 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_13 in unit ramb16_s2_s2_13 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_14 in unit ramb16_s2_s2_14 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance ramb16_s2_s2_15 in unit ramb16_s2_s2_15 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance VGA_interface_0/U1/UMa/Mram_RAM1 in unit VGA_interface_0/U1/UMa/Mram_RAM1 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance VGA_interface_0/U1/UMa/Mram_RAM2 in unit VGA_interface_0/U1/UMa/Mram_RAM2 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance camera_interface_0/U3/UM0a/UM0a/Mram_RAM4 in unit camera_interface_0/U3/UM0a/UM0a/Mram_RAM4 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance camera_interface_0/U3/UM0a/UM0a/Mram_RAM3 in unit camera_interface_0/U3/UM0a/UM0a/Mram_RAM3 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance camera_interface_0/U3/UM0a/UM0a/Mram_RAM2 in unit camera_interface_0/U3/UM0a/UM0a/Mram_RAM2 of type RAMB16_S2_S2 has been replaced by RAMB16
INFO:Xst:1901 - Instance camera_interface_0/U3/UM0a/UM0a/Mram_RAM1 in unit camera_interface_0/U3/UM0a/UM0a/Mram_RAM1 of type RAMB16_S2_S2 has been replaced by RAMB16

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_0> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 4 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <VGA_interface_0/addr_A_0> in Unit <VGA_interface_0> is equivalent to the following 2 FFs/Latches : <VGA_interface_0/addr_A_0_1> <VGA_interface_0/addr_A_0_2> 
INFO:Xst:2260 - The FF/Latch <VGA_interface_0/addr_A_1> in Unit <VGA_interface_0> is equivalent to the following FF/Latch : <VGA_interface_0/addr_A_1_1> 
INFO:Xst:2260 - The FF/Latch <VGA_interface_0/addr_A_2> in Unit <VGA_interface_0> is equivalent to the following FF/Latch : <VGA_interface_0/addr_A_2_1> 
INFO:Xst:2260 - The FF/Latch <VGA_interface_0/addr_A_3> in Unit <VGA_interface_0> is equivalent to the following FF/Latch : <VGA_interface_0/addr_A_3_1> 
INFO:Xst:2260 - The FF/Latch <VGA_interface_0/U1/U2/hcnt_1> in Unit <VGA_interface_0> is equivalent to the following 5 FFs/Latches : <VGA_interface_0/U1/U2/hcnt_1_1> <VGA_interface_0/U1/U2/hcnt_1_2> <VGA_interface_0/U1/U2/hcnt_1_3> <VGA_interface_0/U1/U2/hcnt_1_4> <VGA_interface_0/U1/U2/hcnt_1_5> 
INFO:Xst:2260 - The FF/Latch <VGA_interface_0/U1/U2/hcnt_2> in Unit <VGA_interface_0> is equivalent to the following 5 FFs/Latches : <VGA_interface_0/U1/U2/hcnt_2_1> <VGA_interface_0/U1/U2/hcnt_2_2> <VGA_interface_0/U1/U2/hcnt_2_3> <VGA_interface_0/U1/U2/hcnt_2_4> <VGA_interface_0/U1/U2/hcnt_2_5> 
INFO:Xst:2260 - The FF/Latch <VGA_interface_0/U1/U2/hcnt_3> in Unit <VGA_interface_0> is equivalent to the following 5 FFs/Latches : <VGA_interface_0/U1/U2/hcnt_3_1> <VGA_interface_0/U1/U2/hcnt_3_2> <VGA_interface_0/U1/U2/hcnt_3_3> <VGA_interface_0/U1/U2/hcnt_3_4> <VGA_interface_0/U1/U2/hcnt_3_5> 
INFO:Xst:2260 - The FF/Latch <VGA_interface_0/U1/U2/hcnt_4> in Unit <VGA_interface_0> is equivalent to the following 6 FFs/Latches : <VGA_interface_0/U1/U2/hcnt_4_1> <VGA_interface_0/U1/U2/hcnt_4_2> <VGA_interface_0/U1/U2/hcnt_4_3> <VGA_interface_0/U1/U2/hcnt_4_4> <VGA_interface_0/U1/U2/hcnt_4_5> <VGA_interface_0/U1/U2/hcnt_4_6> 
INFO:Xst:2260 - The FF/Latch <VGA_interface_0/U1/U2/hcnt_5> in Unit <VGA_interface_0> is equivalent to the following 3 FFs/Latches : <VGA_interface_0/U1/U2/hcnt_5_1> <VGA_interface_0/U1/U2/hcnt_5_2> <VGA_interface_0/U1/U2/hcnt_5_3> 
INFO:Xst:2260 - The FF/Latch <VGA_interface_0/U1/U2/hcnt_6> in Unit <VGA_interface_0> is equivalent to the following FF/Latch : <VGA_interface_0/U1/U2/hcnt_6_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_0> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/MicroBlaze_Core_I/Area.Decode_I/ex_Valid_0_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_0_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1> in Unit <mb_plb> is equivalent to the following 2 FFs/Latches : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_1> <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/arbAddrSelReg_i_1_2> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3> in Unit <mb_plb> is equivalent to the following FF/Latch : <mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbctrl_sm_cs_FSM_FFd3_1> 
INFO:Xst:2260 - The FF/Latch <mb_plb/GEN_MPLB_RST[1].I_MPLB_RST> in Unit <mb_plb> is equivalent to the following 4 FFs/Latches : <mb_plb/GEN_MPLB_RST[0].I_MPLB_RST> <mb_plb/GEN_SPLB_RST[1].I_SPLB_RST> <mb_plb/GEN_SPLB_RST[0].I_SPLB_RST> <mb_plb/I_PLB_RST> 
INFO:Xst:2260 - The FF/Latch <VGA_interface_0/U1/U2/hcnt_1> in Unit <VGA_interface_0> is equivalent to the following 5 FFs/Latches : <VGA_interface_0/U1/U2/hcnt_1_1> <VGA_interface_0/U1/U2/hcnt_1_2> <VGA_interface_0/U1/U2/hcnt_1_3> <VGA_interface_0/U1/U2/hcnt_1_4> <VGA_interface_0/U1/U2/hcnt_1_5> 
INFO:Xst:2260 - The FF/Latch <VGA_interface_0/U1/U2/hcnt_2> in Unit <VGA_interface_0> is equivalent to the following 5 FFs/Latches : <VGA_interface_0/U1/U2/hcnt_2_1> <VGA_interface_0/U1/U2/hcnt_2_2> <VGA_interface_0/U1/U2/hcnt_2_3> <VGA_interface_0/U1/U2/hcnt_2_4> <VGA_interface_0/U1/U2/hcnt_2_5> 
INFO:Xst:2260 - The FF/Latch <VGA_interface_0/U1/U2/hcnt_3> in Unit <VGA_interface_0> is equivalent to the following 5 FFs/Latches : <VGA_interface_0/U1/U2/hcnt_3_1> <VGA_interface_0/U1/U2/hcnt_3_2> <VGA_interface_0/U1/U2/hcnt_3_3> <VGA_interface_0/U1/U2/hcnt_3_4> <VGA_interface_0/U1/U2/hcnt_3_5> 
INFO:Xst:2260 - The FF/Latch <VGA_interface_0/U1/U2/hcnt_4> in Unit <VGA_interface_0> is equivalent to the following 6 FFs/Latches : <VGA_interface_0/U1/U2/hcnt_4_1> <VGA_interface_0/U1/U2/hcnt_4_2> <VGA_interface_0/U1/U2/hcnt_4_3> <VGA_interface_0/U1/U2/hcnt_4_4> <VGA_interface_0/U1/U2/hcnt_4_5> <VGA_interface_0/U1/U2/hcnt_4_6> 
INFO:Xst:2260 - The FF/Latch <VGA_interface_0/U1/U2/hcnt_5> in Unit <VGA_interface_0> is equivalent to the following 3 FFs/Latches : <VGA_interface_0/U1/U2/hcnt_5_1> <VGA_interface_0/U1/U2/hcnt_5_2> <VGA_interface_0/U1/U2/hcnt_5_3> 
INFO:Xst:2260 - The FF/Latch <VGA_interface_0/U1/U2/hcnt_6> in Unit <VGA_interface_0> is equivalent to the following FF/Latch : <VGA_interface_0/U1/U2/hcnt_6_1> 
INFO:Xst:2260 - The FF/Latch <VGA_interface_0/addr_A_0> in Unit <VGA_interface_0> is equivalent to the following 2 FFs/Latches : <VGA_interface_0/addr_A_0_1> <VGA_interface_0/addr_A_0_2> 
INFO:Xst:2260 - The FF/Latch <VGA_interface_0/addr_A_1> in Unit <VGA_interface_0> is equivalent to the following FF/Latch : <VGA_interface_0/addr_A_1_1> 
INFO:Xst:2260 - The FF/Latch <VGA_interface_0/addr_A_2> in Unit <VGA_interface_0> is equivalent to the following FF/Latch : <VGA_interface_0/addr_A_2_1> 
INFO:Xst:2260 - The FF/Latch <VGA_interface_0/addr_A_3> in Unit <VGA_interface_0> is equivalent to the following FF/Latch : <VGA_interface_0/addr_A_3_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 37

Cell Usage :
# BELS                             : 6416
#      GND                         : 38
#      INV                         : 55
#      LUT1                        : 96
#      LUT2                        : 323
#      LUT2_D                      : 19
#      LUT2_L                      : 5
#      LUT3                        : 2298
#      LUT3_D                      : 65
#      LUT3_L                      : 37
#      LUT4                        : 1304
#      LUT4_D                      : 66
#      LUT4_L                      : 34
#      MULT_AND                    : 34
#      MUXCY                       : 203
#      MUXCY_L                     : 205
#      MUXF5                       : 838
#      MUXF6                       : 271
#      MUXF7                       : 134
#      MUXF8                       : 65
#      VCC                         : 10
#      XORCY                       : 316
# FlipFlops/Latches                : 2412
#      FD                          : 306
#      FDC                         : 216
#      FDC_1                       : 5
#      FDCE                        : 35
#      FDE                         : 372
#      FDE_1                       : 8
#      FDP                         : 23
#      FDPE_1                      : 8
#      FDR                         : 882
#      FDRE                        : 411
#      FDRE_1                      : 1
#      FDRS                        : 25
#      FDRSE                       : 15
#      FDS                         : 46
#      FDSE                        : 59
# RAMS                             : 2198
#      RAM16X1D                    : 2176
#      RAMB16                      : 22
# Shift Registers                  : 214
#      SRL16                       : 17
#      SRL16E                      : 189
#      SRLC16E                     : 8
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGP                       : 1
# IO Buffers                       : 36
#      IBUF                        : 12
#      IBUFG                       : 1
#      IOBUF                       : 8
#      OBUF                        : 15
# DCMs                             : 1
#      DCM                         : 1
# MULTs                            : 5
#      MULT18X18                   : 2
#      MULT18X18S                  : 3
# Others                           : 1
#      BSCAN_SPARTAN3              : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                     2832  out of   7680    36%  
 Number of Slice Flip Flops:           2412  out of  15360    15%  
 Number of 4 input LUTs:               8868  out of  15360    57%  
    Number used as logic:              4302
    Number used as Shift registers:     214
    Number used as RAMs:               4352
 Number of IOs:                          37
 Number of bonded IOBs:                  37  out of    173    21%  
 Number of BRAMs:                        22  out of     24    91%  
 Number of MULT18X18s:                    5  out of     24    20%  
 Number of GCLKs:                         8  out of      8   100%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                       | Clock buffer(FF name)                                                                                            | Load  |
---------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------+
fpga_0_clk_1_sys_clk_pin                           | clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST:CLK0                                                           | 4365  |
mdm_0/mdm_0/drck_i                                 | BUFG                                                                                                             | 213   |
mdm_0/mdm_0/update                                 | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_0)| 43    |
VGA_interface_0/VGA_interface_0/U1/clk21           | BUFG                                                                                                             | 45    |
camera_interface_0_c12_pin                         | BUFGP                                                                                                            | 70    |
camera_interface_0/camera_interface_0/U2/divider<7>| BUFG                                                                                                             | 91    |
---------------------------------------------------+------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                    | Buffer(FF name)                                                                                                                               | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
fpga_0_rst_1_sys_rst_pin                                                                                                                                                                                                          | IBUF                                                                                                                                          | 164   |
camera_interface_0/camera_interface_0/U2/program_reset(camera_interface_0/camera_interface_0/U2/program_reset_and00001:O)                                                                                                         | NONE(camera_interface_0/camera_interface_0/U2/U1/gen_start1/st_FSM_FFd1)                                                                      | 67    |
mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv1_INV_0:O)                                                                                                                                 | NONE(mdm_0/mdm_0/MDM_Core_I1/Config_Reg_0)                                                                                                    | 23    |
mdm_0/mdm_0/MDM_Core_I1/SEL_inv(mdm_0/mdm_0/MDM_Core_I1/SEL_inv1_INV_0:O)                                                                                                                                                         | NONE(mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_0)                                                                                                 | 12    |
camera_interface_0/camera_interface_0/U2/button_inv(camera_interface_0/camera_interface_0/U2/button_inv1_INV_0:O)                                                                                                                 | NONE(camera_interface_0/camera_interface_0/U2/cs_0)                                                                                           | 11    |
microblaze_0/IPLB_M_BE<3>(microblaze_0/XST_VCC:P)                                                                                                                                                                                 | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_AD)| 3     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset(microblaze_0/microblaze_0/MicroBlaze_Core_I/sync_reset:Q)                                                                                                                  | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Data_Flow_I/mul_unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_AD)| 3     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_0)                             | 2     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_inv1_INV_0:O)                                                                                                                 | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                          | 1     |
mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n3(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay:O)                                                                                                          | NONE(mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                            | 1     |
mdm_0/mdm_0/update(mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:UPDATE)                                                                                                                                                              | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/running_clock)                             | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/continue_from_brk_TClk)                    | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd1:O)     | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_TClk)                           | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/no_sleeping(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/no_sleeping1_INV_0:O)     | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Wakeup)                                | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd1:O)   | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_TClk)                          | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step:Q)| NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/single_Step_TClk)                          | 1     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 19.206ns (Maximum Frequency: 52.067MHz)
   Minimum input arrival time before clock: 5.595ns
   Maximum output required time after clock: 14.736ns
   Maximum combinational path delay: 13.933ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_clk_1_sys_clk_pin'
  Clock period: 13.308ns (frequency: 75.145MHz)
  Total number of paths / destination ports: 208133 / 19020
-------------------------------------------------------------------------
Delay:               13.308ns (Levels of Logic = 7)
  Source:            dlmb_cntlr/dlmb_cntlr/Sl_Rdy (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mul_Executing_0 (FF)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising

  Data Path: dlmb_cntlr/dlmb_cntlr/Sl_Rdy to microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mul_Executing_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.720   1.140  dlmb_cntlr/Sl_Rdy (dlmb_cntlr/Sl_Rdy)
     LUT2:I0->O           37   0.551   2.221  dlmb_cntlr/Sl_Ready_i1 (Sl_Ready)
     end scope: 'dlmb_cntlr'
     begin scope: 'dlmb'
     end scope: 'dlmb'
     begin scope: 'microblaze_0'
     LUT2:I0->O            5   0.551   0.921  microblaze_0/MicroBlaze_Core_I/combined_dready1 (microblaze_0/MicroBlaze_Core_I/combined_dready)
     MUXCY_L:CI->LO      217   0.064   2.939  microblaze_0/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.of_PipeRun_MuxCY_1 (microblaze_0/MicroBlaze_Core_I/of_PipeRun)
     LUT4:I3->O           13   0.551   1.196  microblaze_0/MicroBlaze_Core_I/Area.Decode_I/load_Store_i_0_mux000011 (microblaze_0/MicroBlaze_Core_I/ok_To_Stop)
     LUT4:I3->O            2   0.551   0.877  microblaze_0/MicroBlaze_Core_I/Area.Decode_I/div_first_mux0002 (microblaze_0/MicroBlaze_Core_I/Area.Decode_I/div_first_mux0002)
     FDRS:S                    1.026          microblaze_0/MicroBlaze_Core_I/Area.Decode_I/mul_Executing_0
    ----------------------------------------
    Total                     13.308ns (4.014ns logic, 9.294ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/drck_i'
  Clock period: 14.858ns (frequency: 67.304MHz)
  Total number of paths / destination ports: 320 / 260
-------------------------------------------------------------------------
Delay:               7.429ns (Levels of Logic = 5)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7 (FF)
  Source Clock:      mdm_0/mdm_0/drck_i falling
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.720   0.996  JTAG_CONTROL_I/SYNC_FDRE (JTAG_CONTROL_I/sync)
     LUT3:I1->O            1   0.551   0.827  JTAG_CONTROL_I/shifting_Data_SW0 (N34)
     LUT4:I3->O            9   0.551   1.124  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_9)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.551   1.083  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Shift_inv)
     FDR:R                     1.026          microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_0
    ----------------------------------------
    Total                      7.429ns (3.399ns logic, 4.030ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mdm_0/mdm_0/update'
  Clock period: 19.206ns (frequency: 52.067MHz)
  Total number of paths / destination ports: 345 / 51
-------------------------------------------------------------------------
Delay:               9.603ns (Levels of Logic = 6)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_0 (FF)
  Source Clock:      mdm_0/mdm_0/update falling
  Destination Clock: mdm_0/mdm_0/update rising

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.720   1.526  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.551   1.216  JTAG_CONTROL_I/Dbg_Reg_En_I<1>1 (Dbg_Reg_En_0<1>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     LUT4:I0->O            4   0.551   0.985  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/N4)
     LUT3:I2->O            2   0.551   1.216  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En_cmp_eq000011 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/N16)
     LUT3:I0->O           10   0.551   1.134  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En_cmp_eq00001 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En)
     FDCE:CE                   0.602          microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Wakeup
    ----------------------------------------
    Total                      9.603ns (3.526ns logic, 6.077ns route)
                                       (36.7% logic, 63.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VGA_interface_0/VGA_interface_0/U1/clk21'
  Clock period: 8.224ns (frequency: 121.597MHz)
  Total number of paths / destination ports: 2471 / 55
-------------------------------------------------------------------------
Delay:               8.224ns (Levels of Logic = 12)
  Source:            VGA_interface_0/VGA_interface_0/U1/U2/hcnt_6 (FF)
  Destination:       VGA_interface_0/VGA_interface_0/U1/U2/hcnt_9 (FF)
  Source Clock:      VGA_interface_0/VGA_interface_0/U1/clk21 rising
  Destination Clock: VGA_interface_0/VGA_interface_0/U1/clk21 rising

  Data Path: VGA_interface_0/VGA_interface_0/U1/U2/hcnt_6 to VGA_interface_0/VGA_interface_0/U1/U2/hcnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            261   0.720   3.191  VGA_interface_0/U1/U2/hcnt_6 (v05<5>)
     LUT4:I3->O            7   0.551   1.092  VGA_interface_0/U1/U2/hcnt_not0001_SW0 (N14)
     LUT4:I3->O            1   0.551   0.000  VGA_interface_0/U1/U2/Mcount_hcnt_lut<0> (VGA_interface_0/U1/U2/Mcount_hcnt_lut<0>)
     MUXCY:S->O            1   0.500   0.000  VGA_interface_0/U1/U2/Mcount_hcnt_cy<0> (VGA_interface_0/U1/U2/Mcount_hcnt_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  VGA_interface_0/U1/U2/Mcount_hcnt_cy<1> (VGA_interface_0/U1/U2/Mcount_hcnt_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  VGA_interface_0/U1/U2/Mcount_hcnt_cy<2> (VGA_interface_0/U1/U2/Mcount_hcnt_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  VGA_interface_0/U1/U2/Mcount_hcnt_cy<3> (VGA_interface_0/U1/U2/Mcount_hcnt_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  VGA_interface_0/U1/U2/Mcount_hcnt_cy<4> (VGA_interface_0/U1/U2/Mcount_hcnt_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  VGA_interface_0/U1/U2/Mcount_hcnt_cy<5> (VGA_interface_0/U1/U2/Mcount_hcnt_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  VGA_interface_0/U1/U2/Mcount_hcnt_cy<6> (VGA_interface_0/U1/U2/Mcount_hcnt_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  VGA_interface_0/U1/U2/Mcount_hcnt_cy<7> (VGA_interface_0/U1/U2/Mcount_hcnt_cy<7>)
     MUXCY:CI->O           0   0.064   0.000  VGA_interface_0/U1/U2/Mcount_hcnt_cy<8> (VGA_interface_0/U1/U2/Mcount_hcnt_cy<8>)
     XORCY:CI->O           1   0.904   0.000  VGA_interface_0/U1/U2/Mcount_hcnt_xor<9> (VGA_interface_0/U1/U2/Mcount_hcnt9)
     FDC:D                     0.203          VGA_interface_0/U1/U2/hcnt_9
    ----------------------------------------
    Total                      8.224ns (3.941ns logic, 4.283ns route)
                                       (47.9% logic, 52.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'camera_interface_0_c12_pin'
  Clock period: 13.627ns (frequency: 73.384MHz)
  Total number of paths / destination ports: 35144 / 70
-------------------------------------------------------------------------
Delay:               13.627ns (Levels of Logic = 7)
  Source:            camera_interface_0/camera_interface_0/U3/u_qvgatoarray/Di2_7 (FF)
  Destination:       camera_interface_0/camera_interface_0/U3/u_qvgatoarray/Yaux2_7 (FF)
  Source Clock:      camera_interface_0_c12_pin rising
  Destination Clock: camera_interface_0_c12_pin rising

  Data Path: camera_interface_0/camera_interface_0/U3/u_qvgatoarray/Di2_7 to camera_interface_0/camera_interface_0/U3/u_qvgatoarray/Yaux2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.720   0.877  camera_interface_0/U3/u_qvgatoarray/Di2_7 (camera_interface_0/U3/u_qvgatoarray/Di2<7>)
     MULT18X18:A7->P14     5   3.493   0.989  camera_interface_0/U3/u_qvgatoarray/Mmult_aux_mult0000 (camera_interface_0/U3/u_qvgatoarray/xn_a0<0><6>)
     LUT3:I2->O            0   0.551   0.000  camera_interface_0/U3/u_qvgatoarray/Madd_aux1_addsub0001C51 (camera_interface_0/U3/u_qvgatoarray/Madd_aux1_addsub0001C5)
     MUXCY:DI->O           1   0.889   0.000  camera_interface_0/U3/u_qvgatoarray/Madd_aux1_addsub0001_Madd_cy<7> (camera_interface_0/U3/u_qvgatoarray/Madd_aux1_addsub0001_Madd_cy<7>)
     XORCY:CI->O           1   0.904   1.140  camera_interface_0/U3/u_qvgatoarray/Madd_aux1_addsub0001_Madd_xor<8> (camera_interface_0/U3/u_qvgatoarray/aux1_addsub0001<8>)
     LUT1:I0->O            1   0.551   0.000  camera_interface_0/U3/u_qvgatoarray/Madd_aux1_add0000_cy<8>_rt (camera_interface_0/U3/u_qvgatoarray/Madd_aux1_add0000_cy<8>_rt)
     MUXCY:S->O            0   0.500   0.000  camera_interface_0/U3/u_qvgatoarray/Madd_aux1_add0000_cy<8> (camera_interface_0/U3/u_qvgatoarray/Madd_aux1_add0000_cy<8>)
     XORCY:CI->O           8   0.904   1.083  camera_interface_0/U3/u_qvgatoarray/Madd_aux1_add0000_xor<9> (camera_interface_0/U3/u_qvgatoarray/aux1_add0000<9>)
     FDS:S                     1.026          camera_interface_0/U3/u_qvgatoarray/Yaux2_7
    ----------------------------------------
    Total                     13.627ns (9.538ns logic, 4.089ns route)
                                       (70.0% logic, 30.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'camera_interface_0/camera_interface_0/U2/divider<7>'
  Clock period: 7.968ns (frequency: 125.502MHz)
  Total number of paths / destination ports: 513 / 87
-------------------------------------------------------------------------
Delay:               7.968ns (Levels of Logic = 4)
  Source:            camera_interface_0/camera_interface_0/U2/U1/write_data1/done (FF)
  Destination:       camera_interface_0/camera_interface_0/U2/U1/write_cycle1/data_to_send_0 (FF)
  Source Clock:      camera_interface_0/camera_interface_0/U2/divider<7> rising
  Destination Clock: camera_interface_0/camera_interface_0/U2/divider<7> rising

  Data Path: camera_interface_0/camera_interface_0/U2/U1/write_data1/done to camera_interface_0/camera_interface_0/U2/U1/write_cycle1/data_to_send_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.720   1.576  camera_interface_0/U2/U1/write_data1/done (camera_interface_0/U2/U1/write_data1/done)
     LUT3:I0->O            3   0.551   1.246  camera_interface_0/U2/U1/write_cycle1/st_cmp_eq00011 (camera_interface_0/U2/U1/write_cycle1/st_cmp_eq0001)
     LUT4:I0->O            2   0.551   1.072  camera_interface_0/U2/U1/write_cycle1/data_to_send_nxt<0>6_SW0 (N36)
     LUT2:I1->O            5   0.551   0.947  camera_interface_0/U2/U1/write_cycle1/data_to_send_nxt<0>6 (camera_interface_0/U2/U1/write_cycle1/N7)
     LUT4:I3->O            1   0.551   0.000  camera_interface_0/U2/U1/write_cycle1/data_to_send_nxt<6>1 (camera_interface_0/U2/U1/write_cycle1/data_to_send_nxt<6>)
     FDC:D                     0.203          camera_interface_0/U2/U1/write_cycle1/data_to_send_6
    ----------------------------------------
    Total                      7.968ns (3.127ns logic, 4.841ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 124 / 100
-------------------------------------------------------------------------
Offset:              5.595ns (Levels of Logic = 4)
  Source:            mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7 (FF)
  Destination Clock: mdm_0/mdm_0/drck_i rising

  Data Path: mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3:SHIFT    5   0.000   0.000  mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I (mdm_0/shift)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I0->O            9   0.551   1.124  JTAG_CONTROL_I/shifting_Data (Dbg_Shift_9)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     INV:I->O              8   0.551   1.083  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Shift_inv1_INV_0 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Shift_inv)
     FDR:R                     1.026          microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_count_0
    ----------------------------------------
    Total                      5.595ns (3.388ns logic, 2.207ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mdm_0/mdm_0/update'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              5.242ns (Levels of Logic = 3)
  Source:            mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SEL2 (PAD)
  Destination:       mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_1_0 (FF)
  Destination Clock: mdm_0/mdm_0/update rising

  Data Path: mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:SEL2 to mdm_0/mdm_0/MDM_Core_I1/PORT_Selector_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN3:SEL2    2   0.000   0.000  mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I (mdm_0/sel)
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT3:I0->O            7   0.551   1.405  Ext_JTAG_SEL11 (N2)
     LUT3:I0->O            4   0.551   0.917  MDM_SEL1 (MDM_SEL)
     FDCE:CE                   0.602          PORT_Selector_1_0
    ----------------------------------------
    Total                      5.242ns (2.920ns logic, 2.322ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              5.430ns (Levels of Logic = 3)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       camera_interface_0/camera_interface_0/U3/cnt_cam_0 (FF)
  Destination Clock: fpga_0_clk_1_sys_clk_pin rising

  Data Path: fpga_0_rst_1_sys_rst_pin to camera_interface_0/camera_interface_0/U3/cnt_cam_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           172   0.821   2.655  fpga_0_rst_1_sys_rst_pin_IBUF (fpga_0_rst_1_sys_rst_pin_IBUF)
     begin scope: 'camera_interface_0'
     INV:I->O              1   0.551   0.801  camera_interface_0/U3/RST_inv1_INV_0 (camera_interface_0/U3/RST_inv)
     FDE:CE                    0.602          camera_interface_0/U3/cnt_cam_0
    ----------------------------------------
    Total                      5.430ns (1.974ns logic, 3.456ns route)
                                       (36.4% logic, 63.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'camera_interface_0_c12_pin'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 2)
  Source:            camera_interface_0_c09_pin<7> (PAD)
  Destination:       camera_interface_0/camera_interface_0/U3/u_qvgatoarray/Di2_7 (FF)
  Destination Clock: camera_interface_0_c12_pin rising

  Data Path: camera_interface_0_c09_pin<7> to camera_interface_0/camera_interface_0/U3/u_qvgatoarray/Di2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.821   0.801  camera_interface_0_c09_pin_7_IBUF (camera_interface_0_c09_pin_7_IBUF)
     begin scope: 'camera_interface_0'
     FD:D                      0.203          camera_interface_0/U3/u_qvgatoarray/Di2_7
    ----------------------------------------
    Total                      1.825ns (1.024ns logic, 0.801ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_0_clk_1_sys_clk_pin'
  Total number of paths / destination ports: 40 / 20
-------------------------------------------------------------------------
Offset:              11.767ns (Levels of Logic = 5)
  Source:            camera_interface_0/camera_interface_0/U2/nW_R (FF)
  Destination:       camera_interface_0_c08_pin (PAD)
  Source Clock:      fpga_0_clk_1_sys_clk_pin rising

  Data Path: camera_interface_0/camera_interface_0/U2/nW_R to camera_interface_0_c08_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             20   0.720   1.884  camera_interface_0/U2/nW_R (camera_interface_0/U2/nW_R)
     LUT2:I0->O            4   0.551   1.256  camera_interface_0/U2/U1/sel_block<2>1 (camera_interface_0/U2/U1/sel_block<2>)
     LUT4:I0->O            1   0.551   0.000  camera_interface_0/U2/U1/bus_out<1>1 (camera_interface_0/U2/U1/bus_out<1>)
     MUXF5:I1->O           1   0.360   0.801  camera_interface_0/U2/U1/bus_out<1>_f5 (c08)
     end scope: 'camera_interface_0'
     OBUF:I->O                 5.644          camera_interface_0_c08_pin_OBUF (camera_interface_0_c08_pin)
    ----------------------------------------
    Total                     11.767ns (7.826ns logic, 3.941ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'camera_interface_0/camera_interface_0/U2/divider<7>'
  Total number of paths / destination ports: 24 / 2
-------------------------------------------------------------------------
Offset:              10.995ns (Levels of Logic = 5)
  Source:            camera_interface_0/camera_interface_0/U2/U1/read_cycle1/st_FSM_FFd2 (FF)
  Destination:       camera_interface_0_c08_pin (PAD)
  Source Clock:      camera_interface_0/camera_interface_0/U2/divider<7> rising

  Data Path: camera_interface_0/camera_interface_0/U2/U1/read_cycle1/st_FSM_FFd2 to camera_interface_0_c08_pin
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.720   1.112  camera_interface_0/U2/U1/read_cycle1/st_FSM_FFd2 (camera_interface_0/U2/U1/read_cycle1/st_FSM_FFd2)
     LUT2:I1->O            4   0.551   1.256  camera_interface_0/U2/U1/sel_block<2>1 (camera_interface_0/U2/U1/sel_block<2>)
     LUT4:I0->O            1   0.551   0.000  camera_interface_0/U2/U1/bus_out<1>1 (camera_interface_0/U2/U1/bus_out<1>)
     MUXF5:I1->O           1   0.360   0.801  camera_interface_0/U2/U1/bus_out<1>_f5 (c08)
     end scope: 'camera_interface_0'
     OBUF:I->O                 5.644          camera_interface_0_c08_pin_OBUF (camera_interface_0_c08_pin)
    ----------------------------------------
    Total                     10.995ns (7.826ns logic, 3.169ns route)
                                       (71.2% logic, 28.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA_interface_0/VGA_interface_0/U1/clk21'
  Total number of paths / destination ports: 87 / 10
-------------------------------------------------------------------------
Offset:              13.876ns (Levels of Logic = 6)
  Source:            VGA_interface_0/VGA_interface_0/U1/U2/vcnt_8 (FF)
  Destination:       VGA_interface_0_v03_pin<7> (PAD)
  Source Clock:      VGA_interface_0/VGA_interface_0/U1/clk21 rising

  Data Path: VGA_interface_0/VGA_interface_0/U1/U2/vcnt_8 to VGA_interface_0_v03_pin<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            12   0.720   1.313  VGA_interface_0/U1/U2/vcnt_8 (VGA_interface_0/U1/U2/vcnt<8>)
     LUT4:I1->O            2   0.551   0.903  VGA_interface_0/U1/U2/vsync11 (VGA_interface_0/U1/U2/N7)
     LUT4:I3->O            1   0.551   0.869  VGA_interface_0/U1/Dout_and00001_SW0 (N8)
     LUT3:I2->O            8   0.551   1.422  VGA_interface_0/U1/Dout_and00001 (VGA_interface_0/U1/N682)
     LUT4:I0->O            1   0.551   0.801  VGA_interface_0/U1/Dout<7>1 (v03<7>)
     end scope: 'VGA_interface_0'
     OBUF:I->O                 5.644          VGA_interface_0_v03_pin_7_OBUF (VGA_interface_0_v03_pin<7>)
    ----------------------------------------
    Total                     13.876ns (8.568ns logic, 5.308ns route)
                                       (61.7% logic, 38.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/update'
  Total number of paths / destination ports: 54 / 1
-------------------------------------------------------------------------
Offset:              10.791ns (Levels of Logic = 10)
  Source:            mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2 (PAD)
  Source Clock:      mdm_0/mdm_0/update falling

  Data Path: mdm_0/mdm_0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.720   1.526  JTAG_CONTROL_I/FDC_I (JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            7   0.551   1.066  JTAG_CONTROL_I/Dbg_Reg_En_I<7>1 (Dbg_Reg_En_0<7>)
     end scope: 'mdm_0/MDM_Core_I1'
     end scope: 'mdm_0'
     begin scope: 'microblaze_0'
     MUXF5:S->O            1   0.621   0.996  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO84 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO84)
     LUT4:I1->O            1   0.551   0.827  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO138_SW0 (N295)
     LUT4:I3->O            1   0.551   1.140  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO138 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I0->O            1   0.551   1.140  TDO_i80 (TDO_i80)
     LUT4:I0->O            0   0.551   0.000  TDO_i216 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_SPARTAN3:TDO2        0.000          mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I
    ----------------------------------------
    Total                     10.791ns (4.096ns logic, 6.695ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mdm_0/mdm_0/drck_i'
  Total number of paths / destination ports: 135 / 1
-------------------------------------------------------------------------
Offset:              14.736ns (Levels of Logic = 11)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 (FF)
  Destination:       mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2 (PAD)
  Source Clock:      mdm_0/mdm_0/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 to mdm_0/mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   3.195   0.996  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/tdo_config_word1<8>)
     LUT3:I1->O            1   0.551   0.000  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_11 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_11)
     MUXF5:I0->O           1   0.360   0.996  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_9_f5 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/Mmux_TDO_Config_Word_9_f5)
     LUT4:I1->O            1   0.551   0.869  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO30 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO30)
     LUT3:I2->O            1   0.551   0.000  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO84_G (N364)
     MUXF5:I1->O           1   0.360   0.996  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO84 (microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO84)
     LUT4:I1->O            1   0.551   0.827  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO138_SW0 (N295)
     LUT4:I3->O            1   0.551   1.140  microblaze_0/MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/TDO138 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'mdm_0'
     begin scope: 'mdm_0/MDM_Core_I1'
     LUT4:I0->O            1   0.551   1.140  TDO_i80 (TDO_i80)
     LUT4:I0->O            0   0.551   0.000  TDO_i216 (TDO)
     end scope: 'mdm_0/MDM_Core_I1'
    BSCAN_SPARTAN3:TDO2        0.000          mdm_0/Use_Spartan3.BSCAN_SPARTAN3_I
    ----------------------------------------
    Total                     14.736ns (7.772ns logic, 6.964ns route)
                                       (52.7% logic, 47.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Delay:               13.933ns (Levels of Logic = 6)
  Source:            fpga_0_rst_1_sys_rst_pin (PAD)
  Destination:       VGA_interface_0_v03_pin<7> (PAD)

  Data Path: fpga_0_rst_1_sys_rst_pin to VGA_interface_0_v03_pin<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           172   0.821   2.723  fpga_0_rst_1_sys_rst_pin_IBUF (fpga_0_rst_1_sys_rst_pin_IBUF)
     begin scope: 'VGA_interface_0'
     LUT4:I2->O            1   0.551   0.869  VGA_interface_0/U1/Dout_and00001_SW0 (N8)
     LUT3:I2->O            8   0.551   1.422  VGA_interface_0/U1/Dout_and00001 (VGA_interface_0/U1/N682)
     LUT4:I0->O            1   0.551   0.801  VGA_interface_0/U1/Dout<7>1 (v03<7>)
     end scope: 'VGA_interface_0'
     OBUF:I->O                 5.644          VGA_interface_0_v03_pin_7_OBUF (VGA_interface_0_v03_pin<7>)
    ----------------------------------------
    Total                     13.933ns (8.118ns logic, 5.815ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================


Total REAL time to Xst completion: 78.00 secs
Total CPU time to Xst completion: 77.65 secs
 
--> 

Total memory usage is 393232 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  707 (   0 filtered)
Number of infos    :   55 (   0 filtered)

