{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732295048185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732295048186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 00:04:08 2024 " "Processing started: Sat Nov 23 00:04:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732295048186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732295048186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732295048186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732295048701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732295048701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg " "Found design unit 1: pkg" {  } { { "pkg.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732295056650 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg-body " "Found design unit 2: pkg-body" {  } { { "pkg.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732295056650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732295056650 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" LEA_encrypt_top.vhd(11) " "VHDL syntax error at LEA_encrypt_top.vhd(11) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "LEA_encrypt_top.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/LEA_encrypt_top.vhd" 11 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732295056653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lea_encrypt_top.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lea_encrypt_top.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732295056653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lea_encrypt_round.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lea_encrypt_round.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEA_encrypt-rtl " "Found design unit 1: LEA_encrypt-rtl" {  } { { "LEA_encrypt_round.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/LEA_encrypt_round.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732295056656 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEA_encrypt " "Found entity 1: LEA_encrypt" {  } { { "LEA_encrypt_round.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/LEA_encrypt_round.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732295056656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732295056656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyschedule_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyschedule_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyschedule_tb-bench " "Found design unit 1: keyschedule_tb-bench" {  } { { "keyschedule_tb.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732295056659 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyschedule_tb " "Found entity 1: keyschedule_tb" {  } { { "keyschedule_tb.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732295056659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732295056659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyschedule_precompute_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyschedule_precompute_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyschedule_precompute_tb-bench " "Found design unit 1: keyschedule_precompute_tb-bench" {  } { { "keyschedule_precompute_tb.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732295056661 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyschedule_precompute_tb " "Found entity 1: keyschedule_precompute_tb" {  } { { "keyschedule_precompute_tb.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732295056661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732295056661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyschedule_precompute.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyschedule_precompute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyschedule_precompute-rtl " "Found design unit 1: keyschedule_precompute-rtl" {  } { { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732295056664 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyschedule_precompute " "Found entity 1: keyschedule_precompute" {  } { { "keyschedule_precompute.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule_precompute.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732295056664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732295056664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyschedule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyschedule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyschedule-rtl " "Found design unit 1: keyschedule-rtl" {  } { { "keyschedule.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732295056667 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyschedule " "Found entity 1: keyschedule" {  } { { "keyschedule.vhd" "" { Text "D:/teknikelektro/SistemDigital/EL2002_LEA128CFB/test/keyschedule.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732295056667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732295056667 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732295056771 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 23 00:04:16 2024 " "Processing ended: Sat Nov 23 00:04:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732295056771 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732295056771 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732295056771 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732295056771 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732295057405 ""}
