Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Dec  7 21:47:59 2019
| Host         : LAPTOP-LHCIPRAJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.788        0.000                      0                  876        0.083        0.000                      0                  876        3.000        0.000                       0                   366  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
clkdivider/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0     {0.000 5.000}      10.000          100.000         
sys_clk_pin              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clkdivider/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0          32.297        0.000                      0                  327        0.118        0.000                      0                  327       19.500        0.000                       0                   142  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                    3.366        0.000                      0                  532        0.083        0.000                      0                  532        4.500        0.000                       0                   220  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out2_clk_wiz_0        2.788        0.000                      0                   28        0.632        0.000                      0                   28  
clk_out2_clk_wiz_0  sys_clk_pin               3.951        0.000                      0                   25        0.101        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clkdivider/inst/clk_in1
  To Clock:  clkdivider/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdivider/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.297ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.476ns  (logic 1.596ns (21.350%)  route 5.880ns (78.650%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.641     1.643    sfx_manager/sd/clk_out2
    SLICE_X10Y87         FDRE                                         r  sfx_manager/sd/bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  sfx_manager/sd/bit_counter_reg[4]/Q
                         net (fo=3, routed)           0.830     2.992    sfx_manager/sd/bit_counter[4]
    SLICE_X10Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.116 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           0.523     3.639    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X11Y87         LUT5 (Prop_lut5_I2_O)        0.153     3.792 f  sfx_manager/sd/state[4]_i_8/O
                         net (fo=7, routed)           0.631     4.423    sfx_manager/sd/state[4]_i_8_n_0
    SLICE_X12Y86         LUT2 (Prop_lut2_I1_O)        0.327     4.750 f  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=5, routed)           1.509     6.259    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X6Y86          LUT4 (Prop_lut4_I0_O)        0.146     6.405 f  sfx_manager/sd/cmd_out[45]_i_6/O
                         net (fo=1, routed)           0.596     7.001    sfx_manager/sd/cmd_out[45]_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.328     7.329 r  sfx_manager/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.790     9.119    sfx_manager/sd/cmd_out[45]_i_1_n_0
    SLICE_X2Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.597    41.600    sfx_manager/sd/clk_out2
    SLICE_X2Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[12]/C
                         clock pessimism              0.079    41.679    
                         clock uncertainty           -0.095    41.585    
    SLICE_X2Y85          FDSE (Setup_fdse_C_CE)      -0.169    41.416    sfx_manager/sd/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         41.416    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                 32.297    

Slack (MET) :             32.406ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[10]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.328ns  (logic 1.596ns (21.779%)  route 5.732ns (78.221%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.598ns = ( 41.598 - 40.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.641     1.643    sfx_manager/sd/clk_out2
    SLICE_X10Y87         FDRE                                         r  sfx_manager/sd/bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  sfx_manager/sd/bit_counter_reg[4]/Q
                         net (fo=3, routed)           0.830     2.992    sfx_manager/sd/bit_counter[4]
    SLICE_X10Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.116 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           0.523     3.639    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X11Y87         LUT5 (Prop_lut5_I2_O)        0.153     3.792 f  sfx_manager/sd/state[4]_i_8/O
                         net (fo=7, routed)           0.631     4.423    sfx_manager/sd/state[4]_i_8_n_0
    SLICE_X12Y86         LUT2 (Prop_lut2_I1_O)        0.327     4.750 f  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=5, routed)           1.509     6.259    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X6Y86          LUT4 (Prop_lut4_I0_O)        0.146     6.405 f  sfx_manager/sd/cmd_out[45]_i_6/O
                         net (fo=1, routed)           0.596     7.001    sfx_manager/sd/cmd_out[45]_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.328     7.329 r  sfx_manager/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.643     8.972    sfx_manager/sd/cmd_out[45]_i_1_n_0
    SLICE_X5Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.595    41.598    sfx_manager/sd/clk_out2
    SLICE_X5Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[10]/C
                         clock pessimism              0.079    41.677    
                         clock uncertainty           -0.095    41.583    
    SLICE_X5Y85          FDSE (Setup_fdse_C_CE)      -0.205    41.378    sfx_manager/sd/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         41.378    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                 32.406    

Slack (MET) :             32.472ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 1.596ns (21.866%)  route 5.703ns (78.134%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.641     1.643    sfx_manager/sd/clk_out2
    SLICE_X10Y87         FDRE                                         r  sfx_manager/sd/bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  sfx_manager/sd/bit_counter_reg[4]/Q
                         net (fo=3, routed)           0.830     2.992    sfx_manager/sd/bit_counter[4]
    SLICE_X10Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.116 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           0.523     3.639    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X11Y87         LUT5 (Prop_lut5_I2_O)        0.153     3.792 f  sfx_manager/sd/state[4]_i_8/O
                         net (fo=7, routed)           0.631     4.423    sfx_manager/sd/state[4]_i_8_n_0
    SLICE_X12Y86         LUT2 (Prop_lut2_I1_O)        0.327     4.750 f  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=5, routed)           1.509     6.259    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X6Y86          LUT4 (Prop_lut4_I0_O)        0.146     6.405 f  sfx_manager/sd/cmd_out[45]_i_6/O
                         net (fo=1, routed)           0.596     7.001    sfx_manager/sd/cmd_out[45]_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.328     7.329 r  sfx_manager/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.614     8.943    sfx_manager/sd/cmd_out[45]_i_1_n_0
    SLICE_X2Y84          FDSE                                         r  sfx_manager/sd/cmd_out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.596    41.599    sfx_manager/sd/clk_out2
    SLICE_X2Y84          FDSE                                         r  sfx_manager/sd/cmd_out_reg[8]/C
                         clock pessimism              0.079    41.678    
                         clock uncertainty           -0.095    41.584    
    SLICE_X2Y84          FDSE (Setup_fdse_C_CE)      -0.169    41.415    sfx_manager/sd/cmd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         41.415    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                 32.472    

Slack (MET) :             32.472ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.299ns  (logic 1.596ns (21.866%)  route 5.703ns (78.134%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.599ns = ( 41.599 - 40.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.641     1.643    sfx_manager/sd/clk_out2
    SLICE_X10Y87         FDRE                                         r  sfx_manager/sd/bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  sfx_manager/sd/bit_counter_reg[4]/Q
                         net (fo=3, routed)           0.830     2.992    sfx_manager/sd/bit_counter[4]
    SLICE_X10Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.116 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           0.523     3.639    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X11Y87         LUT5 (Prop_lut5_I2_O)        0.153     3.792 f  sfx_manager/sd/state[4]_i_8/O
                         net (fo=7, routed)           0.631     4.423    sfx_manager/sd/state[4]_i_8_n_0
    SLICE_X12Y86         LUT2 (Prop_lut2_I1_O)        0.327     4.750 f  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=5, routed)           1.509     6.259    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X6Y86          LUT4 (Prop_lut4_I0_O)        0.146     6.405 f  sfx_manager/sd/cmd_out[45]_i_6/O
                         net (fo=1, routed)           0.596     7.001    sfx_manager/sd/cmd_out[45]_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.328     7.329 r  sfx_manager/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.614     8.943    sfx_manager/sd/cmd_out[45]_i_1_n_0
    SLICE_X2Y84          FDSE                                         r  sfx_manager/sd/cmd_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.596    41.599    sfx_manager/sd/clk_out2
    SLICE_X2Y84          FDSE                                         r  sfx_manager/sd/cmd_out_reg[9]/C
                         clock pessimism              0.079    41.678    
                         clock uncertainty           -0.095    41.584    
    SLICE_X2Y84          FDSE (Setup_fdse_C_CE)      -0.169    41.415    sfx_manager/sd/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         41.415    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                 32.472    

Slack (MET) :             32.566ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 1.596ns (22.259%)  route 5.574ns (77.741%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.641     1.643    sfx_manager/sd/clk_out2
    SLICE_X10Y87         FDRE                                         r  sfx_manager/sd/bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  sfx_manager/sd/bit_counter_reg[4]/Q
                         net (fo=3, routed)           0.830     2.992    sfx_manager/sd/bit_counter[4]
    SLICE_X10Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.116 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           0.523     3.639    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X11Y87         LUT5 (Prop_lut5_I2_O)        0.153     3.792 f  sfx_manager/sd/state[4]_i_8/O
                         net (fo=7, routed)           0.631     4.423    sfx_manager/sd/state[4]_i_8_n_0
    SLICE_X12Y86         LUT2 (Prop_lut2_I1_O)        0.327     4.750 f  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=5, routed)           1.509     6.259    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X6Y86          LUT4 (Prop_lut4_I0_O)        0.146     6.405 f  sfx_manager/sd/cmd_out[45]_i_6/O
                         net (fo=1, routed)           0.596     7.001    sfx_manager/sd/cmd_out[45]_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.328     7.329 r  sfx_manager/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.485     8.814    sfx_manager/sd/cmd_out[45]_i_1_n_0
    SLICE_X1Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.597    41.600    sfx_manager/sd/clk_out2
    SLICE_X1Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[11]/C
                         clock pessimism              0.079    41.679    
                         clock uncertainty           -0.095    41.585    
    SLICE_X1Y85          FDSE (Setup_fdse_C_CE)      -0.205    41.380    sfx_manager/sd/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         41.380    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                 32.566    

Slack (MET) :             32.566ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 1.596ns (22.259%)  route 5.574ns (77.741%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.641     1.643    sfx_manager/sd/clk_out2
    SLICE_X10Y87         FDRE                                         r  sfx_manager/sd/bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  sfx_manager/sd/bit_counter_reg[4]/Q
                         net (fo=3, routed)           0.830     2.992    sfx_manager/sd/bit_counter[4]
    SLICE_X10Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.116 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           0.523     3.639    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X11Y87         LUT5 (Prop_lut5_I2_O)        0.153     3.792 f  sfx_manager/sd/state[4]_i_8/O
                         net (fo=7, routed)           0.631     4.423    sfx_manager/sd/state[4]_i_8_n_0
    SLICE_X12Y86         LUT2 (Prop_lut2_I1_O)        0.327     4.750 f  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=5, routed)           1.509     6.259    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X6Y86          LUT4 (Prop_lut4_I0_O)        0.146     6.405 f  sfx_manager/sd/cmd_out[45]_i_6/O
                         net (fo=1, routed)           0.596     7.001    sfx_manager/sd/cmd_out[45]_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.328     7.329 r  sfx_manager/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.485     8.814    sfx_manager/sd/cmd_out[45]_i_1_n_0
    SLICE_X1Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.597    41.600    sfx_manager/sd/clk_out2
    SLICE_X1Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[13]/C
                         clock pessimism              0.079    41.679    
                         clock uncertainty           -0.095    41.585    
    SLICE_X1Y85          FDSE (Setup_fdse_C_CE)      -0.205    41.380    sfx_manager/sd/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         41.380    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                 32.566    

Slack (MET) :             32.566ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[14]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 1.596ns (22.259%)  route 5.574ns (77.741%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.641     1.643    sfx_manager/sd/clk_out2
    SLICE_X10Y87         FDRE                                         r  sfx_manager/sd/bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  sfx_manager/sd/bit_counter_reg[4]/Q
                         net (fo=3, routed)           0.830     2.992    sfx_manager/sd/bit_counter[4]
    SLICE_X10Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.116 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           0.523     3.639    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X11Y87         LUT5 (Prop_lut5_I2_O)        0.153     3.792 f  sfx_manager/sd/state[4]_i_8/O
                         net (fo=7, routed)           0.631     4.423    sfx_manager/sd/state[4]_i_8_n_0
    SLICE_X12Y86         LUT2 (Prop_lut2_I1_O)        0.327     4.750 f  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=5, routed)           1.509     6.259    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X6Y86          LUT4 (Prop_lut4_I0_O)        0.146     6.405 f  sfx_manager/sd/cmd_out[45]_i_6/O
                         net (fo=1, routed)           0.596     7.001    sfx_manager/sd/cmd_out[45]_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.328     7.329 r  sfx_manager/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.485     8.814    sfx_manager/sd/cmd_out[45]_i_1_n_0
    SLICE_X1Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.597    41.600    sfx_manager/sd/clk_out2
    SLICE_X1Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[14]/C
                         clock pessimism              0.079    41.679    
                         clock uncertainty           -0.095    41.585    
    SLICE_X1Y85          FDSE (Setup_fdse_C_CE)      -0.205    41.380    sfx_manager/sd/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         41.380    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                 32.566    

Slack (MET) :             32.566ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 1.596ns (22.259%)  route 5.574ns (77.741%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.641     1.643    sfx_manager/sd/clk_out2
    SLICE_X10Y87         FDRE                                         r  sfx_manager/sd/bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  sfx_manager/sd/bit_counter_reg[4]/Q
                         net (fo=3, routed)           0.830     2.992    sfx_manager/sd/bit_counter[4]
    SLICE_X10Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.116 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           0.523     3.639    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X11Y87         LUT5 (Prop_lut5_I2_O)        0.153     3.792 f  sfx_manager/sd/state[4]_i_8/O
                         net (fo=7, routed)           0.631     4.423    sfx_manager/sd/state[4]_i_8_n_0
    SLICE_X12Y86         LUT2 (Prop_lut2_I1_O)        0.327     4.750 f  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=5, routed)           1.509     6.259    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X6Y86          LUT4 (Prop_lut4_I0_O)        0.146     6.405 f  sfx_manager/sd/cmd_out[45]_i_6/O
                         net (fo=1, routed)           0.596     7.001    sfx_manager/sd/cmd_out[45]_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.328     7.329 r  sfx_manager/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.485     8.814    sfx_manager/sd/cmd_out[45]_i_1_n_0
    SLICE_X1Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.597    41.600    sfx_manager/sd/clk_out2
    SLICE_X1Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[15]/C
                         clock pessimism              0.079    41.679    
                         clock uncertainty           -0.095    41.585    
    SLICE_X1Y85          FDSE (Setup_fdse_C_CE)      -0.205    41.380    sfx_manager/sd/cmd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         41.380    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                 32.566    

Slack (MET) :             32.566ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.170ns  (logic 1.596ns (22.259%)  route 5.574ns (77.741%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.600 - 40.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.641     1.643    sfx_manager/sd/clk_out2
    SLICE_X10Y87         FDRE                                         r  sfx_manager/sd/bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  sfx_manager/sd/bit_counter_reg[4]/Q
                         net (fo=3, routed)           0.830     2.992    sfx_manager/sd/bit_counter[4]
    SLICE_X10Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.116 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           0.523     3.639    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X11Y87         LUT5 (Prop_lut5_I2_O)        0.153     3.792 f  sfx_manager/sd/state[4]_i_8/O
                         net (fo=7, routed)           0.631     4.423    sfx_manager/sd/state[4]_i_8_n_0
    SLICE_X12Y86         LUT2 (Prop_lut2_I1_O)        0.327     4.750 f  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=5, routed)           1.509     6.259    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X6Y86          LUT4 (Prop_lut4_I0_O)        0.146     6.405 f  sfx_manager/sd/cmd_out[45]_i_6/O
                         net (fo=1, routed)           0.596     7.001    sfx_manager/sd/cmd_out[45]_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.328     7.329 r  sfx_manager/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.485     8.814    sfx_manager/sd/cmd_out[45]_i_1_n_0
    SLICE_X0Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.597    41.600    sfx_manager/sd/clk_out2
    SLICE_X0Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[16]/C
                         clock pessimism              0.079    41.679    
                         clock uncertainty           -0.095    41.585    
    SLICE_X0Y85          FDSE (Setup_fdse_C_CE)      -0.205    41.380    sfx_manager/sd/cmd_out_reg[16]
  -------------------------------------------------------------------
                         required time                         41.380    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                 32.566    

Slack (MET) :             32.729ns  (required time - arrival time)
  Source:                 sfx_manager/sd/bit_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[21]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.008ns  (logic 1.596ns (22.774%)  route 5.412ns (77.226%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.641     1.643    sfx_manager/sd/clk_out2
    SLICE_X10Y87         FDRE                                         r  sfx_manager/sd/bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_fdre_C_Q)         0.518     2.161 r  sfx_manager/sd/bit_counter_reg[4]/Q
                         net (fo=3, routed)           0.830     2.992    sfx_manager/sd/bit_counter[4]
    SLICE_X10Y87         LUT6 (Prop_lut6_I5_O)        0.124     3.116 r  sfx_manager/sd/bit_counter[7]_i_8/O
                         net (fo=5, routed)           0.523     3.639    sfx_manager/sd/bit_counter[7]_i_8_n_0
    SLICE_X11Y87         LUT5 (Prop_lut5_I2_O)        0.153     3.792 f  sfx_manager/sd/state[4]_i_8/O
                         net (fo=7, routed)           0.631     4.423    sfx_manager/sd/state[4]_i_8_n_0
    SLICE_X12Y86         LUT2 (Prop_lut2_I1_O)        0.327     4.750 f  sfx_manager/sd/data_sig[7]_i_3/O
                         net (fo=5, routed)           1.509     6.259    sfx_manager/sd/data_sig[7]_i_3_n_0
    SLICE_X6Y86          LUT4 (Prop_lut4_I0_O)        0.146     6.405 f  sfx_manager/sd/cmd_out[45]_i_6/O
                         net (fo=1, routed)           0.596     7.001    sfx_manager/sd/cmd_out[45]_i_6_n_0
    SLICE_X6Y88          LUT6 (Prop_lut6_I5_O)        0.328     7.329 r  sfx_manager/sd/cmd_out[45]_i_1/O
                         net (fo=55, routed)          1.323     8.651    sfx_manager/sd/cmd_out[45]_i_1_n_0
    SLICE_X0Y87          FDSE                                         r  sfx_manager/sd/cmd_out_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.598    41.601    sfx_manager/sd/clk_out2
    SLICE_X0Y87          FDSE                                         r  sfx_manager/sd/cmd_out_reg[21]/C
                         clock pessimism              0.079    41.680    
                         clock uncertainty           -0.095    41.586    
    SLICE_X0Y87          FDSE (Setup_fdse_C_CE)      -0.205    41.381    sfx_manager/sd/cmd_out_reg[21]
  -------------------------------------------------------------------
                         required time                         41.381    
                         arrival time                          -8.651    
  -------------------------------------------------------------------
                         slack                                 32.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sfx_manager/sd/recv_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.037%)  route 0.066ns (31.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.568     0.570    sfx_manager/sd/clk_out2
    SLICE_X11Y83         FDRE                                         r  sfx_manager/sd/recv_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  sfx_manager/sd/recv_data_reg[4]/Q
                         net (fo=2, routed)           0.066     0.777    sfx_manager/sd/recv_data[4]
    SLICE_X10Y83         FDRE                                         r  sfx_manager/sd/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.837     0.839    sfx_manager/sd/clk_out2
    SLICE_X10Y83         FDRE                                         r  sfx_manager/sd/dout_reg[4]/C
                         clock pessimism             -0.256     0.583    
    SLICE_X10Y83         FDRE (Hold_fdre_C_D)         0.076     0.659    sfx_manager/sd/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sfx_manager/sd/cmd_out_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.598     0.600    sfx_manager/sd/clk_out2
    SLICE_X1Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDSE (Prop_fdse_C_Q)         0.141     0.741 r  sfx_manager/sd/cmd_out_reg[15]/Q
                         net (fo=1, routed)           0.058     0.799    sfx_manager/sd/cmd_out[15]
    SLICE_X0Y85          LUT5 (Prop_lut5_I4_O)        0.045     0.844 r  sfx_manager/sd/cmd_out[16]_i_1/O
                         net (fo=1, routed)           0.000     0.844    sfx_manager/sd/cmd_out[16]_i_1_n_0
    SLICE_X0Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.870     0.872    sfx_manager/sd/clk_out2
    SLICE_X0Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[16]/C
                         clock pessimism             -0.259     0.613    
    SLICE_X0Y85          FDSE (Hold_fdse_C_D)         0.091     0.704    sfx_manager/sd/cmd_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 sfx_manager/sd/recv_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/dout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.568     0.570    sfx_manager/sd/clk_out2
    SLICE_X11Y83         FDRE                                         r  sfx_manager/sd/recv_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.128     0.698 r  sfx_manager/sd/recv_data_reg[5]/Q
                         net (fo=2, routed)           0.059     0.757    sfx_manager/sd/recv_data[5]
    SLICE_X10Y83         FDRE                                         r  sfx_manager/sd/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.837     0.839    sfx_manager/sd/clk_out2
    SLICE_X10Y83         FDRE                                         r  sfx_manager/sd/dout_reg[5]/C
                         clock pessimism             -0.256     0.583    
    SLICE_X10Y83         FDRE (Hold_fdre_C_D)         0.009     0.592    sfx_manager/sd/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.592    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sfx_manager/sd/cmd_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.915%)  route 0.114ns (38.085%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.597     0.599    sfx_manager/sd/clk_out2
    SLICE_X5Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDSE (Prop_fdse_C_Q)         0.141     0.740 r  sfx_manager/sd/cmd_out_reg[10]/Q
                         net (fo=1, routed)           0.114     0.854    sfx_manager/sd/cmd_out[10]
    SLICE_X1Y85          LUT5 (Prop_lut5_I4_O)        0.045     0.899 r  sfx_manager/sd/cmd_out[11]_i_1/O
                         net (fo=1, routed)           0.000     0.899    sfx_manager/sd/cmd_out[11]_i_1_n_0
    SLICE_X1Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.870     0.872    sfx_manager/sd/clk_out2
    SLICE_X1Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[11]/C
                         clock pessimism             -0.234     0.638    
    SLICE_X1Y85          FDSE (Hold_fdse_C_D)         0.092     0.730    sfx_manager/sd/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sfx_manager/sd/recv_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.492%)  route 0.128ns (47.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.570ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.568     0.570    sfx_manager/sd/clk_out2
    SLICE_X11Y83         FDRE                                         r  sfx_manager/sd/recv_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y83         FDRE (Prop_fdre_C_Q)         0.141     0.711 r  sfx_manager/sd/recv_data_reg[2]/Q
                         net (fo=2, routed)           0.128     0.838    sfx_manager/sd/recv_data[2]
    SLICE_X8Y83          FDRE                                         r  sfx_manager/sd/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.837     0.839    sfx_manager/sd/clk_out2
    SLICE_X8Y83          FDRE                                         r  sfx_manager/sd/dout_reg[2]/C
                         clock pessimism             -0.234     0.605    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.052     0.657    sfx_manager/sd/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.838    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sfx_manager/sd/byte_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/byte_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.571     0.573    sfx_manager/sd/clk_out2
    SLICE_X11Y89         FDRE                                         r  sfx_manager/sd/byte_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  sfx_manager/sd/byte_counter_reg[8]/Q
                         net (fo=5, routed)           0.132     0.845    sfx_manager/sd/byte_counter[8]
    SLICE_X10Y89         LUT6 (Prop_lut6_I1_O)        0.045     0.890 r  sfx_manager/sd/byte_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.890    sfx_manager/sd/byte_counter[9]_i_2_n_0
    SLICE_X10Y89         FDRE                                         r  sfx_manager/sd/byte_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.842     0.844    sfx_manager/sd/clk_out2
    SLICE_X10Y89         FDRE                                         r  sfx_manager/sd/byte_counter_reg[9]/C
                         clock pessimism             -0.258     0.586    
    SLICE_X10Y89         FDRE (Hold_fdre_C_D)         0.120     0.706    sfx_manager/sd/byte_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.890    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 sfx_manager/sd/byte_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/byte_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.216%)  route 0.139ns (42.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.571     0.573    sfx_manager/sd/clk_out2
    SLICE_X11Y89         FDRE                                         r  sfx_manager/sd/byte_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDRE (Prop_fdre_C_Q)         0.141     0.714 r  sfx_manager/sd/byte_counter_reg[1]/Q
                         net (fo=7, routed)           0.139     0.853    sfx_manager/sd/byte_counter[1]
    SLICE_X10Y90         LUT6 (Prop_lut6_I4_O)        0.045     0.898 r  sfx_manager/sd/byte_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.898    sfx_manager/sd/byte_counter[3]_i_1_n_0
    SLICE_X10Y90         FDRE                                         r  sfx_manager/sd/byte_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.843     0.845    sfx_manager/sd/clk_out2
    SLICE_X10Y90         FDRE                                         r  sfx_manager/sd/byte_counter_reg[3]/C
                         clock pessimism             -0.255     0.590    
    SLICE_X10Y90         FDRE (Hold_fdre_C_D)         0.121     0.711    sfx_manager/sd/byte_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 sfx_manager/sd/data_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/data_sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.571     0.573    sfx_manager/sd/clk_out2
    SLICE_X8Y89          FDRE                                         r  sfx_manager/sd/data_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDRE (Prop_fdre_C_Q)         0.164     0.737 r  sfx_manager/sd/data_sig_reg[0]/Q
                         net (fo=2, routed)           0.093     0.830    sfx_manager/sd/data_sig[0]
    SLICE_X9Y89          LUT3 (Prop_lut3_I0_O)        0.045     0.875 r  sfx_manager/sd/data_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.875    sfx_manager/sd/data_sig_1[1]
    SLICE_X9Y89          FDRE                                         r  sfx_manager/sd/data_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.842     0.844    sfx_manager/sd/clk_out2
    SLICE_X9Y89          FDRE                                         r  sfx_manager/sd/data_sig_reg[1]/C
                         clock pessimism             -0.258     0.586    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.091     0.677    sfx_manager/sd/data_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sfx_manager/sd/cmd_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/cmd_mode_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.311%)  route 0.117ns (38.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.573ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.571     0.573    sfx_manager/sd/clk_out2
    SLICE_X9Y88          FDRE                                         r  sfx_manager/sd/cmd_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.141     0.714 r  sfx_manager/sd/cmd_mode_reg/Q
                         net (fo=2, routed)           0.117     0.831    sfx_manager/sd/cmd_mode_reg_n_0
    SLICE_X9Y88          LUT6 (Prop_lut6_I5_O)        0.045     0.876 r  sfx_manager/sd/cmd_mode_i_1/O
                         net (fo=1, routed)           0.000     0.876    sfx_manager/sd/cmd_mode_i_1_n_0
    SLICE_X9Y88          FDRE                                         r  sfx_manager/sd/cmd_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.842     0.844    sfx_manager/sd/clk_out2
    SLICE_X9Y88          FDRE                                         r  sfx_manager/sd/cmd_mode_reg/C
                         clock pessimism             -0.271     0.573    
    SLICE_X9Y88          FDRE (Hold_fdre_C_D)         0.091     0.664    sfx_manager/sd/cmd_mode_reg
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.876    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 sfx_manager/sd/bit_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sd/bit_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.586%)  route 0.161ns (46.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns
    Source Clock Delay      (SCD):    0.572ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.570     0.572    sfx_manager/sd/clk_out2
    SLICE_X11Y87         FDRE                                         r  sfx_manager/sd/bit_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y87         FDRE (Prop_fdre_C_Q)         0.141     0.713 r  sfx_manager/sd/bit_counter_reg[6]/Q
                         net (fo=5, routed)           0.161     0.874    sfx_manager/sd/bit_counter[6]
    SLICE_X10Y87         LUT5 (Prop_lut5_I3_O)        0.045     0.919 r  sfx_manager/sd/bit_counter[7]_i_2/O
                         net (fo=1, routed)           0.000     0.919    sfx_manager/sd/bit_counter[7]_i_2_n_0
    SLICE_X10Y87         FDRE                                         r  sfx_manager/sd/bit_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.840     0.842    sfx_manager/sd/clk_out2
    SLICE_X10Y87         FDRE                                         r  sfx_manager/sd/bit_counter_reg[7]/C
                         clock pessimism             -0.257     0.585    
    SLICE_X10Y87         FDRE (Hold_fdre_C_D)         0.121     0.706    sfx_manager/sd/bit_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clkdivider/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X11Y88     sfx_manager/sd/cs_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y89      sfx_manager/sd/data_sig_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y89      sfx_manager/sd/data_sig_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y89      sfx_manager/sd/data_sig_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y89      sfx_manager/sd/data_sig_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y88     sfx_manager/sd/bit_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y88     sfx_manager/sd/bit_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y88     sfx_manager/sd/bit_counter_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y87     sfx_manager/sd/bit_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y87     sfx_manager/sd/bit_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y87     sfx_manager/sd/bit_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y87     sfx_manager/sd/bit_counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y87     sfx_manager/sd/bit_counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y87     sfx_manager/sd/bit_counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y90     sfx_manager/sd/byte_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y90     sfx_manager/sd/byte_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y90     sfx_manager/sd/byte_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y91     sfx_manager/sd/byte_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y88     sfx_manager/sd/cs_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y89      sfx_manager/sd/data_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y89      sfx_manager/sd/data_sig_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y89      sfx_manager/sd/data_sig_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y89      sfx_manager/sd/data_sig_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y88     sfx_manager/sd/bit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y88     sfx_manager/sd/bit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y88     sfx_manager/sd/bit_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y87     sfx_manager/sd/bit_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y87     sfx_manager/sd/bit_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.366ns  (required time - arrival time)
  Source:                 display/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/seg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.606ns  (logic 0.828ns (12.534%)  route 5.778ns (87.466%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.713     5.316    display/clk_100mhz
    SLICE_X4Y81          FDRE                                         r  display/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  display/counter_reg[13]/Q
                         net (fo=37, routed)          1.761     7.533    sfx_manager/sd/seg_out_reg[5][0]
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.657 r  sfx_manager/sd/seg_out[0]_i_6/O
                         net (fo=1, routed)           1.629     9.286    sfx_manager/sd/seg_out[0]_i_6_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I5_O)        0.124     9.410 r  sfx_manager/sd/seg_out[0]_i_2/O
                         net (fo=1, routed)           2.388    11.798    sfx_manager/sd/seg_out[0]_i_2_n_0
    SLICE_X4Y83          LUT6 (Prop_lut6_I0_O)        0.124    11.922 r  sfx_manager/sd/seg_out[0]_i_1/O
                         net (fo=1, routed)           0.000    11.922    display/D[0]
    SLICE_X4Y83          FDRE                                         r  display/seg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.596    15.019    display/clk_100mhz
    SLICE_X4Y83          FDRE                                         r  display/seg_out_reg[0]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X4Y83          FDRE (Setup_fdre_C_D)        0.029    15.288    display/seg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                  3.366    

Slack (MET) :             3.803ns  (required time - arrival time)
  Source:                 display/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/seg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 0.828ns (13.416%)  route 5.344ns (86.584%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.713     5.316    display/clk_100mhz
    SLICE_X4Y81          FDRE                                         r  display/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  display/counter_reg[13]/Q
                         net (fo=37, routed)          1.766     7.538    sfx_manager/sd/seg_out_reg[5][0]
    SLICE_X9Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.662 r  sfx_manager/sd/seg_out[4]_i_7/O
                         net (fo=1, routed)           1.510     9.172    sfx_manager/sd/seg_out[4]_i_7_n_0
    SLICE_X8Y83          LUT6 (Prop_lut6_I0_O)        0.124     9.296 r  sfx_manager/sd/seg_out[4]_i_4/O
                         net (fo=1, routed)           2.068    11.363    sfx_manager/sd/seg_out[4]_i_4_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I3_O)        0.124    11.487 r  sfx_manager/sd/seg_out[4]_i_1/O
                         net (fo=1, routed)           0.000    11.487    display/D[4]
    SLICE_X5Y83          FDRE                                         r  display/seg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.596    15.019    display/clk_100mhz
    SLICE_X5Y83          FDRE                                         r  display/seg_out_reg[4]/C
                         clock pessimism              0.276    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X5Y83          FDRE (Setup_fdre_C_D)        0.031    15.290    display/seg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                         -11.487    
  -------------------------------------------------------------------
                         slack                                  3.803    

Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 display/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/seg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 1.091ns (17.802%)  route 5.038ns (82.198%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.713     5.316    display/clk_100mhz
    SLICE_X4Y81          FDRE                                         r  display/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  display/counter_reg[13]/Q
                         net (fo=37, routed)          1.936     7.707    sfx_manager/seg_out_reg[5][0]
    SLICE_X10Y82         LUT6 (Prop_lut6_I4_O)        0.124     7.831 r  sfx_manager/seg_out[5]_i_5/O
                         net (fo=1, routed)           0.000     7.831    sfx_manager/sd/seg_out_reg[5]_1
    SLICE_X10Y82         MUXF7 (Prop_muxf7_I1_O)      0.214     8.045 r  sfx_manager/sd/seg_out_reg[5]_i_2/O
                         net (fo=1, routed)           3.102    11.147    sfx_manager/sd/seg_out_reg[5]_i_2_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.297    11.444 r  sfx_manager/sd/seg_out[5]_i_1/O
                         net (fo=1, routed)           0.000    11.444    display/D[5]
    SLICE_X2Y83          FDRE                                         r  display/seg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.598    15.021    display/clk_100mhz
    SLICE_X2Y83          FDRE                                         r  display/seg_out_reg[5]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X2Y83          FDRE (Setup_fdre_C_D)        0.077    15.321    display/seg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -11.444    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.929ns  (logic 2.354ns (39.700%)  route 3.575ns (60.300%))
  Logic Levels:           9  (CARRY4=4 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.716     5.319    sfx_manager/clk_100mhz
    SLICE_X6Y83          FDRE                                         r  sfx_manager/sample_trigger_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 f  sfx_manager/sample_trigger_count_reg[10]/Q
                         net (fo=10, routed)          1.370     7.207    sfx_manager/sfx0/fifo_i_2_0[10]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.152     7.359 r  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=1, routed)           0.437     7.796    sfx_manager/sfx0/fifo_i_5_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I3_O)        0.326     8.122 f  sfx_manager/sfx0/fifo_i_3/O
                         net (fo=1, routed)           0.441     8.562    sfx_manager/sfx0/fifo_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I4_O)        0.124     8.686 r  sfx_manager/sfx0/fifo_i_2/O
                         net (fo=9, routed)           0.761     9.447    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.124     9.571 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.567    10.138    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.124    10.262 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    10.262    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.795 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.795    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.912 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.912    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.029 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.029    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.248 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__2/O[0]
                         net (fo=1, routed)           0.000    11.248    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__2_n_7
    SLICE_X8Y80          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.513    14.936    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X8Y80          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X8Y80          FDRE (Setup_fdre_C_D)        0.109    15.268    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[13]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.033ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 2.341ns (39.568%)  route 3.575ns (60.432%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.716     5.319    sfx_manager/clk_100mhz
    SLICE_X6Y83          FDRE                                         r  sfx_manager/sample_trigger_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 f  sfx_manager/sample_trigger_count_reg[10]/Q
                         net (fo=10, routed)          1.370     7.207    sfx_manager/sfx0/fifo_i_2_0[10]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.152     7.359 r  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=1, routed)           0.437     7.796    sfx_manager/sfx0/fifo_i_5_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I3_O)        0.326     8.122 f  sfx_manager/sfx0/fifo_i_3/O
                         net (fo=1, routed)           0.441     8.562    sfx_manager/sfx0/fifo_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I4_O)        0.124     8.686 r  sfx_manager/sfx0/fifo_i_2/O
                         net (fo=9, routed)           0.761     9.447    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.124     9.571 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.567    10.138    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.124    10.262 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    10.262    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.795 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.795    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.912 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.912    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.235 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[1]
                         net (fo=1, routed)           0.000    11.235    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_6
    SLICE_X8Y79          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.513    14.936    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X8Y79          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.109    15.268    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[10]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  4.033    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 2.333ns (39.486%)  route 3.575ns (60.514%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.716     5.319    sfx_manager/clk_100mhz
    SLICE_X6Y83          FDRE                                         r  sfx_manager/sample_trigger_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 f  sfx_manager/sample_trigger_count_reg[10]/Q
                         net (fo=10, routed)          1.370     7.207    sfx_manager/sfx0/fifo_i_2_0[10]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.152     7.359 r  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=1, routed)           0.437     7.796    sfx_manager/sfx0/fifo_i_5_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I3_O)        0.326     8.122 f  sfx_manager/sfx0/fifo_i_3/O
                         net (fo=1, routed)           0.441     8.562    sfx_manager/sfx0/fifo_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I4_O)        0.124     8.686 r  sfx_manager/sfx0/fifo_i_2/O
                         net (fo=9, routed)           0.761     9.447    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.124     9.571 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.567    10.138    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.124    10.262 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    10.262    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.795 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.795    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.912 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.912    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.227 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[3]
                         net (fo=1, routed)           0.000    11.227    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_4
    SLICE_X8Y79          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.513    14.936    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X8Y79          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.109    15.268    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[12]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.832ns  (logic 2.257ns (38.697%)  route 3.575ns (61.303%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.716     5.319    sfx_manager/clk_100mhz
    SLICE_X6Y83          FDRE                                         r  sfx_manager/sample_trigger_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 f  sfx_manager/sample_trigger_count_reg[10]/Q
                         net (fo=10, routed)          1.370     7.207    sfx_manager/sfx0/fifo_i_2_0[10]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.152     7.359 r  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=1, routed)           0.437     7.796    sfx_manager/sfx0/fifo_i_5_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I3_O)        0.326     8.122 f  sfx_manager/sfx0/fifo_i_3/O
                         net (fo=1, routed)           0.441     8.562    sfx_manager/sfx0/fifo_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I4_O)        0.124     8.686 r  sfx_manager/sfx0/fifo_i_2/O
                         net (fo=9, routed)           0.761     9.447    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.124     9.571 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.567    10.138    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.124    10.262 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    10.262    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.795 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.795    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.912 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.912    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.151 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[2]
                         net (fo=1, routed)           0.000    11.151    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_5
    SLICE_X8Y79          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.513    14.936    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X8Y79          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.109    15.268    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[11]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.137ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.812ns  (logic 2.237ns (38.486%)  route 3.575ns (61.514%))
  Logic Levels:           8  (CARRY4=3 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.716     5.319    sfx_manager/clk_100mhz
    SLICE_X6Y83          FDRE                                         r  sfx_manager/sample_trigger_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 f  sfx_manager/sample_trigger_count_reg[10]/Q
                         net (fo=10, routed)          1.370     7.207    sfx_manager/sfx0/fifo_i_2_0[10]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.152     7.359 r  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=1, routed)           0.437     7.796    sfx_manager/sfx0/fifo_i_5_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I3_O)        0.326     8.122 f  sfx_manager/sfx0/fifo_i_3/O
                         net (fo=1, routed)           0.441     8.562    sfx_manager/sfx0/fifo_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I4_O)        0.124     8.686 r  sfx_manager/sfx0/fifo_i_2/O
                         net (fo=9, routed)           0.761     9.447    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.124     9.571 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.567    10.138    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.124    10.262 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    10.262    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.795 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.795    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.912 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.912    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_0
    SLICE_X8Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.131 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1/O[0]
                         net (fo=1, routed)           0.000    11.131    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__1_n_7
    SLICE_X8Y79          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.513    14.936    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X8Y79          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X8Y79          FDRE (Setup_fdre_C_D)        0.109    15.268    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[9]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  4.137    

Slack (MET) :             4.149ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.799ns  (logic 2.224ns (38.348%)  route 3.575ns (61.652%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.716     5.319    sfx_manager/clk_100mhz
    SLICE_X6Y83          FDRE                                         r  sfx_manager/sample_trigger_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 f  sfx_manager/sample_trigger_count_reg[10]/Q
                         net (fo=10, routed)          1.370     7.207    sfx_manager/sfx0/fifo_i_2_0[10]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.152     7.359 r  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=1, routed)           0.437     7.796    sfx_manager/sfx0/fifo_i_5_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I3_O)        0.326     8.122 f  sfx_manager/sfx0/fifo_i_3/O
                         net (fo=1, routed)           0.441     8.562    sfx_manager/sfx0/fifo_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I4_O)        0.124     8.686 r  sfx_manager/sfx0/fifo_i_2/O
                         net (fo=9, routed)           0.761     9.447    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.124     9.571 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.567    10.138    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.124    10.262 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    10.262    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.795 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.795    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.118 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.118    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_6
    SLICE_X8Y78          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.512    14.935    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X8Y78          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.109    15.267    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -11.118    
  -------------------------------------------------------------------
                         slack                                  4.149    

Slack (MET) :             4.157ns  (required time - arrival time)
  Source:                 sfx_manager/sample_trigger_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 2.216ns (38.263%)  route 3.575ns (61.737%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.716     5.319    sfx_manager/clk_100mhz
    SLICE_X6Y83          FDRE                                         r  sfx_manager/sample_trigger_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.518     5.837 f  sfx_manager/sample_trigger_count_reg[10]/Q
                         net (fo=10, routed)          1.370     7.207    sfx_manager/sfx0/fifo_i_2_0[10]
    SLICE_X9Y81          LUT2 (Prop_lut2_I1_O)        0.152     7.359 r  sfx_manager/sfx0/fifo_i_5/O
                         net (fo=1, routed)           0.437     7.796    sfx_manager/sfx0/fifo_i_5_n_0
    SLICE_X10Y81         LUT6 (Prop_lut6_I3_O)        0.326     8.122 f  sfx_manager/sfx0/fifo_i_3/O
                         net (fo=1, routed)           0.441     8.562    sfx_manager/sfx0/fifo_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I4_O)        0.124     8.686 r  sfx_manager/sfx0/fifo_i_2/O
                         net (fo=9, routed)           0.761     9.447    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/rd_en
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.124     9.571 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/greg.ram_rd_en_i_i_1/O
                         net (fo=28, routed)          0.567    10.138    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_rd_en
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.124    10.262 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    10.262    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/S[1]
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.795 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.795    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry_n_0
    SLICE_X8Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.110 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0/O[3]
                         net (fo=1, routed)           0.000    11.110    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/plusOp__0_carry__0_n_4
    SLICE_X8Y78          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.512    14.935    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/clk
    SLICE_X8Y78          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.109    15.267    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[8]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                                  4.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.783%)  route 0.181ns (56.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.565     1.484    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y78          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=5, routed)           0.181     1.806    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[3]
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.876     2.041    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.724    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.783%)  route 0.181ns (56.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.565     1.484    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y78          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=5, routed)           0.181     1.806    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[4]
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.876     2.041    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.724    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.007%)  route 0.230ns (61.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.566     1.485    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y79          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/Q
                         net (fo=5, routed)           0.230     1.856    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[8]
    RAMB36_X0Y16         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.881     2.046    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y16         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.729    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.344%)  route 0.227ns (61.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.565     1.484    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y77          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=5, routed)           0.227     1.852    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[1]
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.876     2.041    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.724    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.824%)  route 0.253ns (64.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.565     1.484    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y77         FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=8, routed)           0.253     1.878    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.873     2.038    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.559    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.742    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.566     1.485    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y79          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[10]/Q
                         net (fo=5, routed)           0.241     1.867    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[10]
    RAMB36_X0Y16         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.881     2.046    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y16         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.729    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.021%)  route 0.262ns (64.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.563     1.482    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y76         FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=8, routed)           0.262     1.885    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[1]
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.873     2.038    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.559    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.742    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.135%)  route 0.260ns (64.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.565     1.484    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y77         FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/Q
                         net (fo=8, routed)           0.260     1.886    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[4]
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.873     2.038    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.559    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.742    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.055%)  route 0.261ns (64.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.565     1.484    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X11Y77         FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=8, routed)           0.261     1.887    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[2]
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.873     2.038    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.559    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.742    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.620%)  route 0.255ns (64.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.565     1.484    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y78          FDRE                                         r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDRE (Prop_fdre_C_Q)         0.141     1.625 r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]/Q
                         net (fo=5, routed)           0.255     1.880    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[5]
    RAMB36_X0Y16         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.881     2.046    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y16         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.546    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.729    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y16    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y15    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y79     display/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y79     display/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y79     display/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y79     display/counter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y80     display/counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y82     display/seg_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y77     sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y77     sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y77     sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y77     sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.gpf.wrpf/gdiff.gcry_1_sym.diff_pntr_pad_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y72     db1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y74     db1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y74     db1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y75     db1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y82     display/seg_out_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y83     display/seg_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y82     display/seg_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y83     display/seg_out_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y83     display/seg_out_reg[5]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     display/strobe_out_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     display/strobe_out_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y84     display/strobe_out_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y83     display/strobe_out_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y83     display/strobe_out_reg[6]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y83     display/strobe_out_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.788ns  (required time - arrival time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.331ns  (logic 1.711ns (51.366%)  route 1.620ns (48.634%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 35.323 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.720    35.323    sfx_manager/sfx0/clk_100mhz
    SLICE_X3Y86          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456    35.779 r  sfx_manager/sfx0/data_request_offset_reg[11]/Q
                         net (fo=3, routed)           0.757    36.535    sfx_manager/data_request_offset_reg[11]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    37.057 r  sfx_manager/sd_address_carry/CO[3]
                         net (fo=1, routed)           0.000    37.057    sfx_manager/sd_address_carry_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.171 r  sfx_manager/sd_address_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.171    sfx_manager/sd_address_carry__0_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.484 r  sfx_manager/sd_address_carry__1/O[3]
                         net (fo=1, routed)           0.863    38.348    sfx_manager/sd/sd_address[11]
    SLICE_X0Y88          LUT5 (Prop_lut5_I1_O)        0.306    38.654 r  sfx_manager/sd/cmd_out[28]_i_1/O
                         net (fo=1, routed)           0.000    38.654    sfx_manager/sd/cmd_out[28]_i_1_n_0
    SLICE_X0Y88          FDSE                                         r  sfx_manager/sd/cmd_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.599    41.602    sfx_manager/sd/clk_out2
    SLICE_X0Y88          FDSE                                         r  sfx_manager/sd/cmd_out_reg[28]/C
                         clock pessimism              0.000    41.602    
                         clock uncertainty           -0.193    41.409    
    SLICE_X0Y88          FDSE (Setup_fdse_C_D)        0.032    41.441    sfx_manager/sd/cmd_out_reg[28]
  -------------------------------------------------------------------
                         required time                         41.441    
                         arrival time                         -38.654    
  -------------------------------------------------------------------
                         slack                                  2.788    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.120ns  (logic 1.727ns (55.347%)  route 1.393ns (44.653%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 35.323 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.720    35.323    sfx_manager/sfx0/clk_100mhz
    SLICE_X3Y86          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456    35.779 r  sfx_manager/sfx0/data_request_offset_reg[11]/Q
                         net (fo=3, routed)           0.757    36.535    sfx_manager/data_request_offset_reg[11]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    37.057 r  sfx_manager/sd_address_carry/CO[3]
                         net (fo=1, routed)           0.000    37.057    sfx_manager/sd_address_carry_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.171 r  sfx_manager/sd_address_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.171    sfx_manager/sd_address_carry__0_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.285 r  sfx_manager/sd_address_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.285    sfx_manager/sd_address_carry__1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.507 r  sfx_manager/sd_address_carry__2/O[0]
                         net (fo=1, routed)           0.637    38.144    sfx_manager/sd/sd_address[12]
    SLICE_X0Y89          LUT5 (Prop_lut5_I1_O)        0.299    38.443 r  sfx_manager/sd/cmd_out[29]_i_1/O
                         net (fo=1, routed)           0.000    38.443    sfx_manager/sd/cmd_out[29]_i_1_n_0
    SLICE_X0Y89          FDSE                                         r  sfx_manager/sd/cmd_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.600    41.603    sfx_manager/sd/clk_out2
    SLICE_X0Y89          FDSE                                         r  sfx_manager/sd/cmd_out_reg[29]/C
                         clock pessimism              0.000    41.603    
                         clock uncertainty           -0.193    41.410    
    SLICE_X0Y89          FDSE (Setup_fdse_C_D)        0.029    41.439    sfx_manager/sd/cmd_out_reg[29]
  -------------------------------------------------------------------
                         required time                         41.439    
                         arrival time                         -38.443    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.032ns  (required time - arrival time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.050ns  (logic 0.952ns (31.210%)  route 2.098ns (68.790%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -3.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.519 - 40.000 ) 
    Source Clock Delay      (SCD):    5.321ns = ( 35.321 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.718    35.321    sfx_manager/sfx0/clk_100mhz
    SLICE_X3Y84          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.456    35.777 f  sfx_manager/sfx0/data_request_offset_reg[3]/Q
                         net (fo=4, routed)           0.835    36.612    sfx_manager/sfx0/out[3]
    SLICE_X2Y85          LUT6 (Prop_lut6_I1_O)        0.124    36.736 f  sfx_manager/sfx0/data_request_offset[0]_i_9/O
                         net (fo=1, routed)           0.171    36.907    sfx_manager/sfx0/data_request_offset[0]_i_9_n_0
    SLICE_X2Y85          LUT4 (Prop_lut4_I3_O)        0.124    37.031 r  sfx_manager/sfx0/data_request_offset[0]_i_6/O
                         net (fo=2, routed)           0.584    37.615    sfx_manager/sd/state_reg[0]_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I2_O)        0.124    37.739 r  sfx_manager/sd/state[0]_i_3/O
                         net (fo=1, routed)           0.508    38.247    sfx_manager/sd/state[0]_i_3_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I5_O)        0.124    38.371 r  sfx_manager/sd/state[0]_i_1/O
                         net (fo=1, routed)           0.000    38.371    sfx_manager/sd/state[0]_i_1_n_0
    SLICE_X8Y85          FDRE                                         r  sfx_manager/sd/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.516    41.519    sfx_manager/sd/clk_out2
    SLICE_X8Y85          FDRE                                         r  sfx_manager/sd/state_reg[0]/C
                         clock pessimism              0.000    41.519    
                         clock uncertainty           -0.193    41.326    
    SLICE_X8Y85          FDRE (Setup_fdre_C_D)        0.077    41.403    sfx_manager/sd/state_reg[0]
  -------------------------------------------------------------------
                         required time                         41.403    
                         arrival time                         -38.371    
  -------------------------------------------------------------------
                         slack                                  3.032    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[32]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.000ns  (logic 1.825ns (60.832%)  route 1.175ns (39.168%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 35.323 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.720    35.323    sfx_manager/sfx0/clk_100mhz
    SLICE_X3Y86          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456    35.779 r  sfx_manager/sfx0/data_request_offset_reg[11]/Q
                         net (fo=3, routed)           0.757    36.535    sfx_manager/data_request_offset_reg[11]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    37.057 r  sfx_manager/sd_address_carry/CO[3]
                         net (fo=1, routed)           0.000    37.057    sfx_manager/sd_address_carry_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.171 r  sfx_manager/sd_address_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.171    sfx_manager/sd_address_carry__0_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.285 r  sfx_manager/sd_address_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.285    sfx_manager/sd_address_carry__1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.598 r  sfx_manager/sd_address_carry__2/O[3]
                         net (fo=1, routed)           0.418    38.017    sfx_manager/sd/sd_address[15]
    SLICE_X0Y89          LUT5 (Prop_lut5_I1_O)        0.306    38.323 r  sfx_manager/sd/cmd_out[32]_i_1/O
                         net (fo=1, routed)           0.000    38.323    sfx_manager/sd/cmd_out[32]_i_1_n_0
    SLICE_X0Y89          FDSE                                         r  sfx_manager/sd/cmd_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.600    41.603    sfx_manager/sd/clk_out2
    SLICE_X0Y89          FDSE                                         r  sfx_manager/sd/cmd_out_reg[32]/C
                         clock pessimism              0.000    41.603    
                         clock uncertainty           -0.193    41.410    
    SLICE_X0Y89          FDSE (Setup_fdse_C_D)        0.032    41.442    sfx_manager/sd/cmd_out_reg[32]
  -------------------------------------------------------------------
                         required time                         41.442    
                         arrival time                         -38.323    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.166ns  (required time - arrival time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[34]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.002ns  (logic 1.806ns (60.152%)  route 1.196ns (39.848%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 35.323 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.720    35.323    sfx_manager/sfx0/clk_100mhz
    SLICE_X3Y86          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456    35.779 r  sfx_manager/sfx0/data_request_offset_reg[11]/Q
                         net (fo=3, routed)           0.757    36.535    sfx_manager/data_request_offset_reg[11]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    37.057 r  sfx_manager/sd_address_carry/CO[3]
                         net (fo=1, routed)           0.000    37.057    sfx_manager/sd_address_carry_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.171 r  sfx_manager/sd_address_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.171    sfx_manager/sd_address_carry__0_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.285 r  sfx_manager/sd_address_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.285    sfx_manager/sd_address_carry__1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.399 r  sfx_manager/sd_address_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.399    sfx_manager/sd_address_carry__2_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.556 r  sfx_manager/sd_address_carry__3/CO[1]
                         net (fo=1, routed)           0.440    37.996    sfx_manager/sd/sd_address[17]
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.329    38.325 r  sfx_manager/sd/cmd_out[34]_i_1/O
                         net (fo=1, routed)           0.000    38.325    sfx_manager/sd/cmd_out[34]_i_1_n_0
    SLICE_X2Y89          FDSE                                         r  sfx_manager/sd/cmd_out_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.600    41.603    sfx_manager/sd/clk_out2
    SLICE_X2Y89          FDSE                                         r  sfx_manager/sd/cmd_out_reg[34]/C
                         clock pessimism              0.000    41.603    
                         clock uncertainty           -0.193    41.410    
    SLICE_X2Y89          FDSE (Setup_fdse_C_D)        0.081    41.491    sfx_manager/sd/cmd_out_reg[34]
  -------------------------------------------------------------------
                         required time                         41.491    
                         arrival time                         -38.325    
  -------------------------------------------------------------------
                         slack                                  3.166    

Slack (MET) :             3.168ns  (required time - arrival time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.951ns  (logic 1.843ns (62.459%)  route 1.108ns (37.541%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 35.323 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.720    35.323    sfx_manager/sfx0/clk_100mhz
    SLICE_X3Y86          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456    35.779 r  sfx_manager/sfx0/data_request_offset_reg[11]/Q
                         net (fo=3, routed)           0.757    36.535    sfx_manager/data_request_offset_reg[11]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    37.057 r  sfx_manager/sd_address_carry/CO[3]
                         net (fo=1, routed)           0.000    37.057    sfx_manager/sd_address_carry_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.171 r  sfx_manager/sd_address_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.171    sfx_manager/sd_address_carry__0_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.285 r  sfx_manager/sd_address_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.285    sfx_manager/sd_address_carry__1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.619 r  sfx_manager/sd_address_carry__2/O[1]
                         net (fo=1, routed)           0.351    37.970    sfx_manager/sd/sd_address[13]
    SLICE_X0Y89          LUT5 (Prop_lut5_I1_O)        0.303    38.273 r  sfx_manager/sd/cmd_out[30]_i_1/O
                         net (fo=1, routed)           0.000    38.273    sfx_manager/sd/cmd_out[30]_i_1_n_0
    SLICE_X0Y89          FDSE                                         r  sfx_manager/sd/cmd_out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.600    41.603    sfx_manager/sd/clk_out2
    SLICE_X0Y89          FDSE                                         r  sfx_manager/sd/cmd_out_reg[30]/C
                         clock pessimism              0.000    41.603    
                         clock uncertainty           -0.193    41.410    
    SLICE_X0Y89          FDSE (Setup_fdse_C_D)        0.031    41.441    sfx_manager/sd/cmd_out_reg[30]
  -------------------------------------------------------------------
                         required time                         41.441    
                         arrival time                         -38.273    
  -------------------------------------------------------------------
                         slack                                  3.168    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.892ns  (logic 1.499ns (51.827%)  route 1.393ns (48.173%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.601ns = ( 41.601 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 35.323 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.720    35.323    sfx_manager/sfx0/clk_100mhz
    SLICE_X3Y86          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456    35.779 r  sfx_manager/sfx0/data_request_offset_reg[11]/Q
                         net (fo=3, routed)           0.757    36.535    sfx_manager/data_request_offset_reg[11]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    37.057 r  sfx_manager/sd_address_carry/CO[3]
                         net (fo=1, routed)           0.000    37.057    sfx_manager/sd_address_carry_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.279 r  sfx_manager/sd_address_carry__0/O[0]
                         net (fo=1, routed)           0.637    37.916    sfx_manager/sd/sd_address[4]
    SLICE_X0Y87          LUT5 (Prop_lut5_I1_O)        0.299    38.215 r  sfx_manager/sd/cmd_out[21]_i_1/O
                         net (fo=1, routed)           0.000    38.215    sfx_manager/sd/cmd_out[21]_i_1_n_0
    SLICE_X0Y87          FDSE                                         r  sfx_manager/sd/cmd_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.598    41.601    sfx_manager/sd/clk_out2
    SLICE_X0Y87          FDSE                                         r  sfx_manager/sd/cmd_out_reg[21]/C
                         clock pessimism              0.000    41.601    
                         clock uncertainty           -0.193    41.408    
    SLICE_X0Y87          FDSE (Setup_fdse_C_D)        0.029    41.437    sfx_manager/sd/cmd_out_reg[21]
  -------------------------------------------------------------------
                         required time                         41.437    
                         arrival time                         -38.215    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.250ns  (required time - arrival time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.915ns  (logic 1.841ns (63.164%)  route 1.074ns (36.836%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 35.323 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.720    35.323    sfx_manager/sfx0/clk_100mhz
    SLICE_X3Y86          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456    35.779 r  sfx_manager/sfx0/data_request_offset_reg[11]/Q
                         net (fo=3, routed)           0.757    36.535    sfx_manager/data_request_offset_reg[11]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    37.057 r  sfx_manager/sd_address_carry/CO[3]
                         net (fo=1, routed)           0.000    37.057    sfx_manager/sd_address_carry_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.171 r  sfx_manager/sd_address_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.171    sfx_manager/sd_address_carry__0_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.285 r  sfx_manager/sd_address_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.285    sfx_manager/sd_address_carry__1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.399 r  sfx_manager/sd_address_carry__2/CO[3]
                         net (fo=1, routed)           0.000    37.399    sfx_manager/sd_address_carry__2_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    37.621 r  sfx_manager/sd_address_carry__3/O[0]
                         net (fo=1, routed)           0.317    37.938    sfx_manager/sd/sd_address[16]
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.299    38.237 r  sfx_manager/sd/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000    38.237    sfx_manager/sd/cmd_out[33]_i_1_n_0
    SLICE_X2Y89          FDSE                                         r  sfx_manager/sd/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.600    41.603    sfx_manager/sd/clk_out2
    SLICE_X2Y89          FDSE                                         r  sfx_manager/sd/cmd_out_reg[33]/C
                         clock pessimism              0.000    41.603    
                         clock uncertainty           -0.193    41.410    
    SLICE_X2Y89          FDSE (Setup_fdse_C_D)        0.077    41.487    sfx_manager/sd/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         41.487    
                         arrival time                         -38.237    
  -------------------------------------------------------------------
                         slack                                  3.250    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.854ns  (logic 1.747ns (61.207%)  route 1.107ns (38.793%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -3.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.603ns = ( 41.603 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 35.323 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.720    35.323    sfx_manager/sfx0/clk_100mhz
    SLICE_X3Y86          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456    35.779 r  sfx_manager/sfx0/data_request_offset_reg[11]/Q
                         net (fo=3, routed)           0.757    36.535    sfx_manager/data_request_offset_reg[11]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    37.057 r  sfx_manager/sd_address_carry/CO[3]
                         net (fo=1, routed)           0.000    37.057    sfx_manager/sd_address_carry_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.171 r  sfx_manager/sd_address_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.171    sfx_manager/sd_address_carry__0_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.285 r  sfx_manager/sd_address_carry__1/CO[3]
                         net (fo=1, routed)           0.000    37.285    sfx_manager/sd_address_carry__1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    37.524 r  sfx_manager/sd_address_carry__2/O[2]
                         net (fo=1, routed)           0.351    37.875    sfx_manager/sd/sd_address[14]
    SLICE_X0Y89          LUT5 (Prop_lut5_I1_O)        0.302    38.177 r  sfx_manager/sd/cmd_out[31]_i_1/O
                         net (fo=1, routed)           0.000    38.177    sfx_manager/sd/cmd_out[31]_i_1_n_0
    SLICE_X0Y89          FDSE                                         r  sfx_manager/sd/cmd_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.600    41.603    sfx_manager/sd/clk_out2
    SLICE_X0Y89          FDSE                                         r  sfx_manager/sd/cmd_out_reg[31]/C
                         clock pessimism              0.000    41.603    
                         clock uncertainty           -0.193    41.410    
    SLICE_X0Y89          FDSE (Setup_fdse_C_D)        0.031    41.441    sfx_manager/sd/cmd_out_reg[31]
  -------------------------------------------------------------------
                         required time                         41.441    
                         arrival time                         -38.177    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.837ns  (logic 1.729ns (60.951%)  route 1.108ns (39.049%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -3.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.602ns = ( 41.602 - 40.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 35.323 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    30.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.720    35.323    sfx_manager/sfx0/clk_100mhz
    SLICE_X3Y86          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.456    35.779 r  sfx_manager/sfx0/data_request_offset_reg[11]/Q
                         net (fo=3, routed)           0.757    36.535    sfx_manager/data_request_offset_reg[11]
    SLICE_X1Y86          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    37.057 r  sfx_manager/sd_address_carry/CO[3]
                         net (fo=1, routed)           0.000    37.057    sfx_manager/sd_address_carry_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.171 r  sfx_manager/sd_address_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.171    sfx_manager/sd_address_carry__0_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    37.505 r  sfx_manager/sd_address_carry__1/O[1]
                         net (fo=1, routed)           0.351    37.856    sfx_manager/sd/sd_address[9]
    SLICE_X0Y88          LUT5 (Prop_lut5_I1_O)        0.303    38.159 r  sfx_manager/sd/cmd_out[26]_i_1/O
                         net (fo=1, routed)           0.000    38.159    sfx_manager/sd/cmd_out[26]_i_1_n_0
    SLICE_X0Y88          FDSE                                         r  sfx_manager/sd/cmd_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.599    41.602    sfx_manager/sd/clk_out2
    SLICE_X0Y88          FDSE                                         r  sfx_manager/sd/cmd_out_reg[26]/C
                         clock pessimism              0.000    41.602    
                         clock uncertainty           -0.193    41.409    
    SLICE_X0Y88          FDSE (Setup_fdse_C_D)        0.031    41.440    sfx_manager/sd/cmd_out_reg[26]
  -------------------------------------------------------------------
                         required time                         41.440    
                         arrival time                         -38.159    
  -------------------------------------------------------------------
                         slack                                  3.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.600     1.519    sfx_manager/sfx0/clk_100mhz
    SLICE_X3Y84          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  sfx_manager/sfx0/data_request_offset_reg[0]/Q
                         net (fo=3, routed)           0.110     1.771    sfx_manager/sd/out[0]
    SLICE_X2Y84          LUT5 (Prop_lut5_I1_O)        0.045     1.816 r  sfx_manager/sd/cmd_out[8]_i_1/O
                         net (fo=1, routed)           0.000     1.816    sfx_manager/sd/cmd_out[8]_i_1_n_0
    SLICE_X2Y84          FDSE                                         r  sfx_manager/sd/cmd_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.869     0.871    sfx_manager/sd/clk_out2
    SLICE_X2Y84          FDSE                                         r  sfx_manager/sd/cmd_out_reg[8]/C
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.193     1.064    
    SLICE_X2Y84          FDSE (Hold_fdse_C_D)         0.120     1.184    sfx_manager/sd/cmd_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.518%)  route 0.162ns (46.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.600     1.519    sfx_manager/sfx0/clk_100mhz
    SLICE_X3Y85          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  sfx_manager/sfx0/data_request_offset_reg[5]/Q
                         net (fo=5, routed)           0.162     1.822    sfx_manager/sd/out[5]
    SLICE_X1Y85          LUT5 (Prop_lut5_I1_O)        0.045     1.867 r  sfx_manager/sd/cmd_out[13]_i_1/O
                         net (fo=1, routed)           0.000     1.867    sfx_manager/sd/cmd_out[13]_i_1_n_0
    SLICE_X1Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.870     0.872    sfx_manager/sd/clk_out2
    SLICE_X1Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[13]/C
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.193     1.065    
    SLICE_X1Y85          FDSE (Hold_fdse_C_D)         0.091     1.156    sfx_manager/sd/cmd_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.459%)  route 0.214ns (53.541%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.600     1.519    sfx_manager/sfx0/clk_100mhz
    SLICE_X3Y84          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  sfx_manager/sfx0/data_request_offset_reg[3]/Q
                         net (fo=4, routed)           0.214     1.875    sfx_manager/sd/out[3]
    SLICE_X1Y85          LUT5 (Prop_lut5_I1_O)        0.045     1.920 r  sfx_manager/sd/cmd_out[11]_i_1/O
                         net (fo=1, routed)           0.000     1.920    sfx_manager/sd/cmd_out[11]_i_1_n_0
    SLICE_X1Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.870     0.872    sfx_manager/sd/clk_out2
    SLICE_X1Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[11]/C
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.193     1.065    
    SLICE_X1Y85          FDSE (Hold_fdse_C_D)         0.092     1.157    sfx_manager/sd/cmd_out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[14]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.429%)  route 0.215ns (53.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.600     1.519    sfx_manager/sfx0/clk_100mhz
    SLICE_X3Y85          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  sfx_manager/sfx0/data_request_offset_reg[6]/Q
                         net (fo=4, routed)           0.215     1.875    sfx_manager/sd/out[6]
    SLICE_X1Y85          LUT5 (Prop_lut5_I1_O)        0.045     1.920 r  sfx_manager/sd/cmd_out[14]_i_1/O
                         net (fo=1, routed)           0.000     1.920    sfx_manager/sd/cmd_out[14]_i_1_n_0
    SLICE_X1Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.870     0.872    sfx_manager/sd/clk_out2
    SLICE_X1Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[14]/C
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.193     1.065    
    SLICE_X1Y85          FDSE (Hold_fdse_C_D)         0.092     1.157    sfx_manager/sd/cmd_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.321%)  route 0.216ns (53.679%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.600     1.519    sfx_manager/sfx0/clk_100mhz
    SLICE_X3Y85          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  sfx_manager/sfx0/data_request_offset_reg[7]/Q
                         net (fo=4, routed)           0.216     1.876    sfx_manager/sd/out[7]
    SLICE_X1Y85          LUT5 (Prop_lut5_I1_O)        0.045     1.921 r  sfx_manager/sd/cmd_out[15]_i_1/O
                         net (fo=1, routed)           0.000     1.921    sfx_manager/sd/cmd_out[15]_i_1_n_0
    SLICE_X1Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.870     0.872    sfx_manager/sd/clk_out2
    SLICE_X1Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[15]/C
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.193     1.065    
    SLICE_X1Y85          FDSE (Hold_fdse_C_D)         0.092     1.157    sfx_manager/sd/cmd_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.813%)  route 0.229ns (55.187%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.600     1.519    sfx_manager/sfx0/clk_100mhz
    SLICE_X3Y84          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  sfx_manager/sfx0/data_request_offset_reg[2]/Q
                         net (fo=4, routed)           0.229     1.889    sfx_manager/sd/out[2]
    SLICE_X5Y85          LUT5 (Prop_lut5_I1_O)        0.045     1.934 r  sfx_manager/sd/cmd_out[10]_i_1/O
                         net (fo=1, routed)           0.000     1.934    sfx_manager/sd/cmd_out[10]_i_1_n_0
    SLICE_X5Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.867     0.869    sfx_manager/sd/clk_out2
    SLICE_X5Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[10]/C
                         clock pessimism              0.000     0.869    
                         clock uncertainty            0.193     1.062    
    SLICE_X5Y85          FDSE (Hold_fdse_C_D)         0.091     1.153    sfx_manager/sd/cmd_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.635%)  route 0.308ns (62.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.600     1.519    sfx_manager/sfx0/clk_100mhz
    SLICE_X3Y84          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  sfx_manager/sfx0/data_request_offset_reg[1]/Q
                         net (fo=4, routed)           0.308     1.969    sfx_manager/sd/out[1]
    SLICE_X2Y84          LUT5 (Prop_lut5_I1_O)        0.045     2.014 r  sfx_manager/sd/cmd_out[9]_i_1/O
                         net (fo=1, routed)           0.000     2.014    sfx_manager/sd/cmd_out[9]_i_1_n_0
    SLICE_X2Y84          FDSE                                         r  sfx_manager/sd/cmd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.869     0.871    sfx_manager/sd/clk_out2
    SLICE_X2Y84          FDSE                                         r  sfx_manager/sd/cmd_out_reg[9]/C
                         clock pessimism              0.000     0.871    
                         clock uncertainty            0.193     1.064    
    SLICE_X2Y84          FDSE (Hold_fdse_C_D)         0.121     1.185    sfx_manager/sd/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.453%)  route 0.285ns (60.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.600     1.519    sfx_manager/sfx0/clk_100mhz
    SLICE_X3Y86          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  sfx_manager/sfx0/data_request_offset_reg[8]/Q
                         net (fo=4, routed)           0.285     1.946    sfx_manager/sd/out[8]
    SLICE_X0Y85          LUT5 (Prop_lut5_I1_O)        0.045     1.991 r  sfx_manager/sd/cmd_out[16]_i_1/O
                         net (fo=1, routed)           0.000     1.991    sfx_manager/sd/cmd_out[16]_i_1_n_0
    SLICE_X0Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.870     0.872    sfx_manager/sd/clk_out2
    SLICE_X0Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[16]/C
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.193     1.065    
    SLICE_X0Y85          FDSE (Hold_fdse_C_D)         0.091     1.156    sfx_manager/sd/cmd_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.890ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.468%)  route 0.370ns (66.532%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.600     1.519    sfx_manager/sfx0/clk_100mhz
    SLICE_X3Y85          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  sfx_manager/sfx0/data_request_offset_reg[4]/Q
                         net (fo=4, routed)           0.370     2.030    sfx_manager/sd/out[4]
    SLICE_X2Y85          LUT5 (Prop_lut5_I1_O)        0.045     2.075 r  sfx_manager/sd/cmd_out[12]_i_1/O
                         net (fo=1, routed)           0.000     2.075    sfx_manager/sd/cmd_out[12]_i_1_n_0
    SLICE_X2Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.870     0.872    sfx_manager/sd/clk_out2
    SLICE_X2Y85          FDSE                                         r  sfx_manager/sd/cmd_out_reg[12]/C
                         clock pessimism              0.000     0.872    
                         clock uncertainty            0.193     1.065    
    SLICE_X2Y85          FDSE (Hold_fdse_C_D)         0.120     1.185    sfx_manager/sd/cmd_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 sfx_manager/sfx0/data_request_offset_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sfx_manager/sd/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.363ns (58.885%)  route 0.253ns (41.115%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.603     1.522    sfx_manager/sfx0/clk_100mhz
    SLICE_X3Y90          FDRE                                         r  sfx_manager/sfx0/data_request_offset_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  sfx_manager/sfx0/data_request_offset_reg[25]/Q
                         net (fo=3, routed)           0.149     1.813    sfx_manager/data_request_offset_reg[25]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.928 r  sfx_manager/sd_address_carry__3/O[0]
                         net (fo=1, routed)           0.104     2.032    sfx_manager/sd/sd_address[16]
    SLICE_X2Y89          LUT5 (Prop_lut5_I1_O)        0.107     2.139 r  sfx_manager/sd/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000     2.139    sfx_manager/sd/cmd_out[33]_i_1_n_0
    SLICE_X2Y89          FDSE                                         r  sfx_manager/sd/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         0.873     0.875    sfx_manager/sd/clk_out2
    SLICE_X2Y89          FDSE                                         r  sfx_manager/sd/cmd_out_reg[33]/C
                         clock pessimism              0.000     0.875    
                         clock uncertainty            0.193     1.068    
    SLICE_X2Y89          FDSE (Hold_fdse_C_D)         0.120     1.188    sfx_manager/sd/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.951    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 0.518ns (6.125%)  route 7.940ns (93.875%))
  Logic Levels:           0  
  Clock Path Skew:        3.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.636     1.638    sfx_manager/sd/clk_out2
    SLICE_X8Y83          FDRE                                         r  sfx_manager/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.518     2.156 r  sfx_manager/sd/dout_reg[0]/Q
                         net (fo=9, routed)           7.940    10.096    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.555    14.977    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.977    
                         clock uncertainty           -0.193    14.784    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.047    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.047    
                         arrival time                         -10.096    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             4.339ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.069ns  (logic 0.518ns (6.420%)  route 7.551ns (93.580%))
  Logic Levels:           0  
  Clock Path Skew:        3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.637     1.639    sfx_manager/sd/clk_out2
    SLICE_X10Y83         FDRE                                         r  sfx_manager/sd/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.518     2.157 r  sfx_manager/sd/dout_reg[5]/Q
                         net (fo=9, routed)           7.551     9.708    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.555    14.977    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.977    
                         clock uncertainty           -0.193    14.784    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    14.047    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.047    
                         arrival time                          -9.708    
  -------------------------------------------------------------------
                         slack                                  4.339    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.035ns  (logic 0.518ns (6.446%)  route 7.517ns (93.554%))
  Logic Levels:           0  
  Clock Path Skew:        3.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.636     1.638    sfx_manager/sd/clk_out2
    SLICE_X8Y83          FDRE                                         r  sfx_manager/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.518     2.156 r  sfx_manager/sd/dout_reg[0]/Q
                         net (fo=9, routed)           7.517     9.674    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[0]
    RAMB36_X0Y16         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.560    14.982    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y16         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.982    
                         clock uncertainty           -0.193    14.789    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    14.052    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.052    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/seg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.229ns  (logic 0.766ns (9.309%)  route 7.463ns (90.691%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.636     1.638    sfx_manager/sd/clk_out2
    SLICE_X8Y83          FDRE                                         r  sfx_manager/sd/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.518     2.156 r  sfx_manager/sd/dout_reg[2]/Q
                         net (fo=9, routed)           5.395     7.552    sfx_manager/sd/dout_reg[7]_0[2]
    SLICE_X8Y83          LUT6 (Prop_lut6_I2_O)        0.124     7.676 r  sfx_manager/sd/seg_out[4]_i_4/O
                         net (fo=1, routed)           2.068     9.743    sfx_manager/sd/seg_out[4]_i_4_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I3_O)        0.124     9.867 r  sfx_manager/sd/seg_out[4]_i_1/O
                         net (fo=1, routed)           0.000     9.867    display/D[4]
    SLICE_X5Y83          FDRE                                         r  display/seg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.596    15.019    display/clk_100mhz
    SLICE_X5Y83          FDRE                                         r  display/seg_out_reg[4]/C
                         clock pessimism              0.000    15.019    
                         clock uncertainty           -0.193    14.825    
    SLICE_X5Y83          FDRE (Setup_fdre_C_D)        0.031    14.856    display/seg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                          -9.867    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             5.036ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 0.518ns (7.022%)  route 6.858ns (92.978%))
  Logic Levels:           0  
  Clock Path Skew:        3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.637     1.639    sfx_manager/sd/clk_out2
    SLICE_X10Y83         FDRE                                         r  sfx_manager/sd/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.518     2.157 r  sfx_manager/sd/dout_reg[5]/Q
                         net (fo=9, routed)           6.858     9.016    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[5]
    RAMB36_X0Y16         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.560    14.982    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y16         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.982    
                         clock uncertainty           -0.193    14.789    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737    14.052    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.052    
                         arrival time                          -9.016    
  -------------------------------------------------------------------
                         slack                                  5.036    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/seg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.140ns  (logic 1.272ns (15.626%)  route 6.868ns (84.374%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        3.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.637     1.639    sfx_manager/sd/clk_out2
    SLICE_X10Y83         FDRE                                         r  sfx_manager/sd/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.518     2.157 r  sfx_manager/sd/dout_reg[6]/Q
                         net (fo=9, routed)           2.577     4.735    sfx_manager/sd/dout_reg[7]_0[6]
    SLICE_X11Y81         LUT4 (Prop_lut4_I2_O)        0.124     4.859 r  sfx_manager/sd/seg_out[5]_i_7/O
                         net (fo=1, routed)           1.189     6.047    sfx_manager/sd/seg_out[5]_i_7_n_0
    SLICE_X10Y82         LUT6 (Prop_lut6_I5_O)        0.124     6.171 r  sfx_manager/sd/seg_out[5]_i_4/O
                         net (fo=1, routed)           0.000     6.171    sfx_manager/sd/seg_out[5]_i_4_n_0
    SLICE_X10Y82         MUXF7 (Prop_muxf7_I0_O)      0.209     6.380 r  sfx_manager/sd/seg_out_reg[5]_i_2/O
                         net (fo=1, routed)           3.102     9.482    sfx_manager/sd/seg_out_reg[5]_i_2_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.297     9.779 r  sfx_manager/sd/seg_out[5]_i_1/O
                         net (fo=1, routed)           0.000     9.779    display/D[5]
    SLICE_X2Y83          FDRE                                         r  display/seg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.598    15.021    display/clk_100mhz
    SLICE_X2Y83          FDRE                                         r  display/seg_out_reg[5]/C
                         clock pessimism              0.000    15.021    
                         clock uncertainty           -0.193    14.827    
    SLICE_X2Y83          FDRE (Setup_fdre_C_D)        0.077    14.904    display/seg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.073ns  (logic 0.518ns (7.323%)  route 6.555ns (92.677%))
  Logic Levels:           0  
  Clock Path Skew:        3.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.982ns = ( 14.982 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.637     1.639    sfx_manager/sd/clk_out2
    SLICE_X10Y83         FDRE                                         r  sfx_manager/sd/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.518     2.157 r  sfx_manager/sd/dout_reg[1]/Q
                         net (fo=9, routed)           6.555     8.713    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[1]
    RAMB36_X0Y16         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.560    14.982    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y16         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.982    
                         clock uncertainty           -0.193    14.789    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    14.052    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.052    
                         arrival time                          -8.713    
  -------------------------------------------------------------------
                         slack                                  5.339    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/seg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.787ns  (logic 0.903ns (11.596%)  route 6.884ns (88.404%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.637     1.639    sfx_manager/sd/clk_out2
    SLICE_X10Y83         FDRE                                         r  sfx_manager/sd/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.478     2.117 r  sfx_manager/sd/dout_reg[7]/Q
                         net (fo=9, routed)           4.359     6.477    sfx_manager/sd/dout_reg[7]_0[7]
    SLICE_X8Y82          LUT6 (Prop_lut6_I3_O)        0.301     6.778 r  sfx_manager/sd/seg_out[3]_i_2/O
                         net (fo=1, routed)           2.525     9.303    sfx_manager/sd/seg_out[3]_i_2_n_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I1_O)        0.124     9.427 r  sfx_manager/sd/seg_out[3]_i_1/O
                         net (fo=1, routed)           0.000     9.427    display/D[3]
    SLICE_X8Y82          FDRE                                         r  display/seg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.516    14.939    display/clk_100mhz
    SLICE_X8Y82          FDRE                                         r  display/seg_out_reg[3]/C
                         clock pessimism              0.000    14.939    
                         clock uncertainty           -0.193    14.745    
    SLICE_X8Y82          FDRE (Setup_fdre_C_D)        0.077    14.822    display/seg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  5.396    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.813ns  (logic 0.518ns (7.603%)  route 6.295ns (92.397%))
  Logic Levels:           0  
  Clock Path Skew:        3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.637     1.639    sfx_manager/sd/clk_out2
    SLICE_X10Y83         FDRE                                         r  sfx_manager/sd/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.518     2.157 r  sfx_manager/sd/dout_reg[6]/Q
                         net (fo=9, routed)           6.295     8.453    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.555    14.977    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.977    
                         clock uncertainty           -0.193    14.784    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737    14.047    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.047    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 sfx_manager/sd/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.557ns  (logic 0.478ns (7.289%)  route 6.079ns (92.711%))
  Logic Levels:           0  
  Clock Path Skew:        3.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.637     1.639    sfx_manager/sd/clk_out2
    SLICE_X10Y83         FDRE                                         r  sfx_manager/sd/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.478     2.117 r  sfx_manager/sd/dout_reg[7]/Q
                         net (fo=9, routed)           6.079     8.197    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[7]
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.555    14.977    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    14.977    
                         clock uncertainty           -0.193    14.784    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.914    13.870    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.870    
                         arrival time                          -8.197    
  -------------------------------------------------------------------
                         slack                                  5.673    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 sfx_manager/sd/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/seg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.718ns (16.526%)  route 3.627ns (83.474%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.240ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.516     1.519    sfx_manager/sd/clk_out2
    SLICE_X8Y86          FDRE                                         r  sfx_manager/sd/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y86          FDRE (Prop_fdre_C_Q)         0.418     1.937 r  sfx_manager/sd/state_reg[2]/Q
                         net (fo=110, routed)         1.555     3.492    sfx_manager/sd/ms_seven_segment_data[26]
    SLICE_X6Y83          LUT6 (Prop_lut6_I5_O)        0.100     3.592 r  sfx_manager/sd/seg_out[3]_i_8/O
                         net (fo=1, routed)           0.855     4.447    sfx_manager/sfx0/seg_out_reg[3]
    SLICE_X6Y82          LUT6 (Prop_lut6_I5_O)        0.100     4.547 r  sfx_manager/sfx0/seg_out[3]_i_5/O
                         net (fo=1, routed)           1.218     5.764    sfx_manager/sd/seg_out_reg[3]_0
    SLICE_X8Y82          LUT6 (Prop_lut6_I4_O)        0.100     5.864 r  sfx_manager/sd/seg_out[3]_i_1/O
                         net (fo=1, routed)           0.000     5.864    display/D[3]
    SLICE_X8Y82          FDRE                                         r  display/seg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.637     5.240    display/clk_100mhz
    SLICE_X8Y82          FDRE                                         r  display/seg_out_reg[3]/C
                         clock pessimism              0.000     5.240    
                         clock uncertainty            0.193     5.433    
    SLICE_X8Y82          FDRE (Hold_fdre_C_D)         0.330     5.763    display/seg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.763    
                         arrival time                           5.864    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/seg_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.618ns (14.045%)  route 3.782ns (85.955%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.319ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.514     1.517    sfx_manager/sd/clk_out2
    SLICE_X8Y83          FDRE                                         r  sfx_manager/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.418     1.935 r  sfx_manager/sd/dout_reg[0]/Q
                         net (fo=9, routed)           2.000     3.935    sfx_manager/sd/dout_reg[7]_0[0]
    SLICE_X8Y83          LUT6 (Prop_lut6_I3_O)        0.100     4.035 r  sfx_manager/sd/seg_out[4]_i_4/O
                         net (fo=1, routed)           1.783     5.818    sfx_manager/sd/seg_out[4]_i_4_n_0
    SLICE_X5Y83          LUT6 (Prop_lut6_I3_O)        0.100     5.918 r  sfx_manager/sd/seg_out[4]_i_1/O
                         net (fo=1, routed)           0.000     5.918    display/D[4]
    SLICE_X5Y83          FDRE                                         r  display/seg_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.716     5.319    display/clk_100mhz
    SLICE_X5Y83          FDRE                                         r  display/seg_out_reg[4]/C
                         clock pessimism              0.000     5.319    
                         clock uncertainty            0.193     5.512    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.270     5.782    display/seg_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.782    
                         arrival time                           5.918    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 0.418ns (8.777%)  route 4.344ns (91.223%))
  Logic Levels:           0  
  Clock Path Skew:        3.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.277ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.517     1.520    sfx_manager/sd/clk_out2
    SLICE_X10Y83         FDRE                                         r  sfx_manager/sd/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.418     1.938 r  sfx_manager/sd/dout_reg[4]/Q
                         net (fo=9, routed)           4.344     6.283    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.675     5.277    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.277    
                         clock uncertainty            0.193     5.470    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.667     6.137    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.137    
                         arrival time                           6.283    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 sfx_manager/sd/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/seg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.422ns  (logic 0.776ns (17.548%)  route 3.646ns (82.452%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.318ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.516     1.519    sfx_manager/sd/clk_out2
    SLICE_X8Y85          FDRE                                         r  sfx_manager/sd/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.418     1.937 r  sfx_manager/sd/state_reg[0]/Q
                         net (fo=90, routed)          2.862     4.799    sfx_manager/sd/ms_seven_segment_data[24]
    SLICE_X4Y82          LUT5 (Prop_lut5_I2_O)        0.095     4.894 r  sfx_manager/sd/seg_out[6]_i_5/O
                         net (fo=1, routed)           0.784     5.679    sfx_manager/sd/seg_out[6]_i_5_n_0
    SLICE_X4Y82          LUT6 (Prop_lut6_I5_O)        0.263     5.942 r  sfx_manager/sd/seg_out[6]_i_1/O
                         net (fo=1, routed)           0.000     5.942    display/D[6]
    SLICE_X4Y82          FDRE                                         r  display/seg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.715     5.318    display/clk_100mhz
    SLICE_X4Y82          FDRE                                         r  display/seg_out_reg[6]/C
                         clock pessimism              0.000     5.318    
                         clock uncertainty            0.193     5.511    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.270     5.781    display/seg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.781    
                         arrival time                           5.942    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 0.418ns (8.738%)  route 4.366ns (91.262%))
  Logic Levels:           0  
  Clock Path Skew:        3.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.277ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.514     1.517    sfx_manager/sd/clk_out2
    SLICE_X8Y83          FDRE                                         r  sfx_manager/sd/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.418     1.935 r  sfx_manager/sd/dout_reg[2]/Q
                         net (fo=9, routed)           4.366     6.301    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.675     5.277    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.277    
                         clock uncertainty            0.193     5.470    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.667     6.137    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.137    
                         arrival time                           6.301    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 0.418ns (8.626%)  route 4.428ns (91.374%))
  Logic Levels:           0  
  Clock Path Skew:        3.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.283ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.517     1.520    sfx_manager/sd/clk_out2
    SLICE_X10Y83         FDRE                                         r  sfx_manager/sd/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.418     1.938 r  sfx_manager/sd/dout_reg[4]/Q
                         net (fo=9, routed)           4.428     6.366    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y16         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.681     5.283    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y16         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.283    
                         clock uncertainty            0.193     5.476    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.667     6.143    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.143    
                         arrival time                           6.366    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/seg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.581ns  (logic 0.618ns (13.491%)  route 3.963ns (86.509%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        3.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.318ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.514     1.517    sfx_manager/sd/clk_out2
    SLICE_X8Y83          FDRE                                         r  sfx_manager/sd/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.418     1.935 f  sfx_manager/sd/dout_reg[0]/Q
                         net (fo=9, routed)           1.603     3.539    sfx_manager/sd/dout_reg[7]_0[0]
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.100     3.639 r  sfx_manager/sd/seg_out[2]_i_3/O
                         net (fo=1, routed)           2.359     5.998    sfx_manager/sd/seg_out[2]_i_3_n_0
    SLICE_X5Y82          LUT6 (Prop_lut6_I1_O)        0.100     6.098 r  sfx_manager/sd/seg_out[2]_i_1/O
                         net (fo=1, routed)           0.000     6.098    display/D[2]
    SLICE_X5Y82          FDRE                                         r  display/seg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.715     5.318    display/clk_100mhz
    SLICE_X5Y82          FDRE                                         r  display/seg_out_reg[2]/C
                         clock pessimism              0.000     5.318    
                         clock uncertainty            0.193     5.511    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.269     5.780    display/seg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.780    
                         arrival time                           6.098    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.007ns  (logic 0.418ns (8.349%)  route 4.589ns (91.651%))
  Logic Levels:           0  
  Clock Path Skew:        3.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.277ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.517     1.520    sfx_manager/sd/clk_out2
    SLICE_X10Y83         FDRE                                         r  sfx_manager/sd/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.418     1.938 r  sfx_manager/sd/dout_reg[1]/Q
                         net (fo=9, routed)           4.589     6.527    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.675     5.277    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.277    
                         clock uncertainty            0.193     5.470    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.667     6.137    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.137    
                         arrival time                           6.527    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 sfx_manager/sd/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.017ns  (logic 0.418ns (8.332%)  route 4.599ns (91.668%))
  Logic Levels:           0  
  Clock Path Skew:        3.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.277ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.514     1.517    sfx_manager/sd/clk_out2
    SLICE_X8Y83          FDRE                                         r  sfx_manager/sd/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y83          FDRE (Prop_fdre_C_Q)         0.418     1.935 r  sfx_manager/sd/dout_reg[3]/Q
                         net (fo=9, routed)           4.599     6.534    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.675     5.277    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y15         RAMB36E1                                     r  sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     5.277    
                         clock uncertainty            0.193     5.470    
    RAMB36_X0Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.667     6.137    sfx_manager/sfx0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -6.137    
                         arrival time                           6.534    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 sfx_manager/sd/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display/seg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 0.718ns (15.072%)  route 4.046ns (84.928%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        3.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.320ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.193ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683     1.683    clkdivider/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    -2.011 r  clkdivider/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    -0.088    clkdivider/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clkdivider/inst/clkout2_buf/O
                         net (fo=140, routed)         1.519     1.522    sfx_manager/sd/clk_out2
    SLICE_X10Y85         FDRE                                         r  sfx_manager/sd/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.418     1.940 r  sfx_manager/sd/state_reg[1]/Q
                         net (fo=99, routed)          2.785     4.725    sfx_manager/sd/ms_seven_segment_data[25]
    SLICE_X2Y83          LUT6 (Prop_lut6_I2_O)        0.100     4.825 f  sfx_manager/sd/seg_out[5]_i_6/O
                         net (fo=1, routed)           0.613     5.439    sfx_manager/sfx0/seg_out_reg[5]_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.100     5.539 r  sfx_manager/sfx0/seg_out[5]_i_3/O
                         net (fo=1, routed)           0.648     6.186    sfx_manager/sd/seg_out_reg[5]_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.100     6.286 r  sfx_manager/sd/seg_out[5]_i_1/O
                         net (fo=1, routed)           0.000     6.286    display/D[5]
    SLICE_X2Y83          FDRE                                         r  display/seg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100mhz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.717     5.320    display/clk_100mhz
    SLICE_X2Y83          FDRE                                         r  display/seg_out_reg[5]/C
                         clock pessimism              0.000     5.320    
                         clock uncertainty            0.193     5.513    
    SLICE_X2Y83          FDRE (Hold_fdre_C_D)         0.330     5.843    display/seg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.843    
                         arrival time                           6.286    
  -------------------------------------------------------------------
                         slack                                  0.443    





