Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-12_17-50-16/35-openroad-cts/DigitalSine.odb'…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 1
[INFO] Setting input delay to: 1
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000027    0.147165 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.014029    0.051159    0.188276    0.335441 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.051159    0.000057    0.335498 v _214_/A (sg13g2_xnor2_1)
     1    0.001554    0.026863    0.062868    0.398366 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026863    0.000000    0.398367 v _300_/D (sg13g2_dfrbpq_1)
                                              0.398367   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000027    0.147165 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397165   clock uncertainty
                                  0.000000    0.397165   clock reconvergence pessimism
                                 -0.035930    0.361236   library hold time
                                              0.361236   data required time
---------------------------------------------------------------------------------------------
                                              0.361236   data required time
                                             -0.398367   data arrival time
---------------------------------------------------------------------------------------------
                                              0.037131   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000033    0.147171 ^ _293_/CLK (sg13g2_dfrbpq_2)
     2    0.017990    0.050717    0.196228    0.343398 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.050717    0.000006    0.343405 ^ fanout77/A (sg13g2_buf_8)
     6    0.030582    0.029232    0.083044    0.426448 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.029232    0.000018    0.426466 ^ _128_/A (sg13g2_inv_2)
     5    0.021257    0.039180    0.045268    0.471734 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.039180    0.000097    0.471831 v _293_/D (sg13g2_dfrbpq_2)
                                              0.471831   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000033    0.147171 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.397171   clock uncertainty
                                  0.000000    0.397171   clock reconvergence pessimism
                                 -0.039936    0.357235   library hold time
                                              0.357235   data required time
---------------------------------------------------------------------------------------------
                                              0.357235   data required time
                                             -0.471831   data arrival time
---------------------------------------------------------------------------------------------
                                              0.114596   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000033    0.147171 ^ _293_/CLK (sg13g2_dfrbpq_2)
     2    0.017417    0.040603    0.191281    0.338452 v _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.040603    0.000006    0.338458 v fanout77/A (sg13g2_buf_8)
     6    0.029364    0.026568    0.083520    0.421978 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.026568    0.000034    0.422013 v _192_/A (sg13g2_xnor2_1)
     1    0.002293    0.029788    0.056922    0.478934 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.029788    0.000006    0.478940 v _294_/D (sg13g2_dfrbpq_1)
                                              0.478940   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397167   clock uncertainty
                                  0.000000    0.397167   clock reconvergence pessimism
                                 -0.036856    0.360310   library hold time
                                              0.360310   data required time
---------------------------------------------------------------------------------------------
                                              0.360310   data required time
                                             -0.478940   data arrival time
---------------------------------------------------------------------------------------------
                                              0.118630   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027867    0.055065    0.205180    0.351944 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.055065    0.000064    0.352008 v _210_/B (sg13g2_xnor2_1)
     1    0.005678    0.048976    0.074740    0.426748 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.048976    0.000012    0.426760 v _211_/B (sg13g2_xnor2_1)
     1    0.001544    0.025790    0.054188    0.480948 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.025790    0.000000    0.480949 v _299_/D (sg13g2_dfrbpq_2)
                                              0.480949   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.396764   clock uncertainty
                                  0.000000    0.396764   clock reconvergence pessimism
                                 -0.035731    0.361034   library hold time
                                              0.361034   data required time
---------------------------------------------------------------------------------------------
                                              0.361034   data required time
                                             -0.480949   data arrival time
---------------------------------------------------------------------------------------------
                                              0.119915   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012278    0.045967    0.183997    0.331169 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045967    0.000049    0.331218 v fanout55/A (sg13g2_buf_8)
     8    0.034532    0.028433    0.087894    0.419112 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028434    0.000234    0.419346 v _218_/A1 (sg13g2_o21ai_1)
     1    0.004401    0.047992    0.094312    0.513658 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.047992    0.000020    0.513678 ^ _219_/A (sg13g2_inv_1)
     1    0.002816    0.020658    0.032372    0.546050 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.020658    0.000011    0.546061 v _301_/D (sg13g2_dfrbpq_1)
                                              0.546061   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397173   clock uncertainty
                                  0.000000    0.397173   clock reconvergence pessimism
                                 -0.033963    0.363210   library hold time
                                              0.363210   data required time
---------------------------------------------------------------------------------------------
                                              0.363210   data required time
                                             -0.546061   data arrival time
---------------------------------------------------------------------------------------------
                                              0.182851   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012278    0.045967    0.183997    0.331169 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045967    0.000049    0.331218 v fanout55/A (sg13g2_buf_8)
     8    0.034532    0.028433    0.087894    0.419112 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028433    0.000185    0.419297 v _195_/B (sg13g2_xor2_1)
     2    0.009405    0.044609    0.079030    0.498326 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044609    0.000005    0.498332 v _196_/B (sg13g2_xor2_1)
     1    0.001981    0.025145    0.053186    0.551518 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.025145    0.000003    0.551521 v _295_/D (sg13g2_dfrbpq_2)
                                              0.551521   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.397173   clock uncertainty
                                  0.000000    0.397173   clock reconvergence pessimism
                                 -0.035418    0.361755   library hold time
                                              0.361755   data required time
---------------------------------------------------------------------------------------------
                                              0.361755   data required time
                                             -0.551521   data arrival time
---------------------------------------------------------------------------------------------
                                              0.189766   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012278    0.045967    0.183997    0.331169 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045967    0.000049    0.331218 v fanout55/A (sg13g2_buf_8)
     8    0.034532    0.028433    0.087894    0.419112 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028433    0.000062    0.419174 v _199_/B (sg13g2_xnor2_1)
     2    0.010014    0.071155    0.083877    0.503051 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.071155    0.000017    0.503068 v _200_/B (sg13g2_xor2_1)
     1    0.002630    0.026582    0.066370    0.569437 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.026582    0.000009    0.569446 v _296_/D (sg13g2_dfrbpq_1)
                                              0.569446   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000023    0.146765 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.396765   clock uncertainty
                                  0.000000    0.396765   clock reconvergence pessimism
                                 -0.035946    0.360820   library hold time
                                              0.360820   data required time
---------------------------------------------------------------------------------------------
                                              0.360820   data required time
                                             -0.569446   data arrival time
---------------------------------------------------------------------------------------------
                                              0.208627   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146761 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012506    0.046633    0.184326    0.331087 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.046633    0.000026    0.331113 v fanout63/A (sg13g2_buf_8)
     6    0.030183    0.027032    0.086716    0.417830 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.027032    0.000082    0.417912 v _206_/A (sg13g2_xnor2_1)
     2    0.009579    0.069541    0.088367    0.506279 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.069541    0.000011    0.506290 v _208_/A (sg13g2_xor2_1)
     1    0.001861    0.024817    0.067077    0.573367 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.024817    0.000002    0.573370 v _298_/D (sg13g2_dfrbpq_1)
                                              0.573370   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146761 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.396761   clock uncertainty
                                  0.000000    0.396761   clock reconvergence pessimism
                                 -0.035386    0.361375   library hold time
                                              0.361375   data required time
---------------------------------------------------------------------------------------------
                                              0.361375   data required time
                                             -0.573370   data arrival time
---------------------------------------------------------------------------------------------
                                              0.211995   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012278    0.045967    0.183997    0.331169 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045967    0.000034    0.331204 v fanout56/A (sg13g2_buf_2)
     5    0.025663    0.051434    0.107004    0.438207 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.051434    0.000151    0.438358 v _202_/B (sg13g2_xor2_1)
     2    0.009192    0.045947    0.088131    0.526489 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.045947    0.000002    0.526491 v _204_/A (sg13g2_xor2_1)
     1    0.002576    0.026448    0.061306    0.587798 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.026448    0.000009    0.587806 v _297_/D (sg13g2_dfrbpq_1)
                                              0.587806   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146760 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.396760   clock uncertainty
                                  0.000000    0.396760   clock reconvergence pessimism
                                 -0.035903    0.360857   library hold time
                                              0.360857   data required time
---------------------------------------------------------------------------------------------
                                              0.360857   data required time
                                             -0.587806   data arrival time
---------------------------------------------------------------------------------------------
                                              0.226950   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.015848    0.057195    0.088519    1.090564 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.057195    0.000203    1.090767 v _129_/A (sg13g2_inv_1)
     1    0.005607    0.038321    0.045694    1.136460 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.038321    0.000009    1.136469 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.136469   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000033    0.147171 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.397171   clock uncertainty
                                  0.000000    0.397171   clock reconvergence pessimism
                                 -0.105503    0.291668   library removal time
                                              0.291668   data required time
---------------------------------------------------------------------------------------------
                                              0.291668   data required time
                                             -1.136469   data arrival time
---------------------------------------------------------------------------------------------
                                              0.844802   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.015848    0.057195    0.088519    1.090564 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.057195    0.000225    1.090789 v fanout78/A (sg13g2_buf_8)
     8    0.030616    0.027518    0.091860    1.182649 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027518    0.000131    1.182780 v _285_/A (sg13g2_inv_1)
     1    0.005375    0.031615    0.035852    1.218632 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.031615    0.000006    1.218637 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.218637   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397167   clock uncertainty
                                  0.000000    0.397167   clock reconvergence pessimism
                                 -0.103594    0.293573   library removal time
                                              0.293573   data required time
---------------------------------------------------------------------------------------------
                                              0.293573   data required time
                                             -1.218637   data arrival time
---------------------------------------------------------------------------------------------
                                              0.925064   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.015848    0.057195    0.088519    1.090564 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.057195    0.000225    1.090789 v fanout78/A (sg13g2_buf_8)
     8    0.030616    0.027518    0.091860    1.182649 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027518    0.000048    1.182697 v _291_/A (sg13g2_inv_1)
     1    0.005459    0.031943    0.036104    1.218800 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.031943    0.000007    1.218807 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.218807   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000027    0.147165 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397165   clock uncertainty
                                  0.000000    0.397165   clock reconvergence pessimism
                                 -0.103692    0.293473   library removal time
                                              0.293473   data required time
---------------------------------------------------------------------------------------------
                                              0.293473   data required time
                                             -1.218807   data arrival time
---------------------------------------------------------------------------------------------
                                              0.925334   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.015848    0.057195    0.088519    1.090564 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.057195    0.000225    1.090789 v fanout78/A (sg13g2_buf_8)
     8    0.030616    0.027518    0.091860    1.182649 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027518    0.000308    1.182956 v _287_/A (sg13g2_inv_1)
     1    0.005458    0.031936    0.036098    1.219055 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.031936    0.000007    1.219061 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.219061   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000023    0.146765 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.396765   clock uncertainty
                                  0.000000    0.396765   clock reconvergence pessimism
                                 -0.103754    0.293012   library removal time
                                              0.293012   data required time
---------------------------------------------------------------------------------------------
                                              0.293012   data required time
                                             -1.219061   data arrival time
---------------------------------------------------------------------------------------------
                                              0.926050   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.015848    0.057195    0.088519    1.090564 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.057195    0.000225    1.090789 v fanout78/A (sg13g2_buf_8)
     8    0.030616    0.027518    0.091860    1.182649 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027523    0.000383    1.183032 v _289_/A (sg13g2_inv_1)
     1    0.005695    0.031704    0.036805    1.219838 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.031704    0.000012    1.219849 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.219849   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146761 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.396761   clock uncertainty
                                  0.000000    0.396761   clock reconvergence pessimism
                                 -0.103684    0.293077   library removal time
                                              0.293077   data required time
---------------------------------------------------------------------------------------------
                                              0.293077   data required time
                                             -1.219849   data arrival time
---------------------------------------------------------------------------------------------
                                              0.926773   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.015848    0.057195    0.088519    1.090564 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.057195    0.000225    1.090789 v fanout78/A (sg13g2_buf_8)
     8    0.030616    0.027518    0.091860    1.182649 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027518    0.000265    1.182914 v _286_/A (sg13g2_inv_1)
     1    0.005925    0.032573    0.037487    1.220400 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.032573    0.000016    1.220416 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.220416   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.397173   clock uncertainty
                                  0.000000    0.397173   clock reconvergence pessimism
                                 -0.103811    0.293362   library removal time
                                              0.293362   data required time
---------------------------------------------------------------------------------------------
                                              0.293362   data required time
                                             -1.220416   data arrival time
---------------------------------------------------------------------------------------------
                                              0.927055   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.015848    0.057195    0.088519    1.090564 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.057195    0.000225    1.090789 v fanout78/A (sg13g2_buf_8)
     8    0.030616    0.027518    0.091860    1.182649 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027523    0.000391    1.183040 v _288_/A (sg13g2_inv_1)
     1    0.005908    0.032510    0.037438    1.220479 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.032510    0.000016    1.220494 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.220494   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146760 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.396760   clock uncertainty
                                  0.000000    0.396760   clock reconvergence pessimism
                                 -0.103925    0.292835   library removal time
                                              0.292835   data required time
---------------------------------------------------------------------------------------------
                                              0.292835   data required time
                                             -1.220494   data arrival time
---------------------------------------------------------------------------------------------
                                              0.927660   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.015848    0.057195    0.088519    1.090564 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.057195    0.000225    1.090789 v fanout78/A (sg13g2_buf_8)
     8    0.030616    0.027518    0.091860    1.182649 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027523    0.000380    1.183029 v _290_/A (sg13g2_inv_1)
     1    0.005993    0.032835    0.037693    1.220722 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.032835    0.000017    1.220739 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.220739   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.396764   clock uncertainty
                                  0.000000    0.396764   clock reconvergence pessimism
                                 -0.103952    0.292812   library removal time
                                              0.292812   data required time
---------------------------------------------------------------------------------------------
                                              0.292812   data required time
                                             -1.220739   data arrival time
---------------------------------------------------------------------------------------------
                                              0.927927   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.015848    0.057195    0.088519    1.090564 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.057195    0.000225    1.090789 v fanout78/A (sg13g2_buf_8)
     8    0.030616    0.027518    0.091860    1.182649 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027518    0.000215    1.182863 v _292_/A (sg13g2_inv_1)
     1    0.006285    0.033947    0.038561    1.221425 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.033947    0.000025    1.221449 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.221449   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.397173   clock uncertainty
                                  0.000000    0.397173   clock reconvergence pessimism
                                 -0.104292    0.292881   library removal time
                                              0.292881   data required time
---------------------------------------------------------------------------------------------
                                              0.292881   data required time
                                             -1.221449   data arrival time
---------------------------------------------------------------------------------------------
                                              0.928568   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000027    0.147165 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.014029    0.051159    0.188276    0.335441 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.051159    0.000076    0.335518 v output2/A (sg13g2_buf_1)
     1    0.006678    0.030701    0.080520    0.416038 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.030701    0.000016    0.416054 v sign (out)
                                              0.416054   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.416054   data arrival time
---------------------------------------------------------------------------------------------
                                              1.166054   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000027    0.147165 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.014029    0.051159    0.188276    0.335441 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.051159    0.000030    0.335471 v _127_/A (sg13g2_inv_1)
     1    0.007373    0.042409    0.049634    0.385105 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.042424    0.000090    0.385195 ^ output3/A (sg13g2_buf_1)
     1    0.008725    0.044653    0.082526    0.467720 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.044653    0.000072    0.467792 ^ signB (out)
                                              0.467792   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.467792   data arrival time
---------------------------------------------------------------------------------------------
                                              1.217792   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027867    0.055065    0.205180    0.351944 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.055065    0.000144    0.352088 v fanout57/A (sg13g2_buf_8)
     8    0.027732    0.026512    0.089862    0.441950 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026512    0.000113    0.442063 v _180_/A (sg13g2_nand2_1)
     1    0.002728    0.022884    0.029965    0.472028 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.022884    0.000004    0.472032 ^ output24/A (sg13g2_buf_1)
     1    0.009537    0.047289    0.076500    0.548532 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.047289    0.000098    0.548631 ^ sine_out[28] (out)
                                              0.548631   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.548631   data arrival time
---------------------------------------------------------------------------------------------
                                              1.298631   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027867    0.055065    0.205180    0.351944 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.055065    0.000144    0.352088 v fanout57/A (sg13g2_buf_8)
     8    0.027732    0.026512    0.089862    0.441950 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026512    0.000108    0.442058 v _175_/A (sg13g2_nand2_1)
     1    0.002746    0.022955    0.030019    0.472077 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.022955    0.000004    0.472081 ^ output22/A (sg13g2_buf_1)
     1    0.009587    0.047488    0.076678    0.548759 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.047488    0.000099    0.548858 ^ sine_out[26] (out)
                                              0.548858   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.548858   data arrival time
---------------------------------------------------------------------------------------------
                                              1.298858   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.028570    0.069026    0.212481    0.359245 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.069026    0.000148    0.359393 ^ fanout57/A (sg13g2_buf_8)
     8    0.028471    0.029122    0.091127    0.450520 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029122    0.000166    0.450686 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.003483    0.020204    0.030785    0.481471 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.020204    0.000013    0.481485 v output17/A (sg13g2_buf_1)
     1    0.008314    0.034613    0.071372    0.552857 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.034613    0.000060    0.552916 v sine_out[21] (out)
                                              0.552916   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.552916   data arrival time
---------------------------------------------------------------------------------------------
                                              1.302916   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.028570    0.069026    0.212481    0.359245 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.069026    0.000148    0.359393 ^ fanout57/A (sg13g2_buf_8)
     8    0.028471    0.029122    0.091127    0.450520 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029122    0.000073    0.450593 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.004301    0.022391    0.032805    0.483398 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.022391    0.000026    0.483424 v output13/A (sg13g2_buf_1)
     1    0.007837    0.033271    0.071136    0.554560 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.033271    0.000045    0.554605 v sine_out[18] (out)
                                              0.554605   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.554605   data arrival time
---------------------------------------------------------------------------------------------
                                              1.304605   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027867    0.055065    0.205180    0.351944 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.055065    0.000144    0.352088 v fanout57/A (sg13g2_buf_8)
     8    0.027732    0.026512    0.089862    0.441950 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026512    0.000189    0.442139 v _170_/A (sg13g2_nand2_1)
     1    0.005141    0.031218    0.037097    0.479236 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.031218    0.000040    0.479276 ^ output20/A (sg13g2_buf_1)
     1    0.008314    0.042745    0.076512    0.555788 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.042745    0.000060    0.555848 ^ sine_out[24] (out)
                                              0.555848   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.555848   data arrival time
---------------------------------------------------------------------------------------------
                                              1.305848   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027867    0.055065    0.205180    0.351944 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.055065    0.000144    0.352088 v fanout57/A (sg13g2_buf_8)
     8    0.027732    0.026512    0.089862    0.441950 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026512    0.000187    0.442137 v _172_/A (sg13g2_nand2_1)
     1    0.005180    0.031362    0.037212    0.479349 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.031362    0.000040    0.479389 ^ output21/A (sg13g2_buf_1)
     1    0.009332    0.046713    0.079548    0.558937 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.046713    0.000090    0.559028 ^ sine_out[25] (out)
                                              0.559028   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.559028   data arrival time
---------------------------------------------------------------------------------------------
                                              1.309028   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027867    0.055065    0.205180    0.351944 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.055065    0.000144    0.352088 v fanout57/A (sg13g2_buf_8)
     8    0.027732    0.026512    0.089862    0.441950 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.026512    0.000094    0.442044 v _176_/B1 (sg13g2_o21ai_1)
     1    0.003643    0.029819    0.038016    0.480060 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.029819    0.000015    0.480074 ^ output23/A (sg13g2_buf_1)
     1    0.009537    0.047470    0.079481    0.559555 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.047470    0.000098    0.559653 ^ sine_out[27] (out)
                                              0.559653   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.559653   data arrival time
---------------------------------------------------------------------------------------------
                                              1.309653   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.028570    0.069026    0.212481    0.359245 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.069026    0.000148    0.359393 ^ fanout57/A (sg13g2_buf_8)
     8    0.028471    0.029122    0.091127    0.450520 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.029122    0.000178    0.450698 ^ _167_/A (sg13g2_nor2_1)
     1    0.004166    0.025229    0.036356    0.487053 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.025229    0.000023    0.487077 v output19/A (sg13g2_buf_1)
     1    0.008314    0.034738    0.073515    0.560592 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.034738    0.000060    0.560652 v sine_out[23] (out)
                                              0.560652   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.560652   data arrival time
---------------------------------------------------------------------------------------------
                                              1.310652   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027867    0.055065    0.205180    0.351944 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.055065    0.000148    0.352092 v fanout58/A (sg13g2_buf_2)
     8    0.027109    0.053767    0.113348    0.465439 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.053767    0.000144    0.465584 v _148_/B1 (sg13g2_a21oi_1)
     1    0.002675    0.038065    0.046849    0.512433 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.038065    0.000003    0.512437 ^ output11/A (sg13g2_buf_1)
     1    0.007837    0.041099    0.078058    0.590494 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.041099    0.000045    0.590539 ^ sine_out[16] (out)
                                              0.590539   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.590539   data arrival time
---------------------------------------------------------------------------------------------
                                              1.340539   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027867    0.055065    0.205180    0.351944 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.055065    0.000148    0.352092 v fanout58/A (sg13g2_buf_2)
     8    0.027109    0.053767    0.113348    0.465439 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.053767    0.000126    0.465565 v _162_/B1 (sg13g2_a21oi_1)
     1    0.002762    0.038567    0.047260    0.512825 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.038567    0.000004    0.512830 ^ output16/A (sg13g2_buf_1)
     1    0.007837    0.041113    0.078273    0.591103 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.041113    0.000045    0.591148 ^ sine_out[20] (out)
                                              0.591148   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.591148   data arrival time
---------------------------------------------------------------------------------------------
                                              1.341148   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.018919    0.050779    0.197643    0.344816 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.050779    0.000076    0.344892 ^ fanout72/A (sg13g2_buf_8)
     7    0.029342    0.028690    0.082591    0.427483 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028691    0.000142    0.427624 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.006392    0.055440    0.072937    0.500561 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.055440    0.000066    0.500627 v output28/A (sg13g2_buf_1)
     1    0.010550    0.042025    0.091940    0.592567 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.042025    0.000133    0.592700 v sine_out[31] (out)
                                              0.592700   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.592700   data arrival time
---------------------------------------------------------------------------------------------
                                              1.342700   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027867    0.055065    0.205180    0.351944 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.055065    0.000148    0.352092 v fanout58/A (sg13g2_buf_2)
     8    0.027109    0.053767    0.113348    0.465439 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.053767    0.000130    0.465570 v _165_/B1 (sg13g2_a21oi_1)
     1    0.003499    0.041745    0.050726    0.516295 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.041745    0.000013    0.516308 ^ output18/A (sg13g2_buf_1)
     1    0.008314    0.043044    0.081031    0.597339 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.043044    0.000060    0.597399 ^ sine_out[22] (out)
                                              0.597399   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.597399   data arrival time
---------------------------------------------------------------------------------------------
                                              1.347399   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.028570    0.069026    0.212481    0.359245 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.069026    0.000129    0.359374 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030904    0.092636    0.452010 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030911    0.000498    0.452508 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.005597    0.047646    0.057880    0.510388 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.047646    0.000048    0.510437 v output15/A (sg13g2_buf_1)
     1    0.011208    0.043806    0.090227    0.600664 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.043806    0.000158    0.600822 v sine_out[1] (out)
                                              0.600822   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.600822   data arrival time
---------------------------------------------------------------------------------------------
                                              1.350822   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.028570    0.069026    0.212481    0.359245 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.069026    0.000152    0.359397 ^ fanout58/A (sg13g2_buf_2)
     8    0.027786    0.066784    0.121626    0.481023 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.066784    0.000159    0.481183 ^ _160_/A (sg13g2_nor2_1)
     1    0.003698    0.023508    0.049098    0.530281 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.023508    0.000016    0.530296 v output14/A (sg13g2_buf_1)
     1    0.007837    0.033299    0.071612    0.601908 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.033299    0.000045    0.601953 v sine_out[19] (out)
                                              0.601953   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.601953   data arrival time
---------------------------------------------------------------------------------------------
                                              1.351953   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.028570    0.069026    0.212481    0.359245 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.069026    0.000152    0.359397 ^ fanout58/A (sg13g2_buf_2)
     8    0.027786    0.066784    0.121626    0.481023 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.066784    0.000151    0.481175 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.003347    0.030381    0.046774    0.527949 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.030381    0.000011    0.527960 v output12/A (sg13g2_buf_1)
     1    0.007837    0.033474    0.074540    0.602500 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.033474    0.000045    0.602545 v sine_out[17] (out)
                                              0.602545   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.602545   data arrival time
---------------------------------------------------------------------------------------------
                                              1.352545   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.028570    0.069026    0.212481    0.359245 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.069026    0.000152    0.359397 ^ fanout58/A (sg13g2_buf_2)
     8    0.027786    0.066784    0.121626    0.481023 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.066784    0.000016    0.481039 ^ _281_/A (sg13g2_nor2_1)
     1    0.006074    0.029027    0.055878    0.536918 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.029027    0.000061    0.536978 v output35/A (sg13g2_buf_1)
     1    0.008582    0.035618    0.075795    0.612773 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.035618    0.000067    0.612839 v sine_out[8] (out)
                                              0.612839   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.612839   data arrival time
---------------------------------------------------------------------------------------------
                                              1.362839   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.028570    0.069026    0.212481    0.359245 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.069026    0.000129    0.359374 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030904    0.092636    0.452010 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030913    0.000625    0.452634 ^ _130_/B (sg13g2_nor2_1)
     2    0.009133    0.036378    0.045509    0.498144 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036378    0.000018    0.498162 v _284_/A (sg13g2_and2_1)
     1    0.004157    0.023729    0.071949    0.570110 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.023729    0.000023    0.570133 v output7/A (sg13g2_buf_1)
     1    0.007837    0.033305    0.071706    0.641840 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.033305    0.000045    0.641884 v sine_out[12] (out)
                                              0.641884   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.641884   data arrival time
---------------------------------------------------------------------------------------------
                                              1.391884   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.018919    0.050779    0.197643    0.344816 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.050779    0.000076    0.344892 ^ fanout72/A (sg13g2_buf_8)
     7    0.029342    0.028690    0.082591    0.427483 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028691    0.000185    0.427668 ^ _140_/B (sg13g2_nor2_2)
     5    0.018404    0.036309    0.045888    0.473556 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.036309    0.000033    0.473589 v _144_/A (sg13g2_nand2_1)
     2    0.007185    0.040750    0.046541    0.520131 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.040750    0.000025    0.520156 ^ _145_/B (sg13g2_nand2_1)
     1    0.003741    0.034596    0.053871    0.574027 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.034596    0.000017    0.574044 v output9/A (sg13g2_buf_1)
     1    0.007837    0.033582    0.076336    0.650380 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.033582    0.000045    0.650425 v sine_out[14] (out)
                                              0.650425   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.650425   data arrival time
---------------------------------------------------------------------------------------------
                                              1.400425   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.028570    0.069026    0.212481    0.359245 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.069026    0.000129    0.359374 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030904    0.092636    0.452010 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030913    0.000625    0.452634 ^ _130_/B (sg13g2_nor2_1)
     2    0.009133    0.036378    0.045509    0.498144 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036378    0.000022    0.498165 v _136_/B (sg13g2_nand2b_2)
     4    0.013704    0.039075    0.044352    0.542517 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039075    0.000018    0.542535 ^ _278_/A (sg13g2_nor2_1)
     1    0.002664    0.023454    0.036270    0.578805 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.023454    0.000004    0.578809 v output33/A (sg13g2_buf_1)
     1    0.008660    0.035713    0.073608    0.652417 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.035713    0.000071    0.652488 v sine_out[6] (out)
                                              0.652488   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.652488   data arrival time
---------------------------------------------------------------------------------------------
                                              1.402488   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.028570    0.069026    0.212481    0.359245 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.069026    0.000129    0.359374 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030904    0.092636    0.452010 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030913    0.000625    0.452634 ^ _130_/B (sg13g2_nor2_1)
     2    0.009133    0.036378    0.045509    0.498144 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036378    0.000022    0.498165 v _136_/B (sg13g2_nand2b_2)
     4    0.013704    0.039075    0.044352    0.542517 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039075    0.000005    0.542521 ^ _279_/A (sg13g2_nor2_1)
     1    0.003655    0.025781    0.038781    0.581303 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.025781    0.000016    0.581318 v output34/A (sg13g2_buf_1)
     1    0.008973    0.036691    0.075370    0.656688 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.036691    0.000079    0.656767 v sine_out[7] (out)
                                              0.656767   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.656767   data arrival time
---------------------------------------------------------------------------------------------
                                              1.406767   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.018919    0.050779    0.197643    0.344816 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.050779    0.000076    0.344892 ^ fanout72/A (sg13g2_buf_8)
     7    0.029342    0.028690    0.082591    0.427483 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.028691    0.000185    0.427668 ^ _140_/B (sg13g2_nor2_2)
     5    0.018404    0.036309    0.045888    0.473556 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.036309    0.000033    0.473589 v _144_/A (sg13g2_nand2_1)
     2    0.007185    0.040750    0.046541    0.520131 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.040750    0.000024    0.520155 ^ _212_/B (sg13g2_nor2_1)
     2    0.010307    0.041711    0.052374    0.572529 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.041711    0.000078    0.572607 v output26/A (sg13g2_buf_1)
     1    0.010072    0.040307    0.084882    0.657489 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.040307    0.000116    0.657605 v sine_out[2] (out)
                                              0.657605   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.657605   data arrival time
---------------------------------------------------------------------------------------------
                                              1.407605   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.028570    0.069026    0.212481    0.359245 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.069026    0.000129    0.359374 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030904    0.092636    0.452010 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030913    0.000625    0.452634 ^ _130_/B (sg13g2_nor2_1)
     2    0.009133    0.036378    0.045509    0.498144 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036378    0.000022    0.498165 v _136_/B (sg13g2_nand2b_2)
     4    0.013704    0.039075    0.044352    0.542517 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039075    0.000014    0.542530 ^ _277_/A (sg13g2_nor2_1)
     1    0.003524    0.025434    0.038451    0.580981 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.025434    0.000013    0.580994 v output32/A (sg13g2_buf_1)
     1    0.009580    0.038478    0.076709    0.657704 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.038478    0.000100    0.657803 v sine_out[5] (out)
                                              0.657803   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.657803   data arrival time
---------------------------------------------------------------------------------------------
                                              1.407803   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.028570    0.069026    0.212481    0.359245 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.069026    0.000129    0.359374 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030904    0.092636    0.452010 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030911    0.000447    0.452457 ^ _143_/A (sg13g2_nor2_1)
     2    0.006421    0.032799    0.042537    0.494994 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.032799    0.000006    0.495000 v _147_/A (sg13g2_nand2_1)
     2    0.007172    0.041503    0.045299    0.540299 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.041503    0.000015    0.540314 ^ _275_/B (sg13g2_nor2_1)
     1    0.005766    0.028551    0.040733    0.581048 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.028551    0.000052    0.581100 v output30/A (sg13g2_buf_1)
     1    0.009587    0.038571    0.078060    0.659160 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.038571    0.000099    0.659259 v sine_out[3] (out)
                                              0.659259   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.659259   data arrival time
---------------------------------------------------------------------------------------------
                                              1.409259   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146760 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003142    0.020173    0.161414    0.308174 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020173    0.000009    0.308183 v fanout68/A (sg13g2_buf_1)
     4    0.022099    0.076283    0.105235    0.413418 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.076283    0.000163    0.413581 v fanout65/A (sg13g2_buf_8)
     8    0.038709    0.030743    0.103907    0.517488 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030744    0.000302    0.517790 v _282_/A1 (sg13g2_a21oi_1)
     1    0.002936    0.043982    0.062397    0.580187 ^ _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.043982    0.000006    0.580193 ^ output5/A (sg13g2_buf_1)
     1    0.007837    0.041272    0.080597    0.660790 ^ output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.041272    0.000045    0.660835 ^ sine_out[10] (out)
                                              0.660835   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.660835   data arrival time
---------------------------------------------------------------------------------------------
                                              1.410835   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.028570    0.069026    0.212481    0.359245 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.069026    0.000129    0.359374 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030904    0.092636    0.452010 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030912    0.000558    0.452568 ^ _255_/A (sg13g2_nor4_1)
     1    0.003177    0.031688    0.040440    0.493008 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.031688    0.000003    0.493011 v _256_/B2 (sg13g2_a22oi_1)
     1    0.004909    0.065421    0.067476    0.560486 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.065421    0.000034    0.560520 ^ output4/A (sg13g2_buf_1)
     1    0.011605    0.056390    0.100841    0.661361 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.056390    0.000174    0.661535 ^ sine_out[0] (out)
                                              0.661535   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.661535   data arrival time
---------------------------------------------------------------------------------------------
                                              1.411535   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.028570    0.069026    0.212481    0.359245 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.069026    0.000129    0.359374 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030904    0.092636    0.452010 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030913    0.000625    0.452634 ^ _130_/B (sg13g2_nor2_1)
     2    0.009133    0.036378    0.045509    0.498144 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036378    0.000022    0.498165 v _136_/B (sg13g2_nand2b_2)
     4    0.013704    0.039075    0.044352    0.542517 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.039075    0.000027    0.542544 ^ _276_/A (sg13g2_nor2_1)
     1    0.004631    0.028373    0.041253    0.583797 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.028373    0.000030    0.583827 v output31/A (sg13g2_buf_1)
     1    0.009587    0.038567    0.077984    0.661811 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.038567    0.000099    0.661910 v sine_out[4] (out)
                                              0.661910   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.661910   data arrival time
---------------------------------------------------------------------------------------------
                                              1.411910   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.028570    0.069026    0.212481    0.359245 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.069026    0.000129    0.359374 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030904    0.092636    0.452010 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030911    0.000447    0.452457 ^ _143_/A (sg13g2_nor2_1)
     2    0.006421    0.032799    0.042537    0.494994 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.032799    0.000006    0.495000 v _147_/A (sg13g2_nand2_1)
     2    0.007172    0.041503    0.045299    0.540299 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.041503    0.000013    0.540313 ^ _149_/B (sg13g2_nand2_1)
     1    0.003568    0.033823    0.053376    0.593689 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.033823    0.000014    0.593703 v output10/A (sg13g2_buf_1)
     1    0.007837    0.033562    0.076007    0.669710 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.033562    0.000045    0.669755 v sine_out[15] (out)
                                              0.669755   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.669755   data arrival time
---------------------------------------------------------------------------------------------
                                              1.419755   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.028570    0.069026    0.212481    0.359245 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.069026    0.000129    0.359374 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030904    0.092636    0.452010 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030913    0.000628    0.452638 ^ _131_/B (sg13g2_or2_1)
     6    0.019891    0.087869    0.112981    0.565619 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.087869    0.000061    0.565680 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003108    0.030342    0.047657    0.613336 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.030342    0.000009    0.613345 v output6/A (sg13g2_buf_1)
     1    0.007837    0.033473    0.074524    0.687869 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.033473    0.000045    0.687914 v sine_out[11] (out)
                                              0.687914   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.687914   data arrival time
---------------------------------------------------------------------------------------------
                                              1.437914   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000033    0.147171 ^ _293_/CLK (sg13g2_dfrbpq_2)
     2    0.017417    0.040603    0.191281    0.338452 v _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.040603    0.000006    0.338458 v fanout77/A (sg13g2_buf_8)
     6    0.029364    0.026568    0.083520    0.421978 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.026568    0.000017    0.421996 v _128_/A (sg13g2_inv_2)
     5    0.021493    0.050482    0.050331    0.472327 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.050483    0.000220    0.472547 ^ _138_/A (sg13g2_nor2_1)
     2    0.007797    0.039065    0.054027    0.526575 v _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.039065    0.000033    0.526608 v _139_/A2 (sg13g2_a21oi_1)
     1    0.003990    0.048604    0.080063    0.606671 ^ _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.048604    0.000020    0.606691 ^ output8/A (sg13g2_buf_1)
     1    0.007837    0.041408    0.082580    0.689271 ^ output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.041408    0.000045    0.689316 ^ sine_out[13] (out)
                                              0.689316   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.689316   data arrival time
---------------------------------------------------------------------------------------------
                                              1.439316   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.028570    0.069026    0.212481    0.359245 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.069026    0.000129    0.359374 ^ fanout59/A (sg13g2_buf_8)
     8    0.032641    0.030904    0.092636    0.452010 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.030913    0.000628    0.452638 ^ _131_/B (sg13g2_or2_1)
     6    0.019891    0.087869    0.112981    0.565619 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.087869    0.000030    0.565649 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003449    0.031198    0.048781    0.614430 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.031198    0.000013    0.614443 v output36/A (sg13g2_buf_1)
     1    0.007837    0.033495    0.074888    0.689331 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.033495    0.000045    0.689376 v sine_out[9] (out)
                                              0.689376   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.689376   data arrival time
---------------------------------------------------------------------------------------------
                                              1.439376   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027867    0.055065    0.205180    0.351944 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.055065    0.000148    0.352092 v fanout58/A (sg13g2_buf_2)
     8    0.027109    0.053767    0.113348    0.465439 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.053767    0.000093    0.465533 v _181_/B (sg13g2_and2_1)
     4    0.013536    0.050546    0.109544    0.575076 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.050546    0.000005    0.575081 v _184_/B1 (sg13g2_a21oi_1)
     1    0.003536    0.041299    0.049900    0.624981 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.041299    0.000013    0.624994 ^ output25/A (sg13g2_buf_1)
     1    0.010107    0.049989    0.086080    0.711074 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.049989    0.000119    0.711193 ^ sine_out[29] (out)
                                              0.711193   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.711193   data arrival time
---------------------------------------------------------------------------------------------
                                              1.461192   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027867    0.055065    0.205180    0.351944 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.055065    0.000148    0.352092 v fanout58/A (sg13g2_buf_2)
     8    0.027109    0.053767    0.113348    0.465439 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.053767    0.000093    0.465533 v _181_/B (sg13g2_and2_1)
     4    0.013536    0.050546    0.109544    0.575076 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.050546    0.000019    0.575095 v _189_/B1 (sg13g2_o21ai_1)
     1    0.006176    0.045488    0.055732    0.630827 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.045488    0.000060    0.630887 ^ output29/A (sg13g2_buf_1)
     1    0.010822    0.052880    0.089973    0.720860 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.052880    0.000143    0.721003 ^ sine_out[32] (out)
                                              0.721003   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.721003   data arrival time
---------------------------------------------------------------------------------------------
                                              1.471003   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    0.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.027867    0.055065    0.205180    0.351944 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.055065    0.000148    0.352092 v fanout58/A (sg13g2_buf_2)
     8    0.027109    0.053767    0.113348    0.465439 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.053767    0.000093    0.465533 v _181_/B (sg13g2_and2_1)
     4    0.013536    0.050546    0.109544    0.575076 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.050546    0.000015    0.575092 v _186_/B1 (sg13g2_a21oi_1)
     1    0.006471    0.057236    0.063619    0.638711 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.057236    0.000067    0.638778 ^ output27/A (sg13g2_buf_1)
     1    0.010550    0.052105    0.094229    0.733007 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.052105    0.000133    0.733140 ^ sine_out[30] (out)
                                              0.733140   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.733140   data arrival time
---------------------------------------------------------------------------------------------
                                              1.483140   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036199    0.174939    0.322106 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036199    0.000005    0.322110 v fanout75/A (sg13g2_buf_8)
     5    0.031211    0.027028    0.082034    0.404144 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027034    0.000254    0.404398 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025510    0.076392    0.480790 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025510    0.000031    0.480822 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027186    0.077461    0.558283 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027187    0.000202    0.558485 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015941    0.190730    0.174840    0.733325 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190730    0.000010    0.733335 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.006950    0.079516    0.126001    0.859336 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.079516    0.000010    0.859346 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003395    0.074761    0.106196    0.965542 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.074761    0.000005    0.965547 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004364    0.053835    0.076096    1.041643 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053835    0.000017    1.041660 v _273_/A (sg13g2_nor2_1)
     1    0.004316    0.061212    0.072526    1.114186 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.061212    0.000015    1.114201 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005597    0.064340    0.073782    1.187983 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.064340    0.000048    1.188031 v output15/A (sg13g2_buf_1)
     1    0.011208    0.044162    0.097387    1.285418 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.044162    0.000158    1.285576 v sine_out[1] (out)
                                              1.285576   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.285576   data arrival time
---------------------------------------------------------------------------------------------
                                              2.464424   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036199    0.174939    0.322106 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036199    0.000005    0.322110 v fanout75/A (sg13g2_buf_8)
     5    0.031211    0.027028    0.082034    0.404144 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027034    0.000254    0.404398 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025510    0.076392    0.480790 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025510    0.000031    0.480822 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027186    0.077461    0.558283 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027187    0.000202    0.558485 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015941    0.190730    0.174840    0.733325 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190730    0.000010    0.733335 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.006950    0.079516    0.126001    0.859336 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.079516    0.000010    0.859346 v _235_/A2 (sg13g2_o21ai_1)
     1    0.002996    0.074977    0.095953    0.955298 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.074977    0.000005    0.955303 ^ _239_/B (sg13g2_and3_1)
     1    0.004802    0.038509    0.134166    1.089469 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.038509    0.000025    1.089494 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.004851    0.071451    0.072720    1.162213 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.071451    0.000034    1.162247 v output4/A (sg13g2_buf_1)
     1    0.011605    0.045486    0.101424    1.263671 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.045486    0.000174    1.263845 v sine_out[0] (out)
                                              1.263845   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.263845   data arrival time
---------------------------------------------------------------------------------------------
                                              2.486155   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146760 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003142    0.020173    0.161414    0.308174 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020173    0.000009    0.308183 v fanout68/A (sg13g2_buf_1)
     4    0.022099    0.076283    0.105235    0.413418 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.076283    0.000163    0.413581 v fanout65/A (sg13g2_buf_8)
     8    0.038709    0.030743    0.103907    0.517488 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030743    0.000016    0.517504 v _142_/A (sg13g2_or2_1)
     7    0.026987    0.095394    0.170312    0.687816 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095394    0.000072    0.687888 v _143_/B (sg13g2_nor2_1)
     2    0.006740    0.086245    0.095038    0.782926 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.086245    0.000003    0.782929 ^ _144_/B (sg13g2_nand2_1)
     2    0.006802    0.061229    0.083283    0.866212 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.061229    0.000023    0.866235 v _212_/B (sg13g2_nor2_1)
     2    0.010608    0.107242    0.107620    0.973854 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.107242    0.000080    0.973935 ^ output26/A (sg13g2_buf_1)
     1    0.010072    0.051553    0.112658    1.086592 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.051553    0.000115    1.086708 ^ sine_out[2] (out)
                                              1.086708   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.086708   data arrival time
---------------------------------------------------------------------------------------------
                                              2.663292   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036199    0.174939    0.322106 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036199    0.000005    0.322110 v fanout75/A (sg13g2_buf_8)
     5    0.031211    0.027028    0.082034    0.404144 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027034    0.000254    0.404398 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025510    0.076392    0.480790 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025510    0.000031    0.480822 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027186    0.077461    0.558283 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027187    0.000202    0.558485 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015941    0.190730    0.174840    0.733325 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190730    0.000009    0.733334 ^ _185_/B (sg13g2_nor2_2)
     5    0.020965    0.079086    0.109558    0.842892 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.079086    0.000063    0.842955 v _189_/A2 (sg13g2_o21ai_1)
     1    0.006176    0.100974    0.118876    0.961831 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.100974    0.000060    0.961891 ^ output29/A (sg13g2_buf_1)
     1    0.010822    0.054227    0.113156    1.075047 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.054227    0.000143    1.075191 ^ sine_out[32] (out)
                                              1.075191   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.075191   data arrival time
---------------------------------------------------------------------------------------------
                                              2.674809   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036199    0.174939    0.322106 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036199    0.000005    0.322110 v fanout75/A (sg13g2_buf_8)
     5    0.031211    0.027028    0.082034    0.404144 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027034    0.000254    0.404398 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025510    0.076392    0.480790 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025510    0.000031    0.480822 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027186    0.077461    0.558283 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027187    0.000202    0.558485 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015941    0.190730    0.174840    0.733325 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190730    0.000009    0.733334 ^ _185_/B (sg13g2_nor2_2)
     5    0.020965    0.079086    0.109558    0.842892 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.079086    0.000069    0.842962 v _186_/A2 (sg13g2_a21oi_1)
     1    0.006471    0.081817    0.109843    0.952805 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.081817    0.000067    0.952872 ^ output27/A (sg13g2_buf_1)
     1    0.010550    0.052707    0.104802    1.057674 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.052707    0.000133    1.057807 ^ sine_out[30] (out)
                                              1.057807   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.057807   data arrival time
---------------------------------------------------------------------------------------------
                                              2.692193   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146760 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003142    0.020173    0.161414    0.308174 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020173    0.000009    0.308183 v fanout68/A (sg13g2_buf_1)
     4    0.022099    0.076283    0.105235    0.413418 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.076283    0.000163    0.413581 v fanout65/A (sg13g2_buf_8)
     8    0.038709    0.030743    0.103907    0.517488 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030743    0.000016    0.517504 v _142_/A (sg13g2_or2_1)
     7    0.026987    0.095394    0.170312    0.687816 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095394    0.000072    0.687888 v _143_/B (sg13g2_nor2_1)
     2    0.006740    0.086245    0.095038    0.782926 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.086245    0.000006    0.782932 ^ _147_/A (sg13g2_nand2_1)
     2    0.006789    0.070390    0.078384    0.861316 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.070390    0.000014    0.861330 v _275_/B (sg13g2_nor2_1)
     1    0.005825    0.072471    0.080920    0.942250 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.072471    0.000053    0.942303 ^ output30/A (sg13g2_buf_1)
     1    0.009587    0.048779    0.097958    1.040261 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.048779    0.000099    1.040360 ^ sine_out[3] (out)
                                              1.040360   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.040360   data arrival time
---------------------------------------------------------------------------------------------
                                              2.709640   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181323    0.328490 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047297    0.000005    0.328495 ^ fanout75/A (sg13g2_buf_8)
     5    0.031950    0.029674    0.081885    0.410379 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029675    0.000260    0.410640 ^ fanout74/A (sg13g2_buf_8)
     5    0.028321    0.027301    0.071938    0.482578 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027301    0.000032    0.482610 ^ fanout73/A (sg13g2_buf_8)
     8    0.033444    0.029463    0.072741    0.555351 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029463    0.000146    0.555497 ^ _137_/B (sg13g2_nand3_1)
     5    0.021091    0.193228    0.179365    0.734861 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193228    0.000090    0.734951 v _138_/B (sg13g2_nor2_1)
     2    0.008037    0.111168    0.126455    0.861406 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.111168    0.000034    0.861440 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003931    0.052173    0.089900    0.951341 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.052173    0.000020    0.951361 v output8/A (sg13g2_buf_1)
     1    0.007837    0.034030    0.083824    1.035185 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.034030    0.000045    1.035230 v sine_out[13] (out)
                                              1.035230   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.035230   data arrival time
---------------------------------------------------------------------------------------------
                                              2.714770   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000023    0.146765 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.003658    0.021418    0.162676    0.309442 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.021418    0.000012    0.309454 v fanout70/A (sg13g2_buf_2)
     5    0.026744    0.052581    0.096862    0.406315 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.052581    0.000172    0.406487 v fanout69/A (sg13g2_buf_8)
     8    0.033230    0.028215    0.090606    0.497093 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028221    0.000124    0.497218 v _125_/A (sg13g2_inv_2)
     3    0.019034    0.047018    0.047276    0.544493 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.047018    0.000017    0.544510 ^ fanout54/A (sg13g2_buf_8)
     8    0.032176    0.029768    0.081865    0.626375 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029769    0.000188    0.626563 ^ _161_/A (sg13g2_nand2_1)
     3    0.012259    0.081806    0.081966    0.708529 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.081806    0.000078    0.708607 v _177_/B (sg13g2_nand2_1)
     3    0.010345    0.065597    0.079858    0.788465 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.065597    0.000020    0.788484 ^ _179_/A (sg13g2_nand2_1)
     2    0.006404    0.056130    0.069265    0.857750 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.056130    0.000014    0.857764 v _281_/B (sg13g2_nor2_1)
     1    0.006132    0.072340    0.078145    0.935909 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.072340    0.000062    0.935970 ^ output35/A (sg13g2_buf_1)
     1    0.008582    0.044937    0.094952    1.030923 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.044937    0.000067    1.030989 ^ sine_out[8] (out)
                                              1.030989   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.030989   data arrival time
---------------------------------------------------------------------------------------------
                                              2.719011   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181323    0.328490 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047297    0.000005    0.328495 ^ fanout75/A (sg13g2_buf_8)
     5    0.031950    0.029674    0.081885    0.410379 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029675    0.000260    0.410640 ^ fanout74/A (sg13g2_buf_8)
     5    0.028321    0.027301    0.071938    0.482578 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027301    0.000032    0.482610 ^ fanout73/A (sg13g2_buf_8)
     8    0.033444    0.029463    0.072741    0.555351 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029463    0.000146    0.555497 ^ _137_/B (sg13g2_nand3_1)
     5    0.021091    0.193228    0.179365    0.734861 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193228    0.000090    0.734951 v _138_/B (sg13g2_nor2_1)
     2    0.008037    0.111168    0.126455    0.861406 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.111168    0.000029    0.861435 ^ _279_/B (sg13g2_nor2_1)
     1    0.003655    0.035590    0.054919    0.916354 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.035590    0.000016    0.916369 v output34/A (sg13g2_buf_1)
     1    0.008973    0.036925    0.079558    0.995928 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.036925    0.000079    0.996006 v sine_out[7] (out)
                                              0.996006   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.996006   data arrival time
---------------------------------------------------------------------------------------------
                                              2.753994   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181323    0.328490 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047297    0.000005    0.328495 ^ fanout75/A (sg13g2_buf_8)
     5    0.031950    0.029674    0.081885    0.410379 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029675    0.000260    0.410640 ^ fanout74/A (sg13g2_buf_8)
     5    0.028321    0.027301    0.071938    0.482578 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027301    0.000032    0.482610 ^ fanout73/A (sg13g2_buf_8)
     8    0.033444    0.029463    0.072741    0.555351 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029463    0.000146    0.555497 ^ _137_/B (sg13g2_nand3_1)
     5    0.021091    0.193228    0.179365    0.734861 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193228    0.000095    0.734956 v _156_/B (sg13g2_nand2b_1)
     2    0.007178    0.075401    0.097898    0.832854 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.075401    0.000011    0.832866 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.004301    0.049894    0.079538    0.912404 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.049894    0.000026    0.912429 v output13/A (sg13g2_buf_1)
     1    0.007837    0.033972    0.082853    0.995283 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.033972    0.000045    0.995328 v sine_out[18] (out)
                                              0.995328   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.995328   data arrival time
---------------------------------------------------------------------------------------------
                                              2.754672   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036199    0.174939    0.322106 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036199    0.000005    0.322110 v fanout75/A (sg13g2_buf_8)
     5    0.031211    0.027028    0.082034    0.404144 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027034    0.000254    0.404398 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025510    0.076392    0.480790 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025510    0.000031    0.480822 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027186    0.077461    0.558283 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027187    0.000202    0.558485 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015941    0.190730    0.174840    0.733325 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190730    0.000009    0.733334 ^ _185_/B (sg13g2_nor2_2)
     5    0.020965    0.079086    0.109558    0.842892 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.079086    0.000069    0.842961 v _278_/B (sg13g2_nor2_1)
     1    0.002723    0.053272    0.064108    0.907069 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.053272    0.000004    0.907073 ^ output33/A (sg13g2_buf_1)
     1    0.008660    0.044704    0.086994    0.994067 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.044704    0.000071    0.994138 ^ sine_out[6] (out)
                                              0.994138   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.994138   data arrival time
---------------------------------------------------------------------------------------------
                                              2.755862   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146760 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003142    0.020173    0.161414    0.308174 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020173    0.000009    0.308183 v fanout68/A (sg13g2_buf_1)
     4    0.022099    0.076283    0.105235    0.413418 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.076283    0.000163    0.413581 v fanout65/A (sg13g2_buf_8)
     8    0.038709    0.030743    0.103907    0.517488 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030743    0.000016    0.517504 v _142_/A (sg13g2_or2_1)
     7    0.026987    0.095394    0.170312    0.687816 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095394    0.000072    0.687888 v _143_/B (sg13g2_nor2_1)
     2    0.006740    0.086245    0.095038    0.782926 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.086245    0.000003    0.782929 ^ _144_/B (sg13g2_nand2_1)
     2    0.006802    0.061229    0.083283    0.866212 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.061229    0.000024    0.866236 v _145_/B (sg13g2_nand2_1)
     1    0.003800    0.036618    0.049716    0.915951 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.036618    0.000017    0.915969 ^ output9/A (sg13g2_buf_1)
     1    0.007837    0.041056    0.077437    0.993406 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.041056    0.000045    0.993451 ^ sine_out[14] (out)
                                              0.993451   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.993451   data arrival time
---------------------------------------------------------------------------------------------
                                              2.756549   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146760 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003142    0.020173    0.161414    0.308174 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020173    0.000009    0.308183 v fanout68/A (sg13g2_buf_1)
     4    0.022099    0.076283    0.105235    0.413418 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.076283    0.000163    0.413581 v fanout65/A (sg13g2_buf_8)
     8    0.038709    0.030743    0.103907    0.517488 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030743    0.000016    0.517504 v _142_/A (sg13g2_or2_1)
     7    0.026987    0.095394    0.170312    0.687816 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095394    0.000072    0.687888 v _143_/B (sg13g2_nor2_1)
     2    0.006740    0.086245    0.095038    0.782926 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.086245    0.000006    0.782932 ^ _147_/A (sg13g2_nand2_1)
     2    0.006789    0.070390    0.078384    0.861316 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.070390    0.000013    0.861328 v _149_/B (sg13g2_nand2_1)
     1    0.003626    0.037866    0.052415    0.913743 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.037866    0.000015    0.913758 ^ output10/A (sg13g2_buf_1)
     1    0.007837    0.041093    0.077973    0.991731 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.041093    0.000045    0.991775 ^ sine_out[15] (out)
                                              0.991775   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.991775   data arrival time
---------------------------------------------------------------------------------------------
                                              2.758224   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146760 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003142    0.020173    0.161414    0.308174 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020173    0.000009    0.308183 v fanout68/A (sg13g2_buf_1)
     4    0.022099    0.076283    0.105235    0.413418 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.076283    0.000163    0.413581 v fanout65/A (sg13g2_buf_8)
     8    0.038709    0.030743    0.103907    0.517488 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030743    0.000016    0.517504 v _142_/A (sg13g2_or2_1)
     7    0.026987    0.095394    0.170312    0.687816 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095394    0.000076    0.687891 v _168_/B (sg13g2_nor2_1)
     2    0.007131    0.089137    0.097563    0.785454 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.089137    0.000008    0.785463 ^ _171_/B (sg13g2_nand2_1)
     1    0.003187    0.060334    0.067509    0.852972 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.060334    0.000003    0.852976 v _172_/B (sg13g2_nand2_1)
     1    0.005180    0.041237    0.053892    0.906867 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.041237    0.000040    0.906907 ^ output21/A (sg13g2_buf_1)
     1    0.009332    0.046974    0.083791    0.990698 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.046974    0.000090    0.990789 ^ sine_out[25] (out)
                                              0.990789   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.990789   data arrival time
---------------------------------------------------------------------------------------------
                                              2.759211   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181323    0.328490 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047297    0.000005    0.328495 ^ fanout75/A (sg13g2_buf_8)
     5    0.031950    0.029674    0.081885    0.410379 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029675    0.000260    0.410640 ^ fanout74/A (sg13g2_buf_8)
     5    0.028321    0.027301    0.071938    0.482578 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027301    0.000032    0.482610 ^ fanout73/A (sg13g2_buf_8)
     8    0.033444    0.029463    0.072741    0.555351 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029463    0.000146    0.555497 ^ _137_/B (sg13g2_nand3_1)
     5    0.021091    0.193228    0.179365    0.734861 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193228    0.000095    0.734956 v _156_/B (sg13g2_nand2b_1)
     2    0.007178    0.075401    0.097898    0.832854 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.075401    0.000009    0.832863 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003584    0.041349    0.068123    0.900986 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.041349    0.000014    0.901001 v output23/A (sg13g2_buf_1)
     1    0.009537    0.038719    0.083406    0.984407 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.038719    0.000098    0.984505 v sine_out[27] (out)
                                              0.984505   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.984505   data arrival time
---------------------------------------------------------------------------------------------
                                              2.765495   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000023    0.146765 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.003658    0.021418    0.162676    0.309442 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.021418    0.000012    0.309454 v fanout70/A (sg13g2_buf_2)
     5    0.026744    0.052581    0.096862    0.406315 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.052581    0.000172    0.406487 v fanout69/A (sg13g2_buf_8)
     8    0.033230    0.028215    0.090606    0.497093 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028221    0.000124    0.497218 v _125_/A (sg13g2_inv_2)
     3    0.019034    0.047018    0.047276    0.544493 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.047018    0.000017    0.544510 ^ fanout54/A (sg13g2_buf_8)
     8    0.032176    0.029768    0.081865    0.626375 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029769    0.000188    0.626563 ^ _161_/A (sg13g2_nand2_1)
     3    0.012259    0.081806    0.081966    0.708529 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.081806    0.000078    0.708607 v _177_/B (sg13g2_nand2_1)
     3    0.010345    0.065597    0.079858    0.788465 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.065597    0.000020    0.788484 ^ _179_/A (sg13g2_nand2_1)
     2    0.006404    0.056130    0.069265    0.857750 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.056130    0.000015    0.857765 v _180_/B (sg13g2_nand2_1)
     1    0.002728    0.032200    0.044440    0.902205 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.032200    0.000004    0.902209 ^ output24/A (sg13g2_buf_1)
     1    0.009537    0.047532    0.080504    0.982713 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.047532    0.000098    0.982811 ^ sine_out[28] (out)
                                              0.982811   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.982811   data arrival time
---------------------------------------------------------------------------------------------
                                              2.767189   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146760 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003142    0.020173    0.161414    0.308174 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020173    0.000009    0.308183 v fanout68/A (sg13g2_buf_1)
     4    0.022099    0.076283    0.105235    0.413418 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.076283    0.000163    0.413581 v fanout65/A (sg13g2_buf_8)
     8    0.038709    0.030743    0.103907    0.517488 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030743    0.000016    0.517504 v _142_/A (sg13g2_or2_1)
     7    0.026987    0.095394    0.170312    0.687816 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095394    0.000076    0.687891 v _168_/B (sg13g2_nor2_1)
     2    0.007131    0.089137    0.097563    0.785454 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.089137    0.000010    0.785465 ^ _169_/B (sg13g2_nand2_1)
     1    0.003171    0.045228    0.067437    0.852901 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.045228    0.000004    0.852905 v _170_/B (sg13g2_nand2_1)
     1    0.005141    0.038188    0.048151    0.901055 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.038188    0.000040    0.901095 ^ output20/A (sg13g2_buf_1)
     1    0.008314    0.042943    0.079504    0.980599 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.042943    0.000060    0.980659 ^ sine_out[24] (out)
                                              0.980659   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.980659   data arrival time
---------------------------------------------------------------------------------------------
                                              2.769341   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146760 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003201    0.025033    0.164608    0.311368 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025033    0.000009    0.311377 ^ fanout68/A (sg13g2_buf_1)
     4    0.022695    0.099221    0.115921    0.427299 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.099221    0.000083    0.427382 ^ fanout67/A (sg13g2_buf_1)
     5    0.020811    0.092660    0.142252    0.569634 ^ fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.092660    0.000101    0.569735 ^ fanout66/A (sg13g2_buf_2)
     8    0.025474    0.062836    0.129630    0.699365 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.062836    0.000007    0.699372 ^ _150_/B (sg13g2_and2_1)
     3    0.010001    0.052484    0.116226    0.815598 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.052484    0.000030    0.815628 ^ _164_/A1 (sg13g2_a21oi_1)
     1    0.003483    0.060529    0.063274    0.878902 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.060529    0.000013    0.878915 v output17/A (sg13g2_buf_1)
     1    0.008314    0.035613    0.088568    0.967483 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.035613    0.000060    0.967543 v sine_out[21] (out)
                                              0.967543   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.967543   data arrival time
---------------------------------------------------------------------------------------------
                                              2.782457   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146760 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003201    0.025033    0.164608    0.311368 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025033    0.000009    0.311377 ^ fanout68/A (sg13g2_buf_1)
     4    0.022695    0.099221    0.115921    0.427299 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.099221    0.000083    0.427382 ^ fanout67/A (sg13g2_buf_1)
     5    0.020811    0.092660    0.142252    0.569634 ^ fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.092660    0.000101    0.569735 ^ fanout66/A (sg13g2_buf_2)
     8    0.025474    0.062836    0.129630    0.699365 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.062836    0.000016    0.699381 ^ _183_/A (sg13g2_and2_1)
     2    0.006652    0.041766    0.102048    0.801429 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.041766    0.000005    0.801435 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.003478    0.069522    0.063012    0.864447 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.069522    0.000013    0.864459 v output25/A (sg13g2_buf_1)
     1    0.010107    0.041038    0.096869    0.961328 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.041038    0.000119    0.961447 v sine_out[29] (out)
                                              0.961447   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.961447   data arrival time
---------------------------------------------------------------------------------------------
                                              2.788553   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146760 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003201    0.025033    0.164608    0.311368 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025033    0.000009    0.311377 ^ fanout68/A (sg13g2_buf_1)
     4    0.022695    0.099221    0.115921    0.427299 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.099221    0.000083    0.427382 ^ fanout67/A (sg13g2_buf_1)
     5    0.020811    0.092660    0.142252    0.569634 ^ fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.092660    0.000101    0.569735 ^ fanout66/A (sg13g2_buf_2)
     8    0.025474    0.062836    0.129630    0.699365 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.062836    0.000007    0.699372 ^ _150_/B (sg13g2_and2_1)
     3    0.010001    0.052484    0.116226    0.815598 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.052484    0.000027    0.815625 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.003440    0.046676    0.063080    0.878705 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.046676    0.000013    0.878718 v output18/A (sg13g2_buf_1)
     1    0.008314    0.035269    0.082661    0.961379 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.035269    0.000060    0.961438 v sine_out[22] (out)
                                              0.961438   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.961438   data arrival time
---------------------------------------------------------------------------------------------
                                              2.788562   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036199    0.174939    0.322106 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036199    0.000005    0.322110 v fanout75/A (sg13g2_buf_8)
     5    0.031211    0.027028    0.082034    0.404144 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027034    0.000254    0.404398 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025510    0.076392    0.480790 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025510    0.000031    0.480822 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027186    0.077461    0.558283 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027187    0.000221    0.558503 v _140_/A (sg13g2_nor2_2)
     5    0.019193    0.096705    0.096882    0.655385 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.096705    0.000021    0.655406 ^ _152_/B (sg13g2_nor2_2)
     4    0.016011    0.047573    0.071071    0.726477 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.047573    0.000049    0.726526 v _155_/B1 (sg13g2_a221oi_1)
     1    0.003406    0.112877    0.127032    0.853558 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.112877    0.000012    0.853570 ^ output12/A (sg13g2_buf_1)
     1    0.007837    0.043361    0.107600    0.961170 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.043361    0.000045    0.961215 ^ sine_out[17] (out)
                                              0.961215   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.961215   data arrival time
---------------------------------------------------------------------------------------------
                                              2.788785   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146760 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003201    0.025033    0.164608    0.311368 ^ _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.025033    0.000009    0.311377 ^ fanout68/A (sg13g2_buf_1)
     4    0.022695    0.099221    0.115921    0.427299 ^ fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.099221    0.000083    0.427382 ^ fanout67/A (sg13g2_buf_1)
     5    0.020811    0.092660    0.142252    0.569634 ^ fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.092660    0.000101    0.569735 ^ fanout66/A (sg13g2_buf_2)
     8    0.025474    0.062836    0.129630    0.699365 ^ fanout66/X (sg13g2_buf_2)
                                                         net66 (net)
                      0.062836    0.000007    0.699372 ^ _150_/B (sg13g2_and2_1)
     3    0.010001    0.052484    0.116226    0.815598 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.052484    0.000021    0.815619 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.002704    0.042631    0.059783    0.875402 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.042631    0.000004    0.875406 v output16/A (sg13g2_buf_1)
     1    0.007837    0.033786    0.079759    0.955165 v output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.033786    0.000045    0.955210 v sine_out[20] (out)
                                              0.955210   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.955210   data arrival time
---------------------------------------------------------------------------------------------
                                              2.794790   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181323    0.328490 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047297    0.000005    0.328495 ^ fanout75/A (sg13g2_buf_8)
     5    0.031950    0.029674    0.081885    0.410379 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029675    0.000260    0.410640 ^ fanout74/A (sg13g2_buf_8)
     5    0.028321    0.027301    0.071938    0.482578 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027301    0.000032    0.482610 ^ fanout73/A (sg13g2_buf_8)
     8    0.033444    0.029463    0.072741    0.555351 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.029463    0.000146    0.555497 ^ _137_/B (sg13g2_nand3_1)
     5    0.021091    0.193228    0.179365    0.734861 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.193228    0.000066    0.734927 v _166_/A (sg13g2_nor2_1)
     1    0.003631    0.068661    0.098821    0.833748 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.068661    0.000008    0.833756 ^ _167_/B (sg13g2_nor2_1)
     1    0.004166    0.029284    0.045146    0.878902 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.029284    0.000023    0.878925 v output19/A (sg13g2_buf_1)
     1    0.008314    0.034838    0.075244    0.954169 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.034838    0.000060    0.954229 v sine_out[23] (out)
                                              0.954229   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.954229   data arrival time
---------------------------------------------------------------------------------------------
                                              2.795771   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146760 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003142    0.020173    0.161414    0.308174 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020173    0.000009    0.308183 v fanout68/A (sg13g2_buf_1)
     4    0.022099    0.076283    0.105235    0.413418 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.076283    0.000163    0.413581 v fanout65/A (sg13g2_buf_8)
     8    0.038709    0.030743    0.103907    0.517488 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030743    0.000016    0.517504 v _142_/A (sg13g2_or2_1)
     7    0.026987    0.095394    0.170312    0.687816 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095394    0.000059    0.687875 v _187_/A2 (sg13g2_o21ai_1)
     1    0.006451    0.105226    0.127332    0.815207 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.105226    0.000067    0.815274 ^ output28/A (sg13g2_buf_1)
     1    0.010550    0.053307    0.113515    0.928789 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.053307    0.000133    0.928923 ^ sine_out[31] (out)
                                              0.928923   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.928923   data arrival time
---------------------------------------------------------------------------------------------
                                              2.821077   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036199    0.174939    0.322106 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036199    0.000005    0.322110 v fanout75/A (sg13g2_buf_8)
     5    0.031211    0.027028    0.082034    0.404144 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027034    0.000254    0.404398 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025510    0.076392    0.480790 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025510    0.000021    0.480812 v _141_/A (sg13g2_or2_1)
     3    0.010939    0.049711    0.124031    0.604842 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.049711    0.000029    0.604871 v _173_/A2 (sg13g2_o21ai_1)
     2    0.008997    0.122519    0.127442    0.732313 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.122519    0.000057    0.732371 ^ _174_/B (sg13g2_nand2_1)
     1    0.003322    0.043412    0.075989    0.808359 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.043412    0.000005    0.808365 v _175_/B (sg13g2_nand2_1)
     1    0.002746    0.029646    0.040077    0.848442 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.029646    0.000004    0.848446 ^ output22/A (sg13g2_buf_1)
     1    0.009587    0.047662    0.079554    0.927999 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.047662    0.000099    0.928099 ^ sine_out[26] (out)
                                              0.928099   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.928099   data arrival time
---------------------------------------------------------------------------------------------
                                              2.821901   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181323    0.328490 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047297    0.000005    0.328495 ^ fanout75/A (sg13g2_buf_8)
     5    0.031950    0.029674    0.081885    0.410379 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029675    0.000260    0.410640 ^ fanout74/A (sg13g2_buf_8)
     5    0.028321    0.027301    0.071938    0.482578 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027301    0.000043    0.482621 ^ _132_/A (sg13g2_nand2_2)
     4    0.016685    0.060387    0.065338    0.547959 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.060387    0.000027    0.547987 v _163_/A2 (sg13g2_o21ai_1)
     4    0.016417    0.191814    0.185141    0.733128 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.191814    0.000098    0.733226 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.002877    0.058259    0.104493    0.837719 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.058259    0.000006    0.837725 v output5/A (sg13g2_buf_1)
     1    0.007837    0.034185    0.086417    0.924142 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.034185    0.000045    0.924187 v sine_out[10] (out)
                                              0.924187   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.924187   data arrival time
---------------------------------------------------------------------------------------------
                                              2.825813   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036199    0.174939    0.322106 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036199    0.000005    0.322110 v fanout75/A (sg13g2_buf_8)
     5    0.031211    0.027028    0.082034    0.404144 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027034    0.000254    0.404398 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025510    0.076392    0.480790 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025510    0.000031    0.480822 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027186    0.077461    0.558283 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027186    0.000117    0.558399 v _158_/B (sg13g2_nor2_1)
     3    0.012796    0.123002    0.108428    0.666828 ^ _158_/Y (sg13g2_nor2_1)
                                                         _122_ (net)
                      0.123002    0.000028    0.666856 ^ _159_/A2 (sg13g2_a21oi_1)
     1    0.003208    0.054924    0.089593    0.756449 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.054924    0.000004    0.756453 v _160_/B (sg13g2_nor2_1)
     1    0.003756    0.054867    0.063101    0.819554 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.054867    0.000016    0.819570 ^ output14/A (sg13g2_buf_1)
     1    0.007837    0.041593    0.085268    0.904838 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.041593    0.000045    0.904883 ^ sine_out[19] (out)
                                              0.904883   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.904883   data arrival time
---------------------------------------------------------------------------------------------
                                              2.845117   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008852    0.047297    0.181323    0.328490 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.047297    0.000005    0.328495 ^ fanout75/A (sg13g2_buf_8)
     5    0.031950    0.029674    0.081885    0.410379 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.029675    0.000260    0.410640 ^ fanout74/A (sg13g2_buf_8)
     5    0.028321    0.027301    0.071938    0.482578 ^ fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.027301    0.000043    0.482621 ^ _132_/A (sg13g2_nand2_2)
     4    0.016685    0.060387    0.065338    0.547959 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.060387    0.000027    0.547987 v _163_/A2 (sg13g2_o21ai_1)
     4    0.016417    0.191814    0.185141    0.733128 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.191814    0.000103    0.733231 ^ _276_/B (sg13g2_nor2_1)
     1    0.004631    0.050784    0.073013    0.806243 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.050784    0.000030    0.806273 v output31/A (sg13g2_buf_1)
     1    0.009587    0.039085    0.087564    0.893837 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.039085    0.000099    0.893937 v sine_out[4] (out)
                                              0.893937   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.893937   data arrival time
---------------------------------------------------------------------------------------------
                                              2.856063   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036199    0.174939    0.322106 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036199    0.000005    0.322110 v fanout75/A (sg13g2_buf_8)
     5    0.031211    0.027028    0.082034    0.404144 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027034    0.000254    0.404398 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025510    0.076392    0.480790 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025510    0.000031    0.480822 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027186    0.077461    0.558283 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027187    0.000221    0.558503 v _140_/A (sg13g2_nor2_2)
     5    0.019193    0.096705    0.096882    0.655385 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.096705    0.000021    0.655406 ^ _152_/B (sg13g2_nor2_2)
     4    0.016011    0.047573    0.071071    0.726477 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.047573    0.000042    0.726519 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003167    0.062540    0.078314    0.804833 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.062540    0.000009    0.804842 ^ output6/A (sg13g2_buf_1)
     1    0.007837    0.041819    0.088560    0.893403 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.041819    0.000045    0.893448 ^ sine_out[11] (out)
                                              0.893448   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.893448   data arrival time
---------------------------------------------------------------------------------------------
                                              2.856552   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000023    0.146765 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.003658    0.021418    0.162676    0.309442 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.021418    0.000012    0.309454 v fanout70/A (sg13g2_buf_2)
     5    0.026744    0.052581    0.096862    0.406315 v fanout70/X (sg13g2_buf_2)
                                                         net70 (net)
                      0.052581    0.000172    0.406487 v fanout69/A (sg13g2_buf_8)
     8    0.033230    0.028215    0.090606    0.497093 v fanout69/X (sg13g2_buf_8)
                                                         net69 (net)
                      0.028221    0.000124    0.497218 v _125_/A (sg13g2_inv_2)
     3    0.019034    0.047018    0.047276    0.544493 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.047018    0.000017    0.544510 ^ fanout54/A (sg13g2_buf_8)
     8    0.032176    0.029768    0.081865    0.626375 ^ fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029769    0.000188    0.626563 ^ _161_/A (sg13g2_nand2_1)
     3    0.012259    0.081806    0.081966    0.708529 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.081806    0.000003    0.708532 v _280_/A2 (sg13g2_a21oi_1)
     1    0.003508    0.063949    0.092953    0.801484 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.063949    0.000013    0.801497 ^ output36/A (sg13g2_buf_1)
     1    0.007837    0.041861    0.089165    0.890662 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.041861    0.000045    0.890707 ^ sine_out[9] (out)
                                              0.890707   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.890707   data arrival time
---------------------------------------------------------------------------------------------
                                              2.859293   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036199    0.174939    0.322106 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036199    0.000005    0.322110 v fanout75/A (sg13g2_buf_8)
     5    0.031211    0.027028    0.082034    0.404144 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027034    0.000254    0.404398 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025510    0.076392    0.480790 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025510    0.000031    0.480822 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027186    0.077461    0.558283 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027187    0.000221    0.558503 v _140_/A (sg13g2_nor2_2)
     5    0.019193    0.096705    0.096882    0.655385 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.096705    0.000021    0.655406 ^ _152_/B (sg13g2_nor2_2)
     4    0.016011    0.047573    0.071071    0.726477 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.047573    0.000048    0.726525 v _277_/B (sg13g2_nor2_1)
     1    0.003583    0.052205    0.059741    0.786266 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.052205    0.000014    0.786279 ^ output32/A (sg13g2_buf_1)
     1    0.009580    0.048222    0.089227    0.875506 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.048222    0.000100    0.875606 ^ sine_out[5] (out)
                                              0.875606   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.875606   data arrival time
---------------------------------------------------------------------------------------------
                                              2.874394   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146760 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003142    0.020173    0.161414    0.308174 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020173    0.000009    0.308183 v fanout68/A (sg13g2_buf_1)
     4    0.022099    0.076283    0.105235    0.413418 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.076283    0.000163    0.413581 v fanout65/A (sg13g2_buf_8)
     8    0.038709    0.030743    0.103907    0.517488 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030743    0.000016    0.517504 v _142_/A (sg13g2_or2_1)
     7    0.026987    0.095394    0.170312    0.687816 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095394    0.000074    0.687890 v _148_/A2 (sg13g2_a21oi_1)
     1    0.002675    0.055789    0.092892    0.780782 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.055789    0.000003    0.780785 ^ output11/A (sg13g2_buf_1)
     1    0.007837    0.041620    0.085663    0.866449 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.041620    0.000045    0.866494 ^ sine_out[16] (out)
                                              0.866494   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.866494   data arrival time
---------------------------------------------------------------------------------------------
                                              2.883506   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146761 ^ _298_/CLK (sg13g2_dfrbpq_1)
     2    0.012506    0.046633    0.184326    0.331087 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.046633    0.000010    0.331097 v fanout61/A (sg13g2_buf_2)
     5    0.027397    0.054177    0.109498    0.440596 v fanout61/X (sg13g2_buf_2)
                                                         net61 (net)
                      0.054180    0.000481    0.441077 v fanout60/A (sg13g2_buf_8)
     8    0.028871    0.026851    0.089867    0.530944 v fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.026851    0.000010    0.530954 v _130_/A (sg13g2_nor2_1)
     2    0.009322    0.095496    0.093399    0.624354 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.095496    0.000019    0.624372 ^ _284_/A (sg13g2_and2_1)
     1    0.004216    0.032610    0.108039    0.732411 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.032610    0.000023    0.732434 ^ output7/A (sg13g2_buf_1)
     1    0.007837    0.040939    0.075717    0.808151 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.040939    0.000045    0.808196 ^ sine_out[12] (out)
                                              0.808196   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.808196   data arrival time
---------------------------------------------------------------------------------------------
                                              2.941804   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000027    0.147165 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.014258    0.066330    0.197041    0.344207 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.066330    0.000030    0.344237 ^ _127_/A (sg13g2_inv_1)
     1    0.007314    0.036431    0.051165    0.395401 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.036431    0.000089    0.395490 v output3/A (sg13g2_buf_1)
     1    0.008725    0.036218    0.079306    0.474796 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.036218    0.000072    0.474868 v signB (out)
                                              0.474868   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.474868   data arrival time
---------------------------------------------------------------------------------------------
                                              3.275132   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000027    0.147165 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.014258    0.066330    0.197041    0.344207 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.066330    0.000078    0.344284 ^ output2/A (sg13g2_buf_1)
     1    0.006678    0.037559    0.086786    0.431070 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.037559    0.000016    0.431086 ^ sign (out)
                                              0.431086   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -0.431086   data arrival time
---------------------------------------------------------------------------------------------
                                              3.318914   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012278    0.045967    0.183997    0.331169 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045967    0.000049    0.331218 v fanout55/A (sg13g2_buf_8)
     8    0.034532    0.028433    0.087894    0.419112 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028434    0.000216    0.419328 v _191_/B (sg13g2_xnor2_1)
     2    0.009325    0.072101    0.109990    0.529318 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072101    0.000031    0.529349 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010814    0.146071    0.149697    0.679045 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.146071    0.000041    0.679086 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012068    0.104179    0.139351    0.818437 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.104179    0.000080    0.818518 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010088    0.135266    0.162698    0.981216 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.135266    0.000040    0.981257 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010124    0.087012    0.126665    1.107922 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.087012    0.000046    1.107969 v _209_/A2 (sg13g2_o21ai_1)
     1    0.006338    0.106541    0.123201    1.231170 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.106541    0.000015    1.231185 ^ _211_/A (sg13g2_xnor2_1)
     1    0.001524    0.054416    0.108250    1.339435 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.054416    0.000000    1.339435 ^ _299_/D (sg13g2_dfrbpq_2)
                                              1.339435   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    5.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    5.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    5.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.896764   clock uncertainty
                                  0.000000    4.896764   clock reconvergence pessimism
                                 -0.123366    4.773398   library setup time
                                              4.773398   data required time
---------------------------------------------------------------------------------------------
                                              4.773398   data required time
                                             -1.339435   data arrival time
---------------------------------------------------------------------------------------------
                                              3.433963   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.015848    0.057195    0.088519    1.090564 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.057195    0.000225    1.090789 v fanout78/A (sg13g2_buf_8)
     8    0.030616    0.027518    0.091860    1.182649 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027518    0.000215    1.182863 v _292_/A (sg13g2_inv_1)
     1    0.006285    0.033947    0.038561    1.221425 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.033947    0.000025    1.221449 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.221449   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    5.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.897173   clock uncertainty
                                  0.000000    4.897173   clock reconvergence pessimism
                                 -0.123879    4.773294   library recovery time
                                              4.773294   data required time
---------------------------------------------------------------------------------------------
                                              4.773294   data required time
                                             -1.221449   data arrival time
---------------------------------------------------------------------------------------------
                                              3.551845   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.015848    0.057195    0.088519    1.090564 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.057195    0.000225    1.090789 v fanout78/A (sg13g2_buf_8)
     8    0.030616    0.027518    0.091860    1.182649 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027523    0.000380    1.183029 v _290_/A (sg13g2_inv_1)
     1    0.005993    0.032835    0.037693    1.220722 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.032835    0.000017    1.220739 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.220739   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    5.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    5.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000022    5.146764 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.896764   clock uncertainty
                                  0.000000    4.896764   clock reconvergence pessimism
                                 -0.123591    4.773173   library recovery time
                                              4.773173   data required time
---------------------------------------------------------------------------------------------
                                              4.773173   data required time
                                             -1.220739   data arrival time
---------------------------------------------------------------------------------------------
                                              3.552434   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.015848    0.057195    0.088519    1.090564 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.057195    0.000225    1.090789 v fanout78/A (sg13g2_buf_8)
     8    0.030616    0.027518    0.091860    1.182649 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027523    0.000391    1.183040 v _288_/A (sg13g2_inv_1)
     1    0.005908    0.032510    0.037438    1.220479 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.032510    0.000016    1.220494 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.220494   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    5.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    5.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    5.146760 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.896760   clock uncertainty
                                  0.000000    4.896760   clock reconvergence pessimism
                                 -0.123511    4.773249   library recovery time
                                              4.773249   data required time
---------------------------------------------------------------------------------------------
                                              4.773249   data required time
                                             -1.220494   data arrival time
---------------------------------------------------------------------------------------------
                                              3.552755   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.015848    0.057195    0.088519    1.090564 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.057195    0.000225    1.090789 v fanout78/A (sg13g2_buf_8)
     8    0.030616    0.027518    0.091860    1.182649 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027518    0.000265    1.182914 v _286_/A (sg13g2_inv_1)
     1    0.005925    0.032573    0.037487    1.220400 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.032573    0.000016    1.220416 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.220416   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    5.147173 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.897173   clock uncertainty
                                  0.000000    4.897173   clock reconvergence pessimism
                                 -0.123438    4.773735   library recovery time
                                              4.773735   data required time
---------------------------------------------------------------------------------------------
                                              4.773735   data required time
                                             -1.220416   data arrival time
---------------------------------------------------------------------------------------------
                                              3.553319   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.015848    0.057195    0.088519    1.090564 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.057195    0.000225    1.090789 v fanout78/A (sg13g2_buf_8)
     8    0.030616    0.027518    0.091860    1.182649 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027523    0.000383    1.183032 v _289_/A (sg13g2_inv_1)
     1    0.005695    0.031704    0.036805    1.219838 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.031704    0.000012    1.219849 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.219849   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    5.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    5.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    5.146761 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.896761   clock uncertainty
                                  0.000000    4.896761   clock reconvergence pessimism
                                 -0.123265    4.773496   library recovery time
                                              4.773496   data required time
---------------------------------------------------------------------------------------------
                                              4.773496   data required time
                                             -1.219849   data arrival time
---------------------------------------------------------------------------------------------
                                              3.553646   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.015848    0.057195    0.088519    1.090564 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.057195    0.000225    1.090789 v fanout78/A (sg13g2_buf_8)
     8    0.030616    0.027518    0.091860    1.182649 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027518    0.000308    1.182956 v _287_/A (sg13g2_inv_1)
     1    0.005458    0.031936    0.036098    1.219055 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.031936    0.000007    1.219061 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.219061   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    5.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    5.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000023    5.146765 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.896765   clock uncertainty
                                  0.000000    4.896765   clock reconvergence pessimism
                                 -0.123336    4.773429   library recovery time
                                              4.773429   data required time
---------------------------------------------------------------------------------------------
                                              4.773429   data required time
                                             -1.219061   data arrival time
---------------------------------------------------------------------------------------------
                                              3.554368   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.015848    0.057195    0.088519    1.090564 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.057195    0.000225    1.090789 v fanout78/A (sg13g2_buf_8)
     8    0.030616    0.027518    0.091860    1.182649 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027518    0.000048    1.182697 v _291_/A (sg13g2_inv_1)
     1    0.005459    0.031943    0.036104    1.218800 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.031943    0.000007    1.218807 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.218807   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    5.147165 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.897165   clock uncertainty
                                  0.000000    4.897165   clock reconvergence pessimism
                                 -0.123267    4.773898   library recovery time
                                              4.773898   data required time
---------------------------------------------------------------------------------------------
                                              4.773898   data required time
                                             -1.218807   data arrival time
---------------------------------------------------------------------------------------------
                                              3.555091   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.015848    0.057195    0.088519    1.090564 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.057195    0.000225    1.090789 v fanout78/A (sg13g2_buf_8)
     8    0.030616    0.027518    0.091860    1.182649 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027518    0.000131    1.182780 v _285_/A (sg13g2_inv_1)
     1    0.005375    0.031615    0.035852    1.218632 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.031615    0.000006    1.218637 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.218637   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000029    5.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.897167   clock uncertainty
                                  0.000000    4.897167   clock reconvergence pessimism
                                 -0.123167    4.774000   library recovery time
                                              4.774000   data required time
---------------------------------------------------------------------------------------------
                                              4.774000   data required time
                                             -1.218637   data arrival time
---------------------------------------------------------------------------------------------
                                              3.555362   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012278    0.045967    0.183997    0.331169 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045967    0.000049    0.331218 v fanout55/A (sg13g2_buf_8)
     8    0.034532    0.028433    0.087894    0.419112 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028434    0.000216    0.419328 v _191_/B (sg13g2_xnor2_1)
     2    0.009325    0.072101    0.109990    0.529318 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072101    0.000031    0.529349 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010814    0.146071    0.149697    0.679045 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.146071    0.000041    0.679086 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012068    0.104179    0.139351    0.818437 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.104179    0.000080    0.818518 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010088    0.135266    0.162698    0.981216 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.135266    0.000040    0.981257 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.010124    0.087012    0.126665    1.107922 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.087012    0.000039    1.107961 v _208_/B (sg13g2_xor2_1)
     1    0.001861    0.049736    0.110732    1.218692 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.049736    0.000003    1.218695 v _298_/D (sg13g2_dfrbpq_1)
                                              1.218695   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    5.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    5.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    5.146761 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.896761   clock uncertainty
                                  0.000000    4.896761   clock reconvergence pessimism
                                 -0.122695    4.774065   library setup time
                                              4.774065   data required time
---------------------------------------------------------------------------------------------
                                              4.774065   data required time
                                             -1.218695   data arrival time
---------------------------------------------------------------------------------------------
                                              3.555370   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146760 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003142    0.020173    0.161414    0.308174 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020173    0.000009    0.308183 v fanout68/A (sg13g2_buf_1)
     4    0.022099    0.076283    0.105235    0.413418 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.076283    0.000163    0.413581 v fanout65/A (sg13g2_buf_8)
     8    0.038709    0.030743    0.103907    0.517488 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030743    0.000016    0.517504 v _142_/A (sg13g2_or2_1)
     7    0.026987    0.095394    0.170312    0.687816 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095394    0.000072    0.687888 v _143_/B (sg13g2_nor2_1)
     2    0.006740    0.086245    0.095038    0.782926 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.086245    0.000003    0.782929 ^ _144_/B (sg13g2_nand2_1)
     2    0.006802    0.061229    0.083283    0.866212 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.061229    0.000023    0.866235 v _212_/B (sg13g2_nor2_1)
     2    0.010608    0.107242    0.107620    0.973854 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.107242    0.000092    0.973946 ^ _213_/C (sg13g2_nand3_1)
     2    0.009621    0.106748    0.139946    1.113892 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.106748    0.000033    1.113925 v _214_/B (sg13g2_xnor2_1)
     1    0.001554    0.034735    0.109002    1.222928 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.034735    0.000000    1.222929 v _300_/D (sg13g2_dfrbpq_1)
                                              1.222929   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    5.147165 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.897165   clock uncertainty
                                  0.000000    4.897165   clock reconvergence pessimism
                                 -0.117162    4.780003   library setup time
                                              4.780003   data required time
---------------------------------------------------------------------------------------------
                                              4.780003   data required time
                                             -1.222929   data arrival time
---------------------------------------------------------------------------------------------
                                              3.557075   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    0.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    0.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    0.146760 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.003142    0.020173    0.161414    0.308174 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.020173    0.000009    0.308183 v fanout68/A (sg13g2_buf_1)
     4    0.022099    0.076283    0.105235    0.413418 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.076283    0.000163    0.413581 v fanout65/A (sg13g2_buf_8)
     8    0.038709    0.030743    0.103907    0.517488 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.030743    0.000016    0.517504 v _142_/A (sg13g2_or2_1)
     7    0.026987    0.095394    0.170312    0.687816 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.095394    0.000072    0.687888 v _143_/B (sg13g2_nor2_1)
     2    0.006740    0.086245    0.095038    0.782926 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.086245    0.000003    0.782929 ^ _144_/B (sg13g2_nand2_1)
     2    0.006802    0.061229    0.083283    0.866212 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.061229    0.000023    0.866235 v _212_/B (sg13g2_nor2_1)
     2    0.010608    0.107242    0.107620    0.973854 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.107242    0.000092    0.973946 ^ _213_/C (sg13g2_nand3_1)
     2    0.009621    0.106748    0.139946    1.113892 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.106748    0.000010    1.113903 v _218_/B1 (sg13g2_o21ai_1)
     1    0.004401    0.079695    0.066868    1.180771 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.079695    0.000020    1.180791 ^ _219_/A (sg13g2_inv_1)
     1    0.002816    0.026587    0.041274    1.222065 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.026587    0.000011    1.222075 v _301_/D (sg13g2_dfrbpq_1)
                                              1.222075   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    5.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.897173   clock uncertainty
                                  0.000000    4.897173   clock reconvergence pessimism
                                 -0.114227    4.782946   library setup time
                                              4.782946   data required time
---------------------------------------------------------------------------------------------
                                              4.782946   data required time
                                             -1.222075   data arrival time
---------------------------------------------------------------------------------------------
                                              3.560870   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.015848    0.057195    0.088519    1.090564 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.057195    0.000203    1.090767 v _129_/A (sg13g2_inv_1)
     1    0.005607    0.038321    0.045694    1.136460 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.038321    0.000009    1.136469 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.136469   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000033    5.147171 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.897171   clock uncertainty
                                  0.000000    4.897171   clock reconvergence pessimism
                                 -0.125192    4.771979   library recovery time
                                              4.771979   data required time
---------------------------------------------------------------------------------------------
                                              4.771979   data required time
                                             -1.136469   data arrival time
---------------------------------------------------------------------------------------------
                                              3.635510   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012278    0.045967    0.183997    0.331169 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045967    0.000049    0.331218 v fanout55/A (sg13g2_buf_8)
     8    0.034532    0.028433    0.087894    0.419112 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028434    0.000216    0.419328 v _191_/B (sg13g2_xnor2_1)
     2    0.009325    0.072101    0.109990    0.529318 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072101    0.000031    0.529349 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010814    0.146071    0.149697    0.679045 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.146071    0.000041    0.679086 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012068    0.104179    0.139351    0.818437 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.104179    0.000080    0.818518 v _203_/A1 (sg13g2_o21ai_1)
     2    0.010088    0.135266    0.162698    0.981216 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.135266    0.000052    0.981268 ^ _204_/B (sg13g2_xor2_1)
     1    0.002556    0.055302    0.125890    1.107158 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.055302    0.000009    1.107167 ^ _297_/D (sg13g2_dfrbpq_1)
                                              1.107167   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    5.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    5.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000018    5.146760 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.896760   clock uncertainty
                                  0.000000    4.896760   clock reconvergence pessimism
                                 -0.123833    4.772928   library setup time
                                              4.772928   data required time
---------------------------------------------------------------------------------------------
                                              4.772928   data required time
                                             -1.107167   data arrival time
---------------------------------------------------------------------------------------------
                                              3.665761   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012278    0.045967    0.183997    0.331169 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045967    0.000049    0.331218 v fanout55/A (sg13g2_buf_8)
     8    0.034532    0.028433    0.087894    0.419112 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028434    0.000216    0.419328 v _191_/B (sg13g2_xnor2_1)
     2    0.009325    0.072101    0.109990    0.529318 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072101    0.000031    0.529349 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010814    0.146071    0.149697    0.679045 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.146071    0.000041    0.679086 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.012068    0.104179    0.139351    0.818437 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.104179    0.000051    0.818489 v _200_/A (sg13g2_xor2_1)
     1    0.002630    0.054024    0.123048    0.941537 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.054024    0.000009    0.941546 v _296_/D (sg13g2_dfrbpq_1)
                                              0.941546   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000081    5.081545 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.018170    0.022513    0.065198    5.146743 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.022513    0.000023    5.146765 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.896765   clock uncertainty
                                  0.000000    4.896765   clock reconvergence pessimism
                                 -0.124240    4.772525   library setup time
                                              4.772525   data required time
---------------------------------------------------------------------------------------------
                                              4.772525   data required time
                                             -0.941546   data arrival time
---------------------------------------------------------------------------------------------
                                              3.830980   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012278    0.045967    0.183997    0.331169 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.045967    0.000049    0.331218 v fanout55/A (sg13g2_buf_8)
     8    0.034532    0.028433    0.087894    0.419112 v fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.028434    0.000216    0.419328 v _191_/B (sg13g2_xnor2_1)
     2    0.009325    0.072101    0.109990    0.529318 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.072101    0.000031    0.529349 v _193_/A2 (sg13g2_o21ai_1)
     2    0.010814    0.146071    0.149697    0.679045 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.146071    0.000021    0.679067 ^ _196_/A (sg13g2_xor2_1)
     1    0.001961    0.055389    0.130318    0.809385 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.055389    0.000003    0.809388 ^ _295_/D (sg13g2_dfrbpq_2)
                                              0.809388   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    5.147173 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.897173   clock uncertainty
                                  0.000000    4.897173   clock reconvergence pessimism
                                 -0.123603    4.773570   library setup time
                                              4.773570   data required time
---------------------------------------------------------------------------------------------
                                              4.773570   data required time
                                             -0.809388   data arrival time
---------------------------------------------------------------------------------------------
                                              3.964181   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    0.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012652    0.060160    0.192367    0.339540 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.060160    0.000050    0.339590 ^ fanout55/A (sg13g2_buf_8)
     8    0.035486    0.031787    0.089554    0.429144 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.031788    0.000222    0.429367 ^ _191_/B (sg13g2_xnor2_1)
     2    0.009742    0.110996    0.104365    0.533731 ^ _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.110996    0.000028    0.533760 ^ _192_/B (sg13g2_xnor2_1)
     1    0.002272    0.064711    0.108192    0.641951 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.064711    0.000006    0.641957 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.641957   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000029    5.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.897167   clock uncertainty
                                  0.000000    4.897167   clock reconvergence pessimism
                                 -0.126814    4.770353   library setup time
                                              4.770353   data required time
---------------------------------------------------------------------------------------------
                                              4.770353   data required time
                                             -0.641957   data arrival time
---------------------------------------------------------------------------------------------
                                              4.128396   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000033    0.147171 ^ _293_/CLK (sg13g2_dfrbpq_2)
     2    0.017417    0.040603    0.191281    0.338452 v _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.040603    0.000006    0.338458 v fanout77/A (sg13g2_buf_8)
     6    0.029364    0.026568    0.083520    0.421978 v fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.026568    0.000017    0.421996 v _128_/A (sg13g2_inv_2)
     5    0.021493    0.050482    0.050331    0.472327 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.050482    0.000097    0.472424 ^ _293_/D (sg13g2_dfrbpq_2)
                                              0.472424   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000033    5.147171 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000    4.897171   clock uncertainty
                                  0.000000    4.897171   clock reconvergence pessimism
                                 -0.122034    4.775137   library setup time
                                              4.775137   data required time
---------------------------------------------------------------------------------------------
                                              4.775137   data required time
                                             -0.472424   data arrival time
---------------------------------------------------------------------------------------------
                                              4.302712   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002951    0.017160    0.002045    1.002045 v rst (in)
                                                         rst (net)
                      0.017160    0.000000    1.002045 v input1/A (sg13g2_buf_1)
     2    0.015848    0.057195    0.088519    1.090564 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.057195    0.000225    1.090789 v fanout78/A (sg13g2_buf_8)
     8    0.030616    0.027518    0.091860    1.182649 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.027518    0.000215    1.182863 v _292_/A (sg13g2_inv_1)
     1    0.006285    0.033947    0.038561    1.221425 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.033947    0.000025    1.221449 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.221449   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.014598    0.030559    0.012060    5.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    5.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    5.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    5.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    5.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000035    5.147173 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.897173   clock uncertainty
                                  0.000000    4.897173   clock reconvergence pessimism
                                 -0.123879    4.773294   library recovery time
                                              4.773294   data required time
---------------------------------------------------------------------------------------------
                                              4.773294   data required time
                                             -1.221449   data arrival time
---------------------------------------------------------------------------------------------
                                              3.551845   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014598    0.030559    0.012060    0.012060 ^ clk (in)
                                                         clk (net)
                      0.030559    0.000000    0.012060 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020766    0.023979    0.069404    0.081464 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023979    0.000037    0.081501 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.019301    0.023018    0.065637    0.147138 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.023018    0.000028    0.147167 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008566    0.036199    0.174939    0.322106 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.036199    0.000005    0.322110 v fanout75/A (sg13g2_buf_8)
     5    0.031211    0.027028    0.082034    0.404144 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.027034    0.000254    0.404398 v fanout74/A (sg13g2_buf_8)
     5    0.027495    0.025510    0.076392    0.480790 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.025510    0.000031    0.480822 v fanout73/A (sg13g2_buf_8)
     8    0.032727    0.027186    0.077461    0.558283 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.027187    0.000202    0.558485 v _146_/A1 (sg13g2_o21ai_1)
     4    0.015941    0.190730    0.174840    0.733325 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.190730    0.000010    0.733335 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.006950    0.079516    0.126001    0.859336 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.079516    0.000010    0.859346 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003395    0.074761    0.106196    0.965542 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.074761    0.000005    0.965547 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004364    0.053835    0.076096    1.041643 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053835    0.000017    1.041660 v _273_/A (sg13g2_nor2_1)
     1    0.004316    0.061212    0.072526    1.114186 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.061212    0.000015    1.114201 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005597    0.064340    0.073782    1.187983 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.064340    0.000048    1.188031 v output15/A (sg13g2_buf_1)
     1    0.011208    0.044162    0.097387    1.285418 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.044162    0.000158    1.285576 v sine_out[1] (out)
                                              1.285576   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.285576   data arrival time
---------------------------------------------------------------------------------------------
                                              2.464424   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           9.439533e-05 0.000000e+00 4.615372e-09 9.439995e-05  59.6%
Combinational        1.137064e-06 1.431192e-06 3.693598e-08 2.605192e-06   1.6%
Clock                4.450175e-05 1.677242e-05 2.141074e-09 6.127631e-05  38.7%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.400341e-04 1.820361e-05 4.369241e-08 1.582815e-04 100.0%
                            88.5%        11.5%         0.0%
Writing metric power__internal__total: 0.00014003414253238589
Writing metric power__switching__total: 1.820361467252951e-5
Writing metric power__leakage__total: 4.3692413242979455e-8
Writing metric power__total: 0.00015828145842533559

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
Writing metric clock__skew__worst_hold__corner:nom_typ_1p20V_25C: -0.2504126143987715
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.146760 source latency _297_/CLK ^
-0.147173 target latency _301_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250413 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
Writing metric clock__skew__worst_setup__corner:nom_typ_1p20V_25C: 0.25041278093222985
======================= nom_typ_1p20V_25C Corner ===================================

Clock clk
0.147173 source latency _295_/CLK ^
-0.146760 target latency _297_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250413 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
Writing metric timing__hold__ws__corner:nom_typ_1p20V_25C: 0.03713104928624315
nom_typ_1p20V_25C: 0.03713104928624315
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
Writing metric timing__setup__ws__corner:nom_typ_1p20V_25C: 2.464424289948518
nom_typ_1p20V_25C: 2.464424289948518
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
Writing metric timing__hold__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
Writing metric timing__setup__tns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
Writing metric timing__hold__wns__corner:nom_typ_1p20V_25C: 0
nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
Writing metric timing__setup__wns__corner:nom_typ_1p20V_25C: 0.0
nom_typ_1p20V_25C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
Writing metric timing__hold_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__hold_r2r__ws__corner:nom_typ_1p20V_25C: 0.037131
Writing metric timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_vio__count__corner:nom_typ_1p20V_25C: 0
Writing metric timing__setup_r2r__ws__corner:nom_typ_1p20V_25C: 3.433963
Writing metric timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C: 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 5.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                   5.000000    0.000000  2.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.146760         network latency _297_/CLK
        0.147173 network latency _295_/CLK
---------------
0.146760 0.147173 latency
        0.000413 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.153475         network latency _297_/CLK
        0.153727 network latency _295_/CLK
---------------
0.153475 0.153727 latency
        0.000253 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 1.57 fmax = 638.55
%OL_END_REPORT
