#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd385e130 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v0x7fffd3894c00_0 .var "clk", 0 0;
v0x7fffd3894cc0_0 .net "dataadr", 31 0, v0x7fffd388bd70_0;  1 drivers
v0x7fffd3894d80_0 .net "memwrite", 0 0, v0x7fffd388a720_0;  1 drivers
v0x7fffd3894e20_0 .var "reset", 0 0;
v0x7fffd3894f50_0 .net "writedata", 31 0, L_0x7fffd38a6360;  1 drivers
E_0x7fffd3816180 .event negedge, v0x7fffd3887e60_0;
S_0x7fffd385b060 .scope module, "dut" "top" 2 11, 3 4 0, S_0x7fffd385e130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "writedata"
    .port_info 3 /OUTPUT 32 "dataadr"
    .port_info 4 /OUTPUT 1 "memwrite"
v0x7fffd38944a0_0 .net "clk", 0 0, v0x7fffd3894c00_0;  1 drivers
v0x7fffd3894560_0 .net "dataadr", 31 0, v0x7fffd388bd70_0;  alias, 1 drivers
v0x7fffd3894620_0 .net "instr", 31 0, L_0x7fffd38a7c80;  1 drivers
v0x7fffd38946c0_0 .net "memwrite", 0 0, v0x7fffd388a720_0;  alias, 1 drivers
v0x7fffd38947f0_0 .net "pc", 31 0, v0x7fffd388e380_0;  1 drivers
v0x7fffd38948b0_0 .net "readdata", 31 0, L_0x7fffd38a8b50;  1 drivers
v0x7fffd3894a00_0 .net "reset", 0 0, v0x7fffd3894e20_0;  1 drivers
v0x7fffd3894aa0_0 .net "writedata", 31 0, L_0x7fffd38a6360;  alias, 1 drivers
S_0x7fffd3859540 .scope module, "dmem" "dmem" 3 14, 4 4 0, S_0x7fffd385b060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "memwrite"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
v0x7fffd385bd90 .array "RAM", 0 255, 7 0;
v0x7fffd3856570_0 .net *"_s0", 7 0, L_0x7fffd38a7e10;  1 drivers
v0x7fffd3887080_0 .net *"_s10", 32 0, L_0x7fffd38a8260;  1 drivers
v0x7fffd3887140_0 .net *"_s12", 7 0, L_0x7fffd38a8420;  1 drivers
v0x7fffd3887220_0 .net *"_s14", 32 0, L_0x7fffd38a84c0;  1 drivers
L_0x7faa255d04e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd3887300_0 .net *"_s17", 0 0, L_0x7faa255d04e0;  1 drivers
L_0x7faa255d0528 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fffd38873e0_0 .net/2u *"_s18", 32 0, L_0x7faa255d0528;  1 drivers
v0x7fffd38874c0_0 .net *"_s2", 7 0, L_0x7fffd38a7fc0;  1 drivers
v0x7fffd38875a0_0 .net *"_s20", 32 0, L_0x7fffd38a85f0;  1 drivers
v0x7fffd3887680_0 .net *"_s22", 7 0, L_0x7fffd38a8780;  1 drivers
v0x7fffd3887760_0 .net *"_s24", 32 0, L_0x7fffd38a8870;  1 drivers
L_0x7faa255d0570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd3887840_0 .net *"_s27", 0 0, L_0x7faa255d0570;  1 drivers
L_0x7faa255d05b8 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fffd3887920_0 .net/2u *"_s28", 32 0, L_0x7faa255d05b8;  1 drivers
v0x7fffd3887a00_0 .net *"_s30", 32 0, L_0x7fffd38a8960;  1 drivers
v0x7fffd3887ae0_0 .net *"_s4", 32 0, L_0x7fffd38a8060;  1 drivers
L_0x7faa255d0450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd3887bc0_0 .net *"_s7", 0 0, L_0x7faa255d0450;  1 drivers
L_0x7faa255d0498 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffd3887ca0_0 .net/2u *"_s8", 32 0, L_0x7faa255d0498;  1 drivers
v0x7fffd3887d80_0 .net "address", 31 0, v0x7fffd388bd70_0;  alias, 1 drivers
v0x7fffd3887e60_0 .net "clk", 0 0, v0x7fffd3894c00_0;  alias, 1 drivers
v0x7fffd3887f20_0 .net "memwrite", 0 0, v0x7fffd388a720_0;  alias, 1 drivers
v0x7fffd3887fe0_0 .net "rd", 31 0, L_0x7fffd38a8b50;  alias, 1 drivers
v0x7fffd38880c0_0 .net "wd", 31 0, L_0x7fffd38a6360;  alias, 1 drivers
E_0x7fffd3812150 .event posedge, v0x7fffd3887e60_0;
L_0x7fffd38a7e10 .array/port v0x7fffd385bd90, v0x7fffd388bd70_0;
L_0x7fffd38a7fc0 .array/port v0x7fffd385bd90, L_0x7fffd38a8260;
L_0x7fffd38a8060 .concat [ 32 1 0 0], v0x7fffd388bd70_0, L_0x7faa255d0450;
L_0x7fffd38a8260 .arith/sum 33, L_0x7fffd38a8060, L_0x7faa255d0498;
L_0x7fffd38a8420 .array/port v0x7fffd385bd90, L_0x7fffd38a85f0;
L_0x7fffd38a84c0 .concat [ 32 1 0 0], v0x7fffd388bd70_0, L_0x7faa255d04e0;
L_0x7fffd38a85f0 .arith/sum 33, L_0x7fffd38a84c0, L_0x7faa255d0528;
L_0x7fffd38a8780 .array/port v0x7fffd385bd90, L_0x7fffd38a8960;
L_0x7fffd38a8870 .concat [ 32 1 0 0], v0x7fffd388bd70_0, L_0x7faa255d0570;
L_0x7fffd38a8960 .arith/sum 33, L_0x7fffd38a8870, L_0x7faa255d05b8;
L_0x7fffd38a8b50 .concat [ 8 8 8 8], L_0x7fffd38a8780, L_0x7fffd38a8420, L_0x7fffd38a7fc0, L_0x7fffd38a7e10;
S_0x7fffd3888240 .scope module, "imem" "imem" 3 13, 5 4 0, S_0x7fffd385b060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "rd"
v0x7fffd38883e0 .array "RAM", 71 0, 7 0;
v0x7fffd38884c0_0 .net *"_s0", 7 0, L_0x7fffd38a7080;  1 drivers
v0x7fffd38885a0_0 .net *"_s10", 32 0, L_0x7fffd38a73c0;  1 drivers
v0x7fffd3888660_0 .net *"_s12", 7 0, L_0x7fffd38a7550;  1 drivers
v0x7fffd3888740_0 .net *"_s14", 32 0, L_0x7fffd38a75f0;  1 drivers
L_0x7faa255d0330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd3888820_0 .net *"_s17", 0 0, L_0x7faa255d0330;  1 drivers
L_0x7faa255d0378 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fffd3888900_0 .net/2u *"_s18", 32 0, L_0x7faa255d0378;  1 drivers
v0x7fffd38889e0_0 .net *"_s2", 7 0, L_0x7fffd38a7120;  1 drivers
v0x7fffd3888ac0_0 .net *"_s20", 32 0, L_0x7fffd38a7720;  1 drivers
v0x7fffd3888ba0_0 .net *"_s22", 7 0, L_0x7fffd38a78b0;  1 drivers
v0x7fffd3888c80_0 .net *"_s24", 32 0, L_0x7fffd38a79a0;  1 drivers
L_0x7faa255d03c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd3888d60_0 .net *"_s27", 0 0, L_0x7faa255d03c0;  1 drivers
L_0x7faa255d0408 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fffd3888e40_0 .net/2u *"_s28", 32 0, L_0x7faa255d0408;  1 drivers
v0x7fffd3888f20_0 .net *"_s30", 32 0, L_0x7fffd38a7a90;  1 drivers
v0x7fffd3889000_0 .net *"_s4", 32 0, L_0x7fffd38a71c0;  1 drivers
L_0x7faa255d02a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffd38890e0_0 .net *"_s7", 0 0, L_0x7faa255d02a0;  1 drivers
L_0x7faa255d02e8 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffd38891c0_0 .net/2u *"_s8", 32 0, L_0x7faa255d02e8;  1 drivers
v0x7fffd38892a0_0 .net "a", 31 0, v0x7fffd388e380_0;  alias, 1 drivers
v0x7fffd3889380_0 .net "rd", 31 0, L_0x7fffd38a7c80;  alias, 1 drivers
L_0x7fffd38a7080 .array/port v0x7fffd38883e0, v0x7fffd388e380_0;
L_0x7fffd38a7120 .array/port v0x7fffd38883e0, L_0x7fffd38a73c0;
L_0x7fffd38a71c0 .concat [ 32 1 0 0], v0x7fffd388e380_0, L_0x7faa255d02a0;
L_0x7fffd38a73c0 .arith/sum 33, L_0x7fffd38a71c0, L_0x7faa255d02e8;
L_0x7fffd38a7550 .array/port v0x7fffd38883e0, L_0x7fffd38a7720;
L_0x7fffd38a75f0 .concat [ 32 1 0 0], v0x7fffd388e380_0, L_0x7faa255d0330;
L_0x7fffd38a7720 .arith/sum 33, L_0x7fffd38a75f0, L_0x7faa255d0378;
L_0x7fffd38a78b0 .array/port v0x7fffd38883e0, L_0x7fffd38a7a90;
L_0x7fffd38a79a0 .concat [ 32 1 0 0], v0x7fffd388e380_0, L_0x7faa255d03c0;
L_0x7fffd38a7a90 .arith/sum 33, L_0x7fffd38a79a0, L_0x7faa255d0408;
L_0x7fffd38a7c80 .concat [ 8 8 8 8], L_0x7fffd38a78b0, L_0x7fffd38a7550, L_0x7fffd38a7120, L_0x7fffd38a7080;
S_0x7fffd38894c0 .scope module, "mips" "mips" 3 12, 6 5 0, S_0x7fffd385b060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /INPUT 32 "instr"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 32 "aluout"
    .port_info 6 /OUTPUT 32 "writedata"
    .port_info 7 /INPUT 32 "readdata"
v0x7fffd3893340_0 .net "alucontrol", 2 0, v0x7fffd3889cc0_0;  1 drivers
v0x7fffd3893420_0 .net "aluout", 31 0, v0x7fffd388bd70_0;  alias, 1 drivers
v0x7fffd3893570_0 .net "alusrc", 0 0, v0x7fffd388a3e0_0;  1 drivers
v0x7fffd38936a0_0 .net "clk", 0 0, v0x7fffd3894c00_0;  alias, 1 drivers
v0x7fffd38937d0_0 .net "instr", 31 0, L_0x7fffd38a7c80;  alias, 1 drivers
v0x7fffd3893870_0 .net "jump", 0 0, v0x7fffd388a550_0;  1 drivers
v0x7fffd38939a0_0 .net "memtoreg", 0 0, v0x7fffd388a610_0;  1 drivers
v0x7fffd3893ad0_0 .net "memwrite", 0 0, v0x7fffd388a720_0;  alias, 1 drivers
v0x7fffd3893b70_0 .net "pc", 31 0, v0x7fffd388e380_0;  alias, 1 drivers
v0x7fffd3893d50_0 .net "pcsrc", 0 0, L_0x7fffd3894ff0;  1 drivers
v0x7fffd3893df0_0 .net "readdata", 31 0, L_0x7fffd38a8b50;  alias, 1 drivers
v0x7fffd3893eb0_0 .net "regdst", 0 0, v0x7fffd388a880_0;  1 drivers
v0x7fffd3893fe0_0 .net "regwrite", 0 0, v0x7fffd388a940_0;  1 drivers
v0x7fffd3894110_0 .net "reset", 0 0, v0x7fffd3894e20_0;  alias, 1 drivers
v0x7fffd38941b0_0 .net "writedata", 31 0, L_0x7fffd38a6360;  alias, 1 drivers
v0x7fffd3894300_0 .net "zero", 0 0, v0x7fffd388be60_0;  1 drivers
L_0x7fffd38951c0 .part L_0x7fffd38a7c80, 26, 6;
L_0x7fffd3895310 .part L_0x7fffd38a7c80, 0, 6;
S_0x7fffd3889760 .scope module, "c" "controller" 6 20, 7 5 0, S_0x7fffd38894c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "memtoreg"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "pcsrc"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 3 "alucontrol"
L_0x7fffd3894ff0 .functor AND 1, v0x7fffd388a480_0, v0x7fffd388be60_0, C4<1>, C4<1>;
v0x7fffd388ab20_0 .net "alucontrol", 2 0, v0x7fffd3889cc0_0;  alias, 1 drivers
v0x7fffd388ac30_0 .net "aluop", 2 0, v0x7fffd388a300_0;  1 drivers
v0x7fffd388acd0_0 .net "alusrc", 0 0, v0x7fffd388a3e0_0;  alias, 1 drivers
v0x7fffd388ada0_0 .net "branch", 0 0, v0x7fffd388a480_0;  1 drivers
v0x7fffd388ae70_0 .net "funct", 5 0, L_0x7fffd3895310;  1 drivers
v0x7fffd388af60_0 .net "jump", 0 0, v0x7fffd388a550_0;  alias, 1 drivers
v0x7fffd388b030_0 .net "memtoreg", 0 0, v0x7fffd388a610_0;  alias, 1 drivers
v0x7fffd388b100_0 .net "memwrite", 0 0, v0x7fffd388a720_0;  alias, 1 drivers
v0x7fffd388b1f0_0 .net "op", 5 0, L_0x7fffd38951c0;  1 drivers
v0x7fffd388b320_0 .net "pcsrc", 0 0, L_0x7fffd3894ff0;  alias, 1 drivers
v0x7fffd388b3c0_0 .net "regdst", 0 0, v0x7fffd388a880_0;  alias, 1 drivers
v0x7fffd388b490_0 .net "regwrite", 0 0, v0x7fffd388a940_0;  alias, 1 drivers
v0x7fffd388b560_0 .net "zero", 0 0, v0x7fffd388be60_0;  alias, 1 drivers
S_0x7fffd3889a40 .scope module, "ad" "aludec" 7 19, 8 4 0, S_0x7fffd3889760;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 3 "aluop"
    .port_info 2 /OUTPUT 3 "alucontrol"
v0x7fffd3889cc0_0 .var "alucontrol", 2 0;
v0x7fffd3889dc0_0 .net "aluop", 2 0, v0x7fffd388a300_0;  alias, 1 drivers
v0x7fffd3889ea0_0 .net "funct", 5 0, L_0x7fffd3895310;  alias, 1 drivers
E_0x7fffd38124b0 .event edge, v0x7fffd3889dc0_0, v0x7fffd3889ea0_0;
S_0x7fffd3889fe0 .scope module, "md" "maindec" 7 16, 9 4 0, S_0x7fffd3889760;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /OUTPUT 1 "memtoreg"
    .port_info 2 /OUTPUT 1 "memwrite"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "alusrc"
    .port_info 5 /OUTPUT 1 "regdst"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "jump"
    .port_info 8 /OUTPUT 3 "aluop"
v0x7fffd388a300_0 .var "aluop", 2 0;
v0x7fffd388a3e0_0 .var "alusrc", 0 0;
v0x7fffd388a480_0 .var "branch", 0 0;
v0x7fffd388a550_0 .var "jump", 0 0;
v0x7fffd388a610_0 .var "memtoreg", 0 0;
v0x7fffd388a720_0 .var "memwrite", 0 0;
v0x7fffd388a7c0_0 .net "op", 5 0, L_0x7fffd38951c0;  alias, 1 drivers
v0x7fffd388a880_0 .var "regdst", 0 0;
v0x7fffd388a940_0 .var "regwrite", 0 0;
E_0x7fffd386c6e0 .event edge, v0x7fffd388a7c0_0;
S_0x7fffd388b6c0 .scope module, "dp" "datapath" 6 24, 10 12 0, S_0x7fffd38894c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /INPUT 1 "pcsrc"
    .port_info 4 /INPUT 1 "alusrc"
    .port_info 5 /INPUT 1 "regdst"
    .port_info 6 /INPUT 1 "regwrite"
    .port_info 7 /INPUT 1 "jump"
    .port_info 8 /INPUT 3 "alucontrol"
    .port_info 9 /OUTPUT 1 "zero"
    .port_info 10 /OUTPUT 32 "pc"
    .port_info 11 /INPUT 32 "instr"
    .port_info 12 /OUTPUT 32 "aluout"
    .port_info 13 /OUTPUT 32 "writedata"
    .port_info 14 /INPUT 32 "readdata"
v0x7fffd3891860_0 .net *"_s3", 3 0, L_0x7fffd38a5ac0;  1 drivers
v0x7fffd3891960_0 .net *"_s5", 25 0, L_0x7fffd38a5b60;  1 drivers
L_0x7faa255d00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd3891a40_0 .net/2u *"_s6", 1 0, L_0x7faa255d00a8;  1 drivers
v0x7fffd3891b00_0 .net "alucontrol", 2 0, v0x7fffd3889cc0_0;  alias, 1 drivers
v0x7fffd3891bc0_0 .net "aluout", 31 0, v0x7fffd388bd70_0;  alias, 1 drivers
v0x7fffd3891cd0_0 .net "alusrc", 0 0, v0x7fffd388a3e0_0;  alias, 1 drivers
v0x7fffd3891d70_0 .net "clk", 0 0, v0x7fffd3894c00_0;  alias, 1 drivers
v0x7fffd3891e10_0 .net "instr", 31 0, L_0x7fffd38a7c80;  alias, 1 drivers
v0x7fffd3891ed0_0 .net "jump", 0 0, v0x7fffd388a550_0;  alias, 1 drivers
v0x7fffd3891f70_0 .net "memtoreg", 0 0, v0x7fffd388a610_0;  alias, 1 drivers
v0x7fffd3892010_0 .net "pc", 31 0, v0x7fffd388e380_0;  alias, 1 drivers
v0x7fffd38920b0_0 .net "pcbranch", 31 0, L_0x7fffd38a5730;  1 drivers
v0x7fffd3892170_0 .net "pcnext", 31 0, L_0x7fffd38a5990;  1 drivers
v0x7fffd3892280_0 .net "pcnextbr", 31 0, L_0x7fffd38a5860;  1 drivers
v0x7fffd3892390_0 .net "pcplus4", 31 0, L_0x7fffd38953b0;  1 drivers
v0x7fffd3892450_0 .net "pcsrc", 0 0, L_0x7fffd3894ff0;  alias, 1 drivers
v0x7fffd3892540_0 .net "readdata", 31 0, L_0x7fffd38a8b50;  alias, 1 drivers
v0x7fffd3892760_0 .net "regdst", 0 0, v0x7fffd388a880_0;  alias, 1 drivers
v0x7fffd3892800_0 .net "regwrite", 0 0, v0x7fffd388a940_0;  alias, 1 drivers
v0x7fffd38928a0_0 .net "reset", 0 0, v0x7fffd3894e20_0;  alias, 1 drivers
v0x7fffd3892940_0 .net "result", 31 0, L_0x7fffd38a6a30;  1 drivers
v0x7fffd3892a30_0 .net "signim", 31 0, L_0x7fffd38a6e00;  1 drivers
v0x7fffd3892af0_0 .net "signimmsh", 31 0, L_0x7fffd38a5690;  1 drivers
v0x7fffd3892c00_0 .net "srca", 31 0, L_0x7fffd38a5e80;  1 drivers
v0x7fffd3892d10_0 .net "srcb", 31 0, L_0x7fffd38a6fe0;  1 drivers
v0x7fffd3892e20_0 .net "writedata", 31 0, L_0x7fffd38a6360;  alias, 1 drivers
v0x7fffd3892ee0_0 .net "writereg", 4 0, L_0x7fffd38a6770;  1 drivers
v0x7fffd3892ff0_0 .net "zero", 0 0, v0x7fffd388be60_0;  alias, 1 drivers
L_0x7fffd38a5ac0 .part L_0x7fffd38953b0, 28, 4;
L_0x7fffd38a5b60 .part L_0x7fffd38a7c80, 0, 26;
L_0x7fffd38a5c00 .concat [ 2 26 4 0], L_0x7faa255d00a8, L_0x7fffd38a5b60, L_0x7fffd38a5ac0;
L_0x7fffd38a64f0 .part L_0x7fffd38a7c80, 21, 5;
L_0x7fffd38a65c0 .part L_0x7fffd38a7c80, 16, 5;
L_0x7fffd38a6810 .part L_0x7fffd38a7c80, 16, 5;
L_0x7fffd38a6940 .part L_0x7fffd38a7c80, 11, 5;
L_0x7fffd38a6ef0 .part L_0x7fffd38a7c80, 0, 16;
S_0x7fffd388b860 .scope module, "Alu" "alu" 10 54, 11 4 0, S_0x7fffd388b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "aluop"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "zero"
v0x7fffd388baa0_0 .net "a", 31 0, L_0x7fffd38a5e80;  alias, 1 drivers
v0x7fffd388bba0_0 .net "aluop", 2 0, v0x7fffd3889cc0_0;  alias, 1 drivers
v0x7fffd388bcb0_0 .net "b", 31 0, L_0x7fffd38a6fe0;  alias, 1 drivers
v0x7fffd388bd70_0 .var "result", 31 0;
v0x7fffd388be60_0 .var "zero", 0 0;
E_0x7fffd386c720 .event edge, v0x7fffd3889cc0_0, v0x7fffd388baa0_0, v0x7fffd388bcb0_0;
S_0x7fffd388bfe0 .scope module, "immsh" "sl2" 10 34, 12 3 0, S_0x7fffd388b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x7fffd388c210_0 .net *"_s1", 29 0, L_0x7fffd38a5560;  1 drivers
L_0x7faa255d0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd388c310_0 .net/2u *"_s2", 1 0, L_0x7faa255d0060;  1 drivers
v0x7fffd388c3f0_0 .net "a", 31 0, L_0x7fffd38a6e00;  alias, 1 drivers
v0x7fffd388c4b0_0 .net "y", 31 0, L_0x7fffd38a5690;  alias, 1 drivers
L_0x7fffd38a5560 .part L_0x7fffd38a6e00, 0, 30;
L_0x7fffd38a5690 .concat [ 2 30 0 0], L_0x7faa255d0060, L_0x7fffd38a5560;
S_0x7fffd388c5f0 .scope module, "pcadd1" "adder" 10 33, 13 4 0, S_0x7fffd388b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x7fffd388c840_0 .net "a", 31 0, v0x7fffd388e380_0;  alias, 1 drivers
L_0x7faa255d0018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffd388c930_0 .net "b", 31 0, L_0x7faa255d0018;  1 drivers
v0x7fffd388c9f0_0 .net "y", 31 0, L_0x7fffd38953b0;  alias, 1 drivers
L_0x7fffd38953b0 .arith/sum 32, v0x7fffd388e380_0, L_0x7faa255d0018;
S_0x7fffd388cb60 .scope module, "pcadd2" "adder" 10 35, 13 4 0, S_0x7fffd388b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x7fffd388cd80_0 .net "a", 31 0, L_0x7fffd38953b0;  alias, 1 drivers
v0x7fffd388ce90_0 .net "b", 31 0, L_0x7fffd38a5690;  alias, 1 drivers
v0x7fffd388cf60_0 .net "y", 31 0, L_0x7fffd38a5730;  alias, 1 drivers
L_0x7fffd38a5730 .arith/sum 32, L_0x7fffd38953b0, L_0x7fffd38a5690;
S_0x7fffd388d0b0 .scope module, "pcbrmux" "mux2" 10 36, 14 4 0, S_0x7fffd388b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7fffd388d2d0 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
v0x7fffd388d430_0 .net "d0", 31 0, L_0x7fffd38953b0;  alias, 1 drivers
v0x7fffd388d540_0 .net "d1", 31 0, L_0x7fffd38a5730;  alias, 1 drivers
v0x7fffd388d600_0 .net "s", 0 0, L_0x7fffd3894ff0;  alias, 1 drivers
v0x7fffd388d700_0 .net "y", 31 0, L_0x7fffd38a5860;  alias, 1 drivers
L_0x7fffd38a5860 .functor MUXZ 32, L_0x7fffd38953b0, L_0x7fffd38a5730, L_0x7fffd3894ff0, C4<>;
S_0x7fffd388d830 .scope module, "pcmux" "mux2" 10 37, 14 4 0, S_0x7fffd388b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7fffd388da00 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
v0x7fffd388dad0_0 .net "d0", 31 0, L_0x7fffd38a5860;  alias, 1 drivers
v0x7fffd388dbe0_0 .net "d1", 31 0, L_0x7fffd38a5c00;  1 drivers
v0x7fffd388dca0_0 .net "s", 0 0, v0x7fffd388a550_0;  alias, 1 drivers
v0x7fffd388ddc0_0 .net "y", 31 0, L_0x7fffd38a5990;  alias, 1 drivers
L_0x7fffd38a5990 .functor MUXZ 32, L_0x7fffd38a5860, L_0x7fffd38a5c00, v0x7fffd388a550_0, C4<>;
S_0x7fffd388df00 .scope module, "pcreg" "flopr" 10 32, 15 4 0, S_0x7fffd388b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
v0x7fffd388e1c0_0 .net "clk", 0 0, v0x7fffd3894c00_0;  alias, 1 drivers
v0x7fffd388e2b0_0 .net "d", 31 0, L_0x7fffd38a5990;  alias, 1 drivers
v0x7fffd388e380_0 .var "q", 31 0;
v0x7fffd388e4a0_0 .net "reset", 0 0, v0x7fffd3894e20_0;  alias, 1 drivers
E_0x7fffd388e140 .event posedge, v0x7fffd388e4a0_0, v0x7fffd3887e60_0;
S_0x7fffd388e5c0 .scope module, "resmux" "mux2" 10 47, 14 4 0, S_0x7fffd388b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7fffd388e790 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
v0x7fffd388e8d0_0 .net "d0", 31 0, v0x7fffd388bd70_0;  alias, 1 drivers
v0x7fffd388ea00_0 .net "d1", 31 0, L_0x7fffd38a8b50;  alias, 1 drivers
v0x7fffd388eac0_0 .net "s", 0 0, v0x7fffd388a610_0;  alias, 1 drivers
v0x7fffd388ebe0_0 .net "y", 31 0, L_0x7fffd38a6a30;  alias, 1 drivers
L_0x7fffd38a6a30 .functor MUXZ 32, v0x7fffd388bd70_0, L_0x7fffd38a8b50, v0x7fffd388a610_0, C4<>;
S_0x7fffd388ed00 .scope module, "rf" "regfile" 10 42, 16 4 0, S_0x7fffd388b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 5 "ra1"
    .port_info 3 /INPUT 5 "ra2"
    .port_info 4 /INPUT 5 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /OUTPUT 32 "rd1"
    .port_info 7 /OUTPUT 32 "rd2"
L_0x7faa255d00f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fffd388efa0_0 .net/2u *"_s0", 4 0, L_0x7faa255d00f0;  1 drivers
L_0x7faa255d0180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd388f0a0_0 .net *"_s11", 1 0, L_0x7faa255d0180;  1 drivers
L_0x7faa255d01c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fffd388f180_0 .net/2u *"_s14", 4 0, L_0x7faa255d01c8;  1 drivers
v0x7fffd388f240_0 .net *"_s16", 0 0, L_0x7fffd38a5f70;  1 drivers
L_0x7faa255d0210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd388f300_0 .net/2u *"_s18", 31 0, L_0x7faa255d0210;  1 drivers
v0x7fffd388f430_0 .net *"_s2", 0 0, L_0x7fffd38a5ca0;  1 drivers
v0x7fffd388f4f0_0 .net *"_s20", 31 0, L_0x7fffd38a6060;  1 drivers
v0x7fffd388f5d0_0 .net *"_s22", 6 0, L_0x7fffd38a6140;  1 drivers
L_0x7faa255d0258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd388f6b0_0 .net *"_s25", 1 0, L_0x7faa255d0258;  1 drivers
L_0x7faa255d0138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd388f820_0 .net/2u *"_s4", 31 0, L_0x7faa255d0138;  1 drivers
v0x7fffd388f900_0 .net *"_s6", 31 0, L_0x7fffd38a5d40;  1 drivers
v0x7fffd388f9e0_0 .net *"_s8", 6 0, L_0x7fffd38a5de0;  1 drivers
v0x7fffd388fac0_0 .net "clk", 0 0, v0x7fffd3894c00_0;  alias, 1 drivers
v0x7fffd388fb60_0 .net "ra1", 4 0, L_0x7fffd38a64f0;  1 drivers
v0x7fffd388fc40_0 .net "ra2", 4 0, L_0x7fffd38a65c0;  1 drivers
v0x7fffd388fd20_0 .net "rd1", 31 0, L_0x7fffd38a5e80;  alias, 1 drivers
v0x7fffd388fde0_0 .net "rd2", 31 0, L_0x7fffd38a6360;  alias, 1 drivers
v0x7fffd388ff90 .array "variables", 31 0, 31 0;
v0x7fffd3890030_0 .net "wa3", 4 0, L_0x7fffd38a6770;  alias, 1 drivers
v0x7fffd3890110_0 .net "wd3", 31 0, L_0x7fffd38a6a30;  alias, 1 drivers
v0x7fffd3890200_0 .net "we3", 0 0, v0x7fffd388a940_0;  alias, 1 drivers
L_0x7fffd38a5ca0 .cmp/eq 5, L_0x7fffd38a64f0, L_0x7faa255d00f0;
L_0x7fffd38a5d40 .array/port v0x7fffd388ff90, L_0x7fffd38a5de0;
L_0x7fffd38a5de0 .concat [ 5 2 0 0], L_0x7fffd38a64f0, L_0x7faa255d0180;
L_0x7fffd38a5e80 .functor MUXZ 32, L_0x7fffd38a5d40, L_0x7faa255d0138, L_0x7fffd38a5ca0, C4<>;
L_0x7fffd38a5f70 .cmp/eq 5, L_0x7fffd38a65c0, L_0x7faa255d01c8;
L_0x7fffd38a6060 .array/port v0x7fffd388ff90, L_0x7fffd38a6140;
L_0x7fffd38a6140 .concat [ 5 2 0 0], L_0x7fffd38a65c0, L_0x7faa255d0258;
L_0x7fffd38a6360 .functor MUXZ 32, L_0x7fffd38a6060, L_0x7faa255d0210, L_0x7fffd38a5f70, C4<>;
S_0x7fffd3890420 .scope module, "se" "signext" 10 48, 17 4 0, S_0x7fffd388b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x7fffd3890600_0 .net *"_s1", 0 0, L_0x7fffd38a6ad0;  1 drivers
v0x7fffd3890700_0 .net *"_s2", 15 0, L_0x7fffd38a6b70;  1 drivers
v0x7fffd38907e0_0 .net "a", 15 0, L_0x7fffd38a6ef0;  1 drivers
v0x7fffd38908a0_0 .net "y", 31 0, L_0x7fffd38a6e00;  alias, 1 drivers
L_0x7fffd38a6ad0 .part L_0x7fffd38a6ef0, 15, 1;
LS_0x7fffd38a6b70_0_0 .concat [ 1 1 1 1], L_0x7fffd38a6ad0, L_0x7fffd38a6ad0, L_0x7fffd38a6ad0, L_0x7fffd38a6ad0;
LS_0x7fffd38a6b70_0_4 .concat [ 1 1 1 1], L_0x7fffd38a6ad0, L_0x7fffd38a6ad0, L_0x7fffd38a6ad0, L_0x7fffd38a6ad0;
LS_0x7fffd38a6b70_0_8 .concat [ 1 1 1 1], L_0x7fffd38a6ad0, L_0x7fffd38a6ad0, L_0x7fffd38a6ad0, L_0x7fffd38a6ad0;
LS_0x7fffd38a6b70_0_12 .concat [ 1 1 1 1], L_0x7fffd38a6ad0, L_0x7fffd38a6ad0, L_0x7fffd38a6ad0, L_0x7fffd38a6ad0;
L_0x7fffd38a6b70 .concat [ 4 4 4 4], LS_0x7fffd38a6b70_0_0, LS_0x7fffd38a6b70_0_4, LS_0x7fffd38a6b70_0_8, LS_0x7fffd38a6b70_0_12;
L_0x7fffd38a6e00 .concat [ 16 16 0 0], L_0x7fffd38a6ef0, L_0x7fffd38a6b70;
S_0x7fffd38909d0 .scope module, "srcbmux" "mux2" 10 52, 14 4 0, S_0x7fffd388b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7fffd3890ba0 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000100000>;
v0x7fffd3890d10_0 .net "d0", 31 0, L_0x7fffd38a6360;  alias, 1 drivers
v0x7fffd3890e20_0 .net "d1", 31 0, L_0x7fffd38a6e00;  alias, 1 drivers
v0x7fffd3890f30_0 .net "s", 0 0, v0x7fffd388a3e0_0;  alias, 1 drivers
v0x7fffd3891020_0 .net "y", 31 0, L_0x7fffd38a6fe0;  alias, 1 drivers
L_0x7fffd38a6fe0 .functor MUXZ 32, L_0x7fffd38a6360, L_0x7fffd38a6e00, v0x7fffd388a3e0_0, C4<>;
S_0x7fffd3891120 .scope module, "wrmux" "mux2" 10 45, 14 4 0, S_0x7fffd388b6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0"
    .port_info 1 /INPUT 5 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 5 "y"
P_0x7fffd38912f0 .param/l "WIDTH" 0 14 4, +C4<00000000000000000000000000000101>;
v0x7fffd3891430_0 .net "d0", 4 0, L_0x7fffd38a6810;  1 drivers
v0x7fffd3891530_0 .net "d1", 4 0, L_0x7fffd38a6940;  1 drivers
v0x7fffd3891610_0 .net "s", 0 0, v0x7fffd388a880_0;  alias, 1 drivers
v0x7fffd3891730_0 .net "y", 4 0, L_0x7fffd38a6770;  alias, 1 drivers
L_0x7fffd38a6770 .functor MUXZ 5, L_0x7fffd38a6810, L_0x7fffd38a6940, v0x7fffd388a880_0, C4<>;
    .scope S_0x7fffd3889fe0;
T_0 ;
    %wait E_0x7fffd386c6e0;
    %load/vec4 v0x7fffd388a7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd388a940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd388a880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a550_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fffd388a300_0, 0;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd388a940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd388a3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd388a610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a550_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffd388a300_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd388a3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd388a720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a550_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffd388a300_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a3e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd388a480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a550_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffd388a300_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd388a940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd388a3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a550_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffd388a300_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388a610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd388a550_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7fffd388a300_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffd3889a40;
T_1 ;
    %wait E_0x7fffd38124b0;
    %load/vec4 v0x7fffd3889dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffd3889cc0_0, 0;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fffd3889cc0_0, 0;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fffd3889cc0_0, 0;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fffd3889cc0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fffd3889ea0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7fffd3889cc0_0, 0;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffd3889cc0_0, 0;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fffd3889cc0_0, 0;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffd3889cc0_0, 0;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffd3889cc0_0, 0;
    %jmp T_1.12;
T_1.10 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fffd3889cc0_0, 0;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd388df00;
T_2 ;
    %wait E_0x7fffd388e140;
    %load/vec4 v0x7fffd388e4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd388e380_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffd388e2b0_0;
    %assign/vec4 v0x7fffd388e380_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffd388ed00;
T_3 ;
    %vpi_call 16 17 "$readmemb", "variables.txt", v0x7fffd388ff90 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x7fffd388ed00;
T_4 ;
    %wait E_0x7fffd3812150;
    %load/vec4 v0x7fffd3890200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fffd3890110_0;
    %load/vec4 v0x7fffd3890030_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd388ff90, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffd388b860;
T_5 ;
    %wait E_0x7fffd386c720;
    %load/vec4 v0x7fffd388bba0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x7fffd388baa0_0;
    %load/vec4 v0x7fffd388bcb0_0;
    %add;
    %assign/vec4 v0x7fffd388bd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388be60_0, 0;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x7fffd388baa0_0;
    %load/vec4 v0x7fffd388bcb0_0;
    %sub;
    %assign/vec4 v0x7fffd388bd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388be60_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x7fffd388baa0_0;
    %load/vec4 v0x7fffd388bcb0_0;
    %and;
    %assign/vec4 v0x7fffd388bd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388be60_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x7fffd388baa0_0;
    %load/vec4 v0x7fffd388bcb0_0;
    %or;
    %assign/vec4 v0x7fffd388bd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388be60_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x7fffd388baa0_0;
    %load/vec4 v0x7fffd388bcb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %assign/vec4 v0x7fffd388bd70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd388be60_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7fffd388bd70_0, 0;
    %load/vec4 v0x7fffd388baa0_0;
    %load/vec4 v0x7fffd388bcb0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_5.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.11, 8;
T_5.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.11, 8;
 ; End of false expr.
    %blend;
T_5.11;
    %assign/vec4 v0x7fffd388be60_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7fffd388bd70_0, 0;
    %load/vec4 v0x7fffd388baa0_0;
    %load/vec4 v0x7fffd388bcb0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_5.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.13, 8;
T_5.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.13, 8;
 ; End of false expr.
    %blend;
T_5.13;
    %assign/vec4 v0x7fffd388be60_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffd3888240;
T_6 ;
    %vpi_call 5 12 "$readmemb", "memfile.txt", v0x7fffd38883e0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fffd3859540;
T_7 ;
    %wait E_0x7fffd3812150;
    %load/vec4 v0x7fffd3887f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7fffd38880c0_0;
    %split/vec4 8;
    %load/vec4 v0x7fffd3887d80_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd385bd90, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x7fffd3887d80_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd385bd90, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x7fffd3887d80_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd385bd90, 0, 4;
    %ix/getv 3, v0x7fffd3887d80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd385bd90, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffd385e130;
T_8 ;
    %vpi_call 2 16 "$dumpfile", "mips.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffd385e130 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd3894e20_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3894e20_0, 0;
    %delay 300, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x7fffd385e130;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd3894c00_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd3894c00_0, 0;
    %delay 5, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fffd385e130;
T_10 ;
    %wait E_0x7fffd3816180;
    %load/vec4 v0x7fffd3894d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fffd3894cc0_0;
    %pushi/vec4 84, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x7fffd3894f50_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call 2 34 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call 2 35 "$finish" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x7fffd3894cc0_0;
    %cmpi/ne 80, 0, 32;
    %jmp/0xz  T_10.4, 6;
    %vpi_call 2 37 "$display", "Simulation failed" {0 0 0};
    %vpi_call 2 38 "$finish" {0 0 0};
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "mipstests.v";
    "./mipstop.v";
    "./dmem.v";
    "./imem.v";
    "./mips.v";
    "./controller.v";
    "./aludec.v";
    "./maindec.v";
    "./datapath.v";
    "./Alu.v";
    "./sl2.v";
    "./adder.v";
    "./mux2.v";
    "./flopr.v";
    "./Register_file.v";
    "./signext.v";
