

================================================================
== Vitis HLS Report for 'main_func_Pipeline_VITIS_LOOP_29_7'
================================================================
* Date:           Fri Apr 19 10:54:41 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        ultra96ms2_418
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       51|       51|  0.510 us|  0.510 us|   51|   51|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_7  |       49|       49|         3|          1|          1|    48|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.86>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%f = alloca i32 1" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 6 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln29_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln29"   --->   Operation 7 'read' 'sext_ln29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln29_cast = sext i63 %sext_ln29_read"   --->   Operation 8 'sext' 'sext_ln29_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 1, void @empty_3, void @empty_9, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln29 = store i6 0, i6 %f" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 10 'store' 'store_ln29' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%f_1 = load i6 %f" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 12 'load' 'f_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.88ns)   --->   "%icmp_ln29 = icmp_eq  i6 %f_1, i6 48" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 14 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.88ns)   --->   "%add_ln29 = add i6 %f_1, i6 1" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 15 'add' 'add_ln29' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc69.i.split, void %for.inc.preheader.exitStub" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 16 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.48ns)   --->   "%store_ln29 = store i6 %add_ln29, i6 %f" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 17 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln29_cast" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 18 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (7.30ns)   --->   "%wt_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %wt_addr" [ultra96ms2_418/utils.cpp:30->ultra96ms2_418/main_func.cpp:40]   --->   Operation 19 'read' 'wt_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.79>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i6 %f_1" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 20 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 21 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln29 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 23 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%bias_buf1x1_addr = getelementptr i16 %bias_buf1x1, i64 0, i64 %zext_ln29" [ultra96ms2_418/utils.cpp:30->ultra96ms2_418/main_func.cpp:40]   --->   Operation 24 'getelementptr' 'bias_buf1x1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.79ns)   --->   "%store_ln30 = store i16 %wt_addr_read, i6 %bias_buf1x1_addr" [ultra96ms2_418/utils.cpp:30->ultra96ms2_418/main_func.cpp:40]   --->   Operation 25 'store' 'store_ln30' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 48> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc69.i" [ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40]   --->   Operation 26 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.865ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln29', ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40) of constant 0 on local variable 'f', ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40 [8]  (0.489 ns)
	'load' operation 6 bit ('f', ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40) on local variable 'f', ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40 [11]  (0.000 ns)
	'add' operation 6 bit ('add_ln29', ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40) [14]  (0.887 ns)
	'store' operation 0 bit ('store_ln29', ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40) of variable 'add_ln29', ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40 on local variable 'f', ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40 [25]  (0.489 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 16 bit ('wt_addr', ultra96ms2_418/utils.cpp:29->ultra96ms2_418/main_func.cpp:40) [17]  (0.000 ns)
	bus read operation ('wt_addr_read', ultra96ms2_418/utils.cpp:30->ultra96ms2_418/main_func.cpp:40) on port 'wt' (ultra96ms2_418/utils.cpp:30->ultra96ms2_418/main_func.cpp:40) [23]  (7.300 ns)

 <State 3>: 0.790ns
The critical path consists of the following:
	'getelementptr' operation 6 bit ('bias_buf1x1_addr', ultra96ms2_418/utils.cpp:30->ultra96ms2_418/main_func.cpp:40) [22]  (0.000 ns)
	'store' operation 0 bit ('store_ln30', ultra96ms2_418/utils.cpp:30->ultra96ms2_418/main_func.cpp:40) of variable 'wt_addr_read', ultra96ms2_418/utils.cpp:30->ultra96ms2_418/main_func.cpp:40 on array 'bias_buf1x1' [24]  (0.790 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
