\hypertarget{namespaceports}{}\section{ports Namespace Reference}
\label{namespaceports}\index{ports@{ports}}


ports related code is in this namespace.  


\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structports_1_1__Io}{\+\_\+\+Io}
\begin{DoxyCompactList}\small\item\em This class implements the cast operations from uint8\+\_\+t and the typesafe enums\+: Data\+Direction and Pull\+Up. \end{DoxyCompactList}\item 
struct \hyperlink{structports_1_1Pin}{Pin}
\begin{DoxyCompactList}\small\item\em Every pin of the IC is defined using the template arguments {\ttfamily enum \+\_\+\+Port p} and {\ttfamily uint8\+\_\+t b} using {\ttfamily typedef}s of this class. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{namespaceports_a9949317f344930bd6ad1097e80c97b67}{\+\_\+\+Port} \{ \newline
{\bfseries B}, 
\newline
{\bfseries C}, 
\newline
{\bfseries D}
 \}\begin{DoxyCompactList}\small\item\em Used in pin {\ttfamily typedef}s to specify the port of a pin. \end{DoxyCompactList}
\item 
\hypertarget{namespaceports_aca1f1af9f1af73e71c6954b7dfb1bfa1}{}\label{namespaceports_aca1f1af9f1af73e71c6954b7dfb1bfa1} 
enum \hyperlink{namespaceports_aca1f1af9f1af73e71c6954b7dfb1bfa1}{I\+O\+Reg} \{ \newline
{\bfseries D\+D\+Rx}, 
\newline
{\bfseries P\+O\+R\+Tx}, 
\newline
{\bfseries P\+I\+Nx}
 \}\begin{DoxyCompactList}\small\item\em Used as template argument to specify on which register some function should be applied to. \end{DoxyCompactList}
\item 
enum \hyperlink{namespaceports_a46987e78fa447129742fadda5eccafb4}{Data\+Direction} \{ \newline
{\bfseries Read} = 0, 
\newline
{\bfseries Write} = 1, 
\newline
{\bfseries Input} = Read, 
\newline
{\bfseries Output} = Write, 
\newline
{\bfseries In} = Read, 
\newline
{\bfseries Out} = Write
 \}\begin{DoxyCompactList}\small\item\em Type safe enum for Data\+Direction. \end{DoxyCompactList}
\item 
enum \hyperlink{namespaceports_a49bf0ccedb4cfed89a328574e53bec07}{Pull\+Up} \{ \newline
{\bfseries Off} = 0, 
\newline
{\bfseries On} = 1, 
\newline
{\bfseries HighZ} = Off
 \}\begin{DoxyCompactList}\small\item\em Type safe enum for the internal Pull Up resistor. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
{\footnotesize template$<$enum Data\+Direction Dd, class Io $>$ }\\uint8\+\_\+t \hyperlink{namespaceports_aa339a9d178cb414c4cf243450d5887d2}{\+\_\+set\+\_\+or\+\_\+get} (uint8\+\_\+t val)
\begin{DoxyCompactList}\small\item\em Redirects to \hyperlink{namespaceports_a75686ee2e9a291c0095dec6d73e4af8d}{\+\_\+set\+\_\+or\+\_\+get\+\_\+f()} with the correct register. \end{DoxyCompactList}\item 
{\footnotesize template$<$enum Data\+Direction Dd, class R $>$ }\\uint8\+\_\+t \hyperlink{namespaceports_a75686ee2e9a291c0095dec6d73e4af8d}{\+\_\+set\+\_\+or\+\_\+get\+\_\+f} (R \&reg, uint8\+\_\+t bit, uint8\+\_\+t value)
\begin{DoxyCompactList}\small\item\em Performs the bit \char`\"{}magic\char`\"{} to read a specifc bit from a register or write only one bit to a register. \end{DoxyCompactList}\item 
{\footnotesize template$<$enum Data\+Direction Dd, class D7 , uint8\+\_\+t B7, class D6 , uint8\+\_\+t B6, class D5 , uint8\+\_\+t B5, class D4 , uint8\+\_\+t B4, class D3 , uint8\+\_\+t B3, class D2 , uint8\+\_\+t B2, class D1 , uint8\+\_\+t B1, class D0 , uint8\+\_\+t B0, typename R , typename V $>$ }\\static uint8\+\_\+t \hyperlink{namespaceports_a541ed8a2807f6d65c80cdf90cd7106eb}{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits\+\_\+regs} (R \&rB, R \&rC, R \&rD, const V \&val)
\begin{DoxyCompactList}\small\item\em If Dd is Data\+Direction\+::\+Write takes a bit value from {\ttfamily val} and writes this bit to {\ttfamily rB}, {\ttfamily rC} or {\ttfamily rD}. If {\ttfamily Dd} is Data\+Direction\+::\+Read reads a bit value from {\ttfamily rB}, {\ttfamily rC} or {\ttfamily rD} and returns the value in the {\ttfamily uint8\+\_\+t} return value. \end{DoxyCompactList}\item 
{\footnotesize template$<$enum Data\+Direction Dd, enum I\+O\+Reg Reg, class D7 , uint8\+\_\+t B7, class D6 , uint8\+\_\+t B6, class D5 , uint8\+\_\+t B5, class D4 , uint8\+\_\+t B4, class D3 , uint8\+\_\+t B3, class D2 , uint8\+\_\+t B2, class D1 , uint8\+\_\+t B1, class D0 , uint8\+\_\+t B0, typename V $>$ }\\static uint8\+\_\+t \hyperlink{namespaceports_a9cb9b3646fb9795dfbe079336dfc6fbb}{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits} (const V \&val)
\begin{DoxyCompactList}\small\item\em Redirects to \hyperlink{namespaceports_a541ed8a2807f6d65c80cdf90cd7106eb}{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits\+\_\+regs()}. \end{DoxyCompactList}\item 
{\footnotesize template$<$class D7 , uint8\+\_\+t B7, class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B6 = -\/1, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B5 = -\/1, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B4 = -\/1, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B3 = -\/1, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B2 = -\/1, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B1 = -\/1, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B0 = -\/1, typename R  = int8\+\_\+t, typename V  = int8\+\_\+t$>$ }\\static void \hyperlink{namespaceports_aac15fb87d8fede3f2bf8d764ab42965f}{set\+\_\+8\+\_\+bits} (R \&rB, R \&rC, R \&rD, const V \&val)
\begin{DoxyCompactList}\small\item\em Takes a bit value from {\ttfamily val} and writes this bit to {\ttfamily rB}, {\ttfamily rC} or {\ttfamily rD}. \end{DoxyCompactList}\item 
{\footnotesize template$<$class D7 , uint8\+\_\+t B7, class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B6 = -\/1, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B5 = -\/1, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B4 = -\/1, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B3 = -\/1, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B2 = -\/1, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B1 = -\/1, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B0 = -\/1, typename R  = uint8\+\_\+t$>$ }\\static uint8\+\_\+t \hyperlink{namespaceports_a9a1959ec95780c00a964b174a27b2a37}{get\+\_\+8\+\_\+bits} (R \&rB, R \&rC, R \&rD)
\begin{DoxyCompactList}\small\item\em Reads a bit value from {\ttfamily rB}, {\ttfamily rC} or {\ttfamily rD} and returns the value in the {\ttfamily uint8\+\_\+t} return value. \end{DoxyCompactList}\item 
{\footnotesize template$<$class D7 , class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, typename R  = uint8\+\_\+t, typename V  = uint8\+\_\+t$>$ }\\static void \hyperlink{namespaceports_a7034c689dd509dc9c11ba8be46a26fd0}{set\+\_\+8\+\_\+byte} (R \&rB, R \&rC, R \&rD, const V \&val)
\begin{DoxyCompactList}\small\item\em See \hyperlink{namespaceports_aac15fb87d8fede3f2bf8d764ab42965f}{set\+\_\+8\+\_\+bits()}, to which this function redirects, with {\ttfamily B7 = 7} .. {\ttfamily B0 = 0}. \end{DoxyCompactList}\item 
{\footnotesize template$<$class D7 , class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, typename R  = uint8\+\_\+t$>$ }\\static uint8\+\_\+t \hyperlink{namespaceports_ae7d1ffc9ed6454ca61b006ffe43e4e6e}{get\+\_\+8\+\_\+byte} (R \&rB, R \&rC, R \&rD)
\begin{DoxyCompactList}\small\item\em See \hyperlink{namespaceports_a9a1959ec95780c00a964b174a27b2a37}{get\+\_\+8\+\_\+bits()}, to which this function redirects, with {\ttfamily B7 = 7} .. {\ttfamily B0 = 0}. \end{DoxyCompactList}\item 
{\footnotesize template$<$enum ports \+::\+I\+O\+Reg I\+O\+Reg, class D7 , uint8\+\_\+t B7, class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B6 = -\/1, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B5 = -\/1, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B4 = -\/1, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B3 = -\/1, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B2 = -\/1, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B1 = -\/1, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B0 = -\/1, typename V  = uint8\+\_\+t$>$ }\\static void \hyperlink{namespaceports_ac9262ca010e65ff684986eef2900942f}{set\+\_\+8\+\_\+bits} (const V \&val)
\begin{DoxyCompactList}\small\item\em See \hyperlink{namespaceports_aac15fb87d8fede3f2bf8d764ab42965f}{set\+\_\+8\+\_\+bits()}. \end{DoxyCompactList}\item 
{\footnotesize template$<$enum ports \+::\+I\+O\+Reg I\+O\+Reg, class D7 , uint8\+\_\+t B7, class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B6 = -\/1, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B5 = -\/1, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B4 = -\/1, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B3 = -\/1, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B2 = -\/1, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B1 = -\/1, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B0 = -\/1$>$ }\\static uint8\+\_\+t \hyperlink{namespaceports_a2a0a17506421aaa10b7c087124a09b72}{get\+\_\+8\+\_\+bits} ()
\begin{DoxyCompactList}\small\item\em See \hyperlink{namespaceports_a9a1959ec95780c00a964b174a27b2a37}{get\+\_\+8\+\_\+bits()}. \end{DoxyCompactList}\item 
{\footnotesize template$<$enum ports \+::\+I\+O\+Reg I\+O\+Reg, class D7 , class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED$>$ }\\static uint8\+\_\+t \hyperlink{namespaceports_abcf67102d107c0aaad21fbb9f15563ae}{get\+\_\+8\+\_\+byte} ()
\begin{DoxyCompactList}\small\item\em See \hyperlink{namespaceports_ae7d1ffc9ed6454ca61b006ffe43e4e6e}{get\+\_\+8\+\_\+byte()}. \end{DoxyCompactList}\item 
{\footnotesize template$<$enum ports \+::\+I\+O\+Reg I\+O\+Reg, class D7 , class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, typename V  = uint8\+\_\+t$>$ }\\static void \hyperlink{namespaceports_a61265646961334c58df6d4ed66e290d0}{set\+\_\+8\+\_\+byte} (const V \&val)
\begin{DoxyCompactList}\small\item\em See \hyperlink{namespaceports_a7034c689dd509dc9c11ba8be46a26fd0}{set\+\_\+8\+\_\+byte()}. \end{DoxyCompactList}\item 
{\footnotesize template$<$enum ports \+::\+I\+O\+Reg I\+O\+Reg, class D3 , class D2 , class D1 , class D0 , uint8\+\_\+t offset = 0, typename V  = const uint8\+\_\+t$>$ }\\static void \hyperlink{namespaceports_af6d35bb70c3973212025200a2af3ac5c}{set\+\_\+4\+\_\+nibble} (const V \&val)
\begin{DoxyCompactList}\small\item\em See \hyperlink{namespaceports_aac15fb87d8fede3f2bf8d764ab42965f}{set\+\_\+8\+\_\+bits()}. This function is optimized for situations where you want to set 4 pin values. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
ports related code is in this namespace. 

By default ports related classes, enums,... are defined inside the {\ttfamily ports} namespace. If this creates a name clash with your code you may modify the namespace name by setting A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+O\+R\+TS or A\+L\+I\+B\+V\+R\+\_\+\+N\+A\+M\+E\+S\+P\+A\+C\+E\+\_\+\+P\+R\+E\+F\+IX. 

\subsection{Enumeration Type Documentation}
\hypertarget{namespaceports_a9949317f344930bd6ad1097e80c97b67}{}\label{namespaceports_a9949317f344930bd6ad1097e80c97b67} 
\index{ports@{ports}!\+\_\+\+Port@{\+\_\+\+Port}}
\index{\+\_\+\+Port@{\+\_\+\+Port}!ports@{ports}}
\subsubsection{\texorpdfstring{\+\_\+\+Port}{\_Port}}
{\footnotesize\ttfamily enum \hyperlink{namespaceports_a9949317f344930bd6ad1097e80c97b67}{ports\+::\+\_\+\+Port}\hspace{0.3cm}{\ttfamily [strong]}}



Used in pin {\ttfamily typedef}s to specify the port of a pin. 

Probably only useful internally. \hypertarget{namespaceports_a46987e78fa447129742fadda5eccafb4}{}\label{namespaceports_a46987e78fa447129742fadda5eccafb4} 
\index{ports@{ports}!Data\+Direction@{Data\+Direction}}
\index{Data\+Direction@{Data\+Direction}!ports@{ports}}
\subsubsection{\texorpdfstring{Data\+Direction}{DataDirection}}
{\footnotesize\ttfamily enum \hyperlink{namespaceports_a46987e78fa447129742fadda5eccafb4}{ports\+::\+Data\+Direction}\hspace{0.3cm}{\ttfamily [strong]}}



Type safe enum for Data\+Direction. 

When using this enum the compiler can verify that the correct register is used (i.\+e. casts to and from this enum are only implemented on the \hyperlink{structports_1_1Pin_aaebb4d6cb5db0635fe8e7d6e7d315c7f}{Pin\+::\+D\+DR} variable.)

\begin{DoxySeeAlso}{See also}
\hyperlink{structports_1_1Pin_aaebb4d6cb5db0635fe8e7d6e7d315c7f}{Pin\+::\+D\+DR}
\end{DoxySeeAlso}
This enum is also used internally when one function implements -- depending on this enum -- either a read or a write operation. \hypertarget{namespaceports_a49bf0ccedb4cfed89a328574e53bec07}{}\label{namespaceports_a49bf0ccedb4cfed89a328574e53bec07} 
\index{ports@{ports}!Pull\+Up@{Pull\+Up}}
\index{Pull\+Up@{Pull\+Up}!ports@{ports}}
\subsubsection{\texorpdfstring{Pull\+Up}{PullUp}}
{\footnotesize\ttfamily enum \hyperlink{namespaceports_a49bf0ccedb4cfed89a328574e53bec07}{ports\+::\+Pull\+Up}\hspace{0.3cm}{\ttfamily [strong]}}



Type safe enum for the internal Pull Up resistor. 

\begin{DoxySeeAlso}{See also}
\hyperlink{structports_1_1Pin_aaa08f0eb17ef31d9f46d65d50c8a093e}{Pin\+::\+P\+O\+RT}
\end{DoxySeeAlso}
When using this enum the compiler can verify that the correct register is used (i.\+e. casts to and from this enum are only implemented on the \hyperlink{structports_1_1Pin_aaa08f0eb17ef31d9f46d65d50c8a093e}{Pin\+::\+P\+O\+RT} variable.) 

\subsection{Function Documentation}
\hypertarget{namespaceports_aa339a9d178cb414c4cf243450d5887d2}{}\label{namespaceports_aa339a9d178cb414c4cf243450d5887d2} 
\index{ports@{ports}!\+\_\+set\+\_\+or\+\_\+get@{\+\_\+set\+\_\+or\+\_\+get}}
\index{\+\_\+set\+\_\+or\+\_\+get@{\+\_\+set\+\_\+or\+\_\+get}!ports@{ports}}
\subsubsection{\texorpdfstring{\+\_\+set\+\_\+or\+\_\+get()}{\_set\_or\_get()}}
{\footnotesize\ttfamily template$<$enum Data\+Direction Dd, class Io $>$ \\
uint8\+\_\+t ports\+::\+\_\+set\+\_\+or\+\_\+get (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{val }\end{DoxyParamCaption})}



Redirects to \hyperlink{namespaceports_a75686ee2e9a291c0095dec6d73e4af8d}{\+\_\+set\+\_\+or\+\_\+get\+\_\+f()} with the correct register. 


\begin{DoxyParams}{Parameters}
{\em val} & is ignored if Dd is ports\+::\+Data\+Direction\+::\+Read. \\
\hline
\end{DoxyParams}

\begin{DoxyTemplParams}{Template Parameters}
{\em Io} & must have 3 static members\+: {\ttfamily io\+\_\+reg}, {\ttfamily port} and {\ttfamily bit}. The class \hyperlink{structports_1_1Pin}{Pin} {\ttfamily typedef}s are intended for this.\\
\hline
\end{DoxyTemplParams}
If for instance Io\+::io\+\_\+reg == D\+D\+Rx and Io\+::port == \+\_\+\+Port\+::B \hyperlink{namespaceports_a75686ee2e9a291c0095dec6d73e4af8d}{\+\_\+set\+\_\+or\+\_\+get\+\_\+f()} is called with {\ttfamily D\+D\+RB}.

Probably only useful internally. \hypertarget{namespaceports_a9cb9b3646fb9795dfbe079336dfc6fbb}{}\label{namespaceports_a9cb9b3646fb9795dfbe079336dfc6fbb} 
\index{ports@{ports}!\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits@{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits}}
\index{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits@{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits}!ports@{ports}}
\subsubsection{\texorpdfstring{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits()}{\_set\_or\_get\_8\_bits()}}
{\footnotesize\ttfamily template$<$enum Data\+Direction Dd, enum I\+O\+Reg Reg, class D7 , uint8\+\_\+t B7, class D6 , uint8\+\_\+t B6, class D5 , uint8\+\_\+t B5, class D4 , uint8\+\_\+t B4, class D3 , uint8\+\_\+t B3, class D2 , uint8\+\_\+t B2, class D1 , uint8\+\_\+t B1, class D0 , uint8\+\_\+t B0, typename V $>$ \\
static uint8\+\_\+t ports\+::\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits (\begin{DoxyParamCaption}\item[{const V \&}]{val }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Redirects to \hyperlink{namespaceports_a541ed8a2807f6d65c80cdf90cd7106eb}{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits\+\_\+regs()}. 


\begin{DoxyTemplParams}{Template Parameters}
{\em Reg} & may either be {\ttfamily D\+D\+Rx}, {\ttfamily P\+I\+Nx} or {\ttfamily P\+O\+R\+Tx}.
\begin{DoxyItemize}
\item {\ttfamily D\+D\+Rx}\+: redirects with {\ttfamily D\+D\+RB}, {\ttfamily D\+D\+RC} and {\ttfamily D\+D\+RD} as registers.
\item {\ttfamily P\+O\+R\+Tx}\+: redirects with {\ttfamily P\+O\+R\+TB}, {\ttfamily P\+O\+R\+TC} and {\ttfamily P\+O\+R\+TD} as registers.
\item {\ttfamily P\+I\+Nx}\+: redirects with {\ttfamily P\+I\+NB}, {\ttfamily P\+I\+NC} and {\ttfamily P\+I\+ND} as registers.
\end{DoxyItemize}\\
\hline
\end{DoxyTemplParams}
See other \hyperlink{namespaceports_a541ed8a2807f6d65c80cdf90cd7106eb}{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits\+\_\+regs()} for the meaning of all other parameters. \hypertarget{namespaceports_a541ed8a2807f6d65c80cdf90cd7106eb}{}\label{namespaceports_a541ed8a2807f6d65c80cdf90cd7106eb} 
\index{ports@{ports}!\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits\+\_\+regs@{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits\+\_\+regs}}
\index{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits\+\_\+regs@{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits\+\_\+regs}!ports@{ports}}
\subsubsection{\texorpdfstring{\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits\+\_\+regs()}{\_set\_or\_get\_8\_bits\_regs()}}
{\footnotesize\ttfamily template$<$enum Data\+Direction Dd, class D7 , uint8\+\_\+t B7, class D6 , uint8\+\_\+t B6, class D5 , uint8\+\_\+t B5, class D4 , uint8\+\_\+t B4, class D3 , uint8\+\_\+t B3, class D2 , uint8\+\_\+t B2, class D1 , uint8\+\_\+t B1, class D0 , uint8\+\_\+t B0, typename R , typename V $>$ \\
static uint8\+\_\+t ports\+::\+\_\+set\+\_\+or\+\_\+get\+\_\+8\+\_\+bits\+\_\+regs (\begin{DoxyParamCaption}\item[{R \&}]{rB,  }\item[{R \&}]{rC,  }\item[{R \&}]{rD,  }\item[{const V \&}]{val }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



If Dd is Data\+Direction\+::\+Write takes a bit value from {\ttfamily val} and writes this bit to {\ttfamily rB}, {\ttfamily rC} or {\ttfamily rD}. If {\ttfamily Dd} is Data\+Direction\+::\+Read reads a bit value from {\ttfamily rB}, {\ttfamily rC} or {\ttfamily rD} and returns the value in the {\ttfamily uint8\+\_\+t} return value. 

See \hyperlink{namespaceports_aac15fb87d8fede3f2bf8d764ab42965f}{set\+\_\+8\+\_\+bits()} for a more detailed explaination when {\ttfamily Dd} == Data\+Direction\+::\+Write and \hyperlink{namespaceports_a9a1959ec95780c00a964b174a27b2a37}{get\+\_\+8\+\_\+bits()} when {\ttfamily Dd} == Data\+Direction\+::\+Read.

Don\textquotesingle{}t be intimated by the length of this function, a good compiler will optimize this to a few simple instructions.


\begin{DoxyTemplParams}{Template Parameters}
{\em Dd} & data direction \\
\hline
{\em D7} & {\ttfamily D7\+::port} and {\ttfamily D7\+::pin} specify a bit position in {\ttfamily rB}, {\ttfamily rC} or {\ttfamily rD}. \\
\hline
{\em B7} & a bit position in val. \\
\hline
\end{DoxyTemplParams}
\hypertarget{namespaceports_a75686ee2e9a291c0095dec6d73e4af8d}{}\label{namespaceports_a75686ee2e9a291c0095dec6d73e4af8d} 
\index{ports@{ports}!\+\_\+set\+\_\+or\+\_\+get\+\_\+f@{\+\_\+set\+\_\+or\+\_\+get\+\_\+f}}
\index{\+\_\+set\+\_\+or\+\_\+get\+\_\+f@{\+\_\+set\+\_\+or\+\_\+get\+\_\+f}!ports@{ports}}
\subsubsection{\texorpdfstring{\+\_\+set\+\_\+or\+\_\+get\+\_\+f()}{\_set\_or\_get\_f()}}
{\footnotesize\ttfamily template$<$enum Data\+Direction Dd, class R $>$ \\
uint8\+\_\+t ports\+::\+\_\+set\+\_\+or\+\_\+get\+\_\+f (\begin{DoxyParamCaption}\item[{R \&}]{reg,  }\item[{uint8\+\_\+t}]{bit,  }\item[{uint8\+\_\+t}]{value }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}}



Performs the bit \char`\"{}magic\char`\"{} to read a specifc bit from a register or write only one bit to a register. 


\begin{DoxyTemplParams}{Template Parameters}
{\em Dd} & (an enum \hyperlink{namespaceports_a46987e78fa447129742fadda5eccafb4}{ports\+::\+Data\+Direction}) specifies the direction. \\
\hline
\end{DoxyTemplParams}

\begin{DoxyParams}{Parameters}
{\em value} & is ignored if Dd is ports\+::\+Data\+Direction\+::\+Read.\\
\hline
\end{DoxyParams}
Probably only useful internally. \hypertarget{namespaceports_a9a1959ec95780c00a964b174a27b2a37}{}\label{namespaceports_a9a1959ec95780c00a964b174a27b2a37} 
\index{ports@{ports}!get\+\_\+8\+\_\+bits@{get\+\_\+8\+\_\+bits}}
\index{get\+\_\+8\+\_\+bits@{get\+\_\+8\+\_\+bits}!ports@{ports}}
\subsubsection{\texorpdfstring{get\+\_\+8\+\_\+bits()}{get\_8\_bits()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$class D7 , uint8\+\_\+t B7, class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B6 = -\/1, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B5 = -\/1, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B4 = -\/1, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B3 = -\/1, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B2 = -\/1, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B1 = -\/1, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B0 = -\/1, typename R  = uint8\+\_\+t$>$ \\
static uint8\+\_\+t ports\+::get\+\_\+8\+\_\+bits (\begin{DoxyParamCaption}\item[{R \&}]{rB,  }\item[{R \&}]{rC,  }\item[{R \&}]{rD }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Reads a bit value from {\ttfamily rB}, {\ttfamily rC} or {\ttfamily rD} and returns the value in the {\ttfamily uint8\+\_\+t} return value. 

There are 8 template argument pairs ({\ttfamily D7}, {\ttfamily B7}) .. ({\ttfamily D0}, {\ttfamily B0}). Every of those pairs is indepedent and the order of those pairs is not important \mbox{[}1\mbox{]}.

The following explaination only explains one pair ({\ttfamily D7}, {\ttfamily B7}). The other pairs behave exactly the same.

{\ttfamily D7} must have 2 static values\+: {\ttfamily D7\+::port} and {\ttfamily D7\+::bit}. See struct \hyperlink{structports_1_1Pin}{Pin}.

{\ttfamily D7} \char`\"{}points\char`\"{} to a bit ({\ttfamily D7\+::bit}) in either {\ttfamily rB}, {\ttfamily rC} or {\ttfamily rD} ({\ttfamily D7\+::port}). {\ttfamily B7} points to a bit in the return value.

The bit value from {\ttfamily D7} is copied to bit {\ttfamily B7} in the returned {\ttfamily uint8\+\_\+t}.

Example\+: assume {\ttfamily D7 == P\+I\+N\+\_\+\+B3} and {\ttfamily B7 == 1}

then\+: {\ttfamily P\+I\+N\+\_\+\+B3\+::port} is {\ttfamily \+\_\+\+Port\+::B} {\ttfamily P\+I\+N\+\_\+\+B3\+::bit} is 3.

Reads from {\ttfamily rB} at position 3 and returns the read value at position 1 in the returned {\ttfamily uint8\+\_\+t}.

{\ttfamily val} is not used.

\mbox{[}1\mbox{]}\+: The order is relevant, when a \hyperlink{structports_1_1Pin}{Pin} {\ttfamily typedef} (D$\ast$) or bit position (B$\ast$) is used more than once. Earlier template arguments take precedence. Don\textquotesingle{}t rely on this behaviour, I might change this at some point!


\begin{DoxyTemplParams}{Template Parameters}
{\em D7} & {\ttfamily D7\+::port} and {\ttfamily D7\+::pin} specify a bit position in {\ttfamily rB}, {\ttfamily rC} or {\ttfamily rD}. \\
\hline
{\em B7} & a bit position in {\ttfamily val}. \\
\hline
\end{DoxyTemplParams}
\hypertarget{namespaceports_a2a0a17506421aaa10b7c087124a09b72}{}\label{namespaceports_a2a0a17506421aaa10b7c087124a09b72} 
\index{ports@{ports}!get\+\_\+8\+\_\+bits@{get\+\_\+8\+\_\+bits}}
\index{get\+\_\+8\+\_\+bits@{get\+\_\+8\+\_\+bits}!ports@{ports}}
\subsubsection{\texorpdfstring{get\+\_\+8\+\_\+bits()}{get\_8\_bits()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$enum ports \+::\+I\+O\+Reg I\+O\+Reg, class D7 , uint8\+\_\+t B7, class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B6 = -\/1, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B5 = -\/1, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B4 = -\/1, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B3 = -\/1, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B2 = -\/1, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B1 = -\/1, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B0 = -\/1$>$ \\
static uint8\+\_\+t ports\+::get\+\_\+8\+\_\+bits (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



See \hyperlink{namespaceports_a9a1959ec95780c00a964b174a27b2a37}{get\+\_\+8\+\_\+bits()}. 

The source registers ({\ttfamily rB}, {\ttfamily rC} and {\ttfamily rD}) are chosen using I\+O\+Reg. \hypertarget{namespaceports_ae7d1ffc9ed6454ca61b006ffe43e4e6e}{}\label{namespaceports_ae7d1ffc9ed6454ca61b006ffe43e4e6e} 
\index{ports@{ports}!get\+\_\+8\+\_\+byte@{get\+\_\+8\+\_\+byte}}
\index{get\+\_\+8\+\_\+byte@{get\+\_\+8\+\_\+byte}!ports@{ports}}
\subsubsection{\texorpdfstring{get\+\_\+8\+\_\+byte()}{get\_8\_byte()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$class D7 , class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, typename R  = uint8\+\_\+t$>$ \\
static uint8\+\_\+t ports\+::get\+\_\+8\+\_\+byte (\begin{DoxyParamCaption}\item[{R \&}]{rB,  }\item[{R \&}]{rC,  }\item[{R \&}]{rD }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



See \hyperlink{namespaceports_a9a1959ec95780c00a964b174a27b2a37}{get\+\_\+8\+\_\+bits()}, to which this function redirects, with {\ttfamily B7 = 7} .. {\ttfamily B0 = 0}. 


\begin{DoxyTemplParams}{Template Parameters}
{\em D7} & {\ttfamily D7\+::port} and {\ttfamily D7\+::pin} must be defined \\
\hline
\end{DoxyTemplParams}
\hypertarget{namespaceports_abcf67102d107c0aaad21fbb9f15563ae}{}\label{namespaceports_abcf67102d107c0aaad21fbb9f15563ae} 
\index{ports@{ports}!get\+\_\+8\+\_\+byte@{get\+\_\+8\+\_\+byte}}
\index{get\+\_\+8\+\_\+byte@{get\+\_\+8\+\_\+byte}!ports@{ports}}
\subsubsection{\texorpdfstring{get\+\_\+8\+\_\+byte()}{get\_8\_byte()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$enum ports \+::\+I\+O\+Reg I\+O\+Reg, class D7 , class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED$>$ \\
static uint8\+\_\+t ports\+::get\+\_\+8\+\_\+byte (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



See \hyperlink{namespaceports_ae7d1ffc9ed6454ca61b006ffe43e4e6e}{get\+\_\+8\+\_\+byte()}. 

The source registers ({\ttfamily rB}, {\ttfamily rC} and {\ttfamily rD}) are chosen using I\+O\+Reg. \hypertarget{namespaceports_af6d35bb70c3973212025200a2af3ac5c}{}\label{namespaceports_af6d35bb70c3973212025200a2af3ac5c} 
\index{ports@{ports}!set\+\_\+4\+\_\+nibble@{set\+\_\+4\+\_\+nibble}}
\index{set\+\_\+4\+\_\+nibble@{set\+\_\+4\+\_\+nibble}!ports@{ports}}
\subsubsection{\texorpdfstring{set\+\_\+4\+\_\+nibble()}{set\_4\_nibble()}}
{\footnotesize\ttfamily template$<$enum ports \+::\+I\+O\+Reg I\+O\+Reg, class D3 , class D2 , class D1 , class D0 , uint8\+\_\+t offset = 0, typename V  = const uint8\+\_\+t$>$ \\
static void ports\+::set\+\_\+4\+\_\+nibble (\begin{DoxyParamCaption}\item[{const V \&}]{val }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



See \hyperlink{namespaceports_aac15fb87d8fede3f2bf8d764ab42965f}{set\+\_\+8\+\_\+bits()}. This function is optimized for situations where you want to set 4 pin values. 

{\ttfamily D3}, {\ttfamily D2}, {\ttfamily D1}, {\ttfamily D0} specify the pins. The bit values for those pins are taken from {\ttfamily val}.

Bit 0 (the lsb) from {\ttfamily val} is assigned to {\ttfamily D0}. ~\newline
.. ~\newline
Bit 3 from {\ttfamily val} is assigned to {\ttfamily D3}.

By setting {\ttfamily offset} the bit positions are shifted.

If for instance {\ttfamily offset} is 2 then\+:

Bit 2 from {\ttfamily val} is assigned to {\ttfamily D0}. ~\newline
.. ~\newline
Bit 5 from {\ttfamily val} is assigned to {\ttfamily D3}.

The destination registers ({\ttfamily rB}, {\ttfamily rC} and {\ttfamily rD}) are chosen using I\+O\+Reg. \hypertarget{namespaceports_aac15fb87d8fede3f2bf8d764ab42965f}{}\label{namespaceports_aac15fb87d8fede3f2bf8d764ab42965f} 
\index{ports@{ports}!set\+\_\+8\+\_\+bits@{set\+\_\+8\+\_\+bits}}
\index{set\+\_\+8\+\_\+bits@{set\+\_\+8\+\_\+bits}!ports@{ports}}
\subsubsection{\texorpdfstring{set\+\_\+8\+\_\+bits()}{set\_8\_bits()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$class D7 , uint8\+\_\+t B7, class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B6 = -\/1, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B5 = -\/1, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B4 = -\/1, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B3 = -\/1, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B2 = -\/1, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B1 = -\/1, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B0 = -\/1, typename R  = int8\+\_\+t, typename V  = int8\+\_\+t$>$ \\
static void ports\+::set\+\_\+8\+\_\+bits (\begin{DoxyParamCaption}\item[{R \&}]{rB,  }\item[{R \&}]{rC,  }\item[{R \&}]{rD,  }\item[{const V \&}]{val }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



Takes a bit value from {\ttfamily val} and writes this bit to {\ttfamily rB}, {\ttfamily rC} or {\ttfamily rD}. 

There are 8 template argument pairs (D7, B7) .. (D0, B0). Every of those pairs is indepedent and the order of those pairs is not important \mbox{[}1\mbox{]}.

The following explaination only explains one pair (D7, B7). The other pairs behave exactly the same.

{\ttfamily D7} must have 2 static values\+: {\ttfamily D7\+::port} and {\ttfamily D7\+::bit}. See struct \hyperlink{structports_1_1Pin}{Pin}.

{\ttfamily D7} \char`\"{}points\char`\"{} to a bit ({\ttfamily D7\+::bit}) in either {\ttfamily rB}, {\ttfamily rC} or {\ttfamily rD} ({\ttfamily D7\+::port}). {\ttfamily B7} points to a bit in {\ttfamily val} or to a bit in the return value.

The bit {\ttfamily B7} in {\ttfamily val} is copied to {\ttfamily D7}.

Example\+: assume {\ttfamily D7 == P\+I\+N\+\_\+\+B3} and {\ttfamily B7 == 1} and {\ttfamily val == 0b00000010}

then\+: {\ttfamily P\+I\+N\+\_\+\+B3\+::port} is {\ttfamily \+\_\+\+Port\+::B} {\ttfamily P\+I\+N\+\_\+\+B3\+::bit} is 3.

Uses {\ttfamily val \& \+\_\+\+B\+V(1)}, which is 1 and assigns it to {\ttfamily rB} at position 3.

\mbox{[}1\mbox{]}\+: The order is relevant, when a \hyperlink{structports_1_1Pin}{Pin} {\ttfamily typedef} (D$\ast$) or bit position (B$\ast$) is used more than once. Earlier template arguments take precedence. Don\textquotesingle{}t rely on this behaviour, I might change this at some point!


\begin{DoxyTemplParams}{Template Parameters}
{\em D7} & {\ttfamily D7\+::port} and {\ttfamily D7\+::pin} specify a bit position in {\ttfamily rB}, {\ttfamily rC} or {\ttfamily rD}. \\
\hline
{\em B7} & a bit position in {\ttfamily val}. \\
\hline
\end{DoxyTemplParams}
\hypertarget{namespaceports_ac9262ca010e65ff684986eef2900942f}{}\label{namespaceports_ac9262ca010e65ff684986eef2900942f} 
\index{ports@{ports}!set\+\_\+8\+\_\+bits@{set\+\_\+8\+\_\+bits}}
\index{set\+\_\+8\+\_\+bits@{set\+\_\+8\+\_\+bits}!ports@{ports}}
\subsubsection{\texorpdfstring{set\+\_\+8\+\_\+bits()}{set\_8\_bits()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$enum ports \+::\+I\+O\+Reg I\+O\+Reg, class D7 , uint8\+\_\+t B7, class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B6 = -\/1, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B5 = -\/1, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B4 = -\/1, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B3 = -\/1, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B2 = -\/1, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B1 = -\/1, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, int8\+\_\+t B0 = -\/1, typename V  = uint8\+\_\+t$>$ \\
static void ports\+::set\+\_\+8\+\_\+bits (\begin{DoxyParamCaption}\item[{const V \&}]{val }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



See \hyperlink{namespaceports_aac15fb87d8fede3f2bf8d764ab42965f}{set\+\_\+8\+\_\+bits()}. 

The destination registers ({\ttfamily rB}, {\ttfamily rC} and {\ttfamily rD}) are chosen using I\+O\+Reg. \hypertarget{namespaceports_a7034c689dd509dc9c11ba8be46a26fd0}{}\label{namespaceports_a7034c689dd509dc9c11ba8be46a26fd0} 
\index{ports@{ports}!set\+\_\+8\+\_\+byte@{set\+\_\+8\+\_\+byte}}
\index{set\+\_\+8\+\_\+byte@{set\+\_\+8\+\_\+byte}!ports@{ports}}
\subsubsection{\texorpdfstring{set\+\_\+8\+\_\+byte()}{set\_8\_byte()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$class D7 , class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, typename R  = uint8\+\_\+t, typename V  = uint8\+\_\+t$>$ \\
static void ports\+::set\+\_\+8\+\_\+byte (\begin{DoxyParamCaption}\item[{R \&}]{rB,  }\item[{R \&}]{rC,  }\item[{R \&}]{rD,  }\item[{const V \&}]{val }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



See \hyperlink{namespaceports_aac15fb87d8fede3f2bf8d764ab42965f}{set\+\_\+8\+\_\+bits()}, to which this function redirects, with {\ttfamily B7 = 7} .. {\ttfamily B0 = 0}. 


\begin{DoxyTemplParams}{Template Parameters}
{\em D7} & {\ttfamily D7\+::port} and {\ttfamily D7\+::pin} must be defined \\
\hline
\end{DoxyTemplParams}
\hypertarget{namespaceports_a61265646961334c58df6d4ed66e290d0}{}\label{namespaceports_a61265646961334c58df6d4ed66e290d0} 
\index{ports@{ports}!set\+\_\+8\+\_\+byte@{set\+\_\+8\+\_\+byte}}
\index{set\+\_\+8\+\_\+byte@{set\+\_\+8\+\_\+byte}!ports@{ports}}
\subsubsection{\texorpdfstring{set\+\_\+8\+\_\+byte()}{set\_8\_byte()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$enum ports \+::\+I\+O\+Reg I\+O\+Reg, class D7 , class D6  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D5  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D4  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D3  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D2  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D1  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, class D0  = P\+I\+N\+\_\+\+U\+N\+U\+S\+ED, typename V  = uint8\+\_\+t$>$ \\
static void ports\+::set\+\_\+8\+\_\+byte (\begin{DoxyParamCaption}\item[{const V \&}]{val }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [static]}}



See \hyperlink{namespaceports_a7034c689dd509dc9c11ba8be46a26fd0}{set\+\_\+8\+\_\+byte()}. 

The destination registers ({\ttfamily rB}, {\ttfamily rC} and {\ttfamily rD}) are chosen using I\+O\+Reg. 