vsim -voptargs=+acc LIB_Miniproj_RISCV.bench_control_logic
# vsim -voptargs=+acc LIB_Miniproj_RISCV.bench_control_logic 
# Loading sv_std.std
# Loading LIB_Miniproj_RISCV.bench_control_logic
# Loading LIB_Miniproj_RISCV.control_logic
add wave -position insertpoint  \
sim:/bench_control_logic/control_logic_inst/clk \
sim:/bench_control_logic/control_logic_inst/rst \
sim:/bench_control_logic/control_logic_inst/inst_i \
sim:/bench_control_logic/control_logic_inst/br_un_o \
sim:/bench_control_logic/control_logic_inst/br_eq_i \
sim:/bench_control_logic/control_logic_inst/br_lt_i \
sim:/bench_control_logic/control_logic_inst/A1_sel_o \
sim:/bench_control_logic/control_logic_inst/B1_sel_o \
sim:/bench_control_logic/control_logic_inst/A2_sel_o \
sim:/bench_control_logic/control_logic_inst/B2_sel_o \
sim:/bench_control_logic/control_logic_inst/alu_op_o \
sim:/bench_control_logic/control_logic_inst/mem_rw_o \
sim:/bench_control_logic/control_logic_inst/wb_sel1_o \
sim:/bench_control_logic/control_logic_inst/wb_sel2_o \
sim:/bench_control_logic/control_logic_inst/reg_w_en_o \
sim:/bench_control_logic/control_logic_inst/pc_sel_o \
sim:/bench_control_logic/control_logic_inst/inst_reg0 \
sim:/bench_control_logic/control_logic_inst/inst_reg1 \
sim:/bench_control_logic/control_logic_inst/inst_reg2
run
run
