{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 08:10:24 2020 " "Info: Processing started: Mon Dec 14 08:10:24 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off dmx_vhdl -c dmx_vhdl --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dmx_vhdl -c dmx_vhdl --timing_analysis_only" {  } {  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "e f\[3\] 8.651 ns Longest " "Info: Longest tpd from source pin \"e\" to destination pin \"f\[3\]\" is 8.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns e 1 PIN PIN_V18 4 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_V18; Fanout = 4; PIN Node = 'e'" {  } { { "E:/lab-8/dmx_vhdl/db/dmx_vhdl_cmp.qrpt" "" { Report "E:/lab-8/dmx_vhdl/db/dmx_vhdl_cmp.qrpt" Compiler "dmx_vhdl" "UNKNOWN" "V1" "E:/lab-8/dmx_vhdl/db/dmx_vhdl.quartus_db" { Floorplan "E:/lab-8/dmx_vhdl/" "" "" { e } "NODE_NAME" } "" } } { "dmx_vhdl.vhd" "" { Text "E:/lab-8/dmx_vhdl/dmx_vhdl.vhd" 9 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.858 ns) + CELL(0.183 ns) 5.128 ns Mux~57 2 COMB LC_X7_Y1_N2 1 " "Info: 2: + IC(3.858 ns) + CELL(0.183 ns) = 5.128 ns; Loc. = LC_X7_Y1_N2; Fanout = 1; COMB Node = 'Mux~57'" {  } { { "E:/lab-8/dmx_vhdl/db/dmx_vhdl_cmp.qrpt" "" { Report "E:/lab-8/dmx_vhdl/db/dmx_vhdl_cmp.qrpt" Compiler "dmx_vhdl" "UNKNOWN" "V1" "E:/lab-8/dmx_vhdl/db/dmx_vhdl.quartus_db" { Floorplan "E:/lab-8/dmx_vhdl/" "" "4.041 ns" { e Mux~57 } "NODE_NAME" } "" } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(2.404 ns) 8.651 ns f\[3\] 3 PIN PIN_U17 0 " "Info: 3: + IC(1.119 ns) + CELL(2.404 ns) = 8.651 ns; Loc. = PIN_U17; Fanout = 0; PIN Node = 'f\[3\]'" {  } { { "E:/lab-8/dmx_vhdl/db/dmx_vhdl_cmp.qrpt" "" { Report "E:/lab-8/dmx_vhdl/db/dmx_vhdl_cmp.qrpt" Compiler "dmx_vhdl" "UNKNOWN" "V1" "E:/lab-8/dmx_vhdl/db/dmx_vhdl.quartus_db" { Floorplan "E:/lab-8/dmx_vhdl/" "" "3.523 ns" { Mux~57 f[3] } "NODE_NAME" } "" } } { "dmx_vhdl.vhd" "" { Text "E:/lab-8/dmx_vhdl/dmx_vhdl.vhd" 10 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.674 ns 42.47 % " "Info: Total cell delay = 3.674 ns ( 42.47 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.977 ns 57.53 % " "Info: Total interconnect delay = 4.977 ns ( 57.53 % )" {  } {  } 0}  } { { "E:/lab-8/dmx_vhdl/db/dmx_vhdl_cmp.qrpt" "" { Report "E:/lab-8/dmx_vhdl/db/dmx_vhdl_cmp.qrpt" Compiler "dmx_vhdl" "UNKNOWN" "V1" "E:/lab-8/dmx_vhdl/db/dmx_vhdl.quartus_db" { Floorplan "E:/lab-8/dmx_vhdl/" "" "8.651 ns" { e Mux~57 f[3] } "NODE_NAME" } "" } } { "c:/altera/quartus50/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/quartus50/bin/Technology_Viewer.qrui" "8.651 ns" { e e~out0 Mux~57 f[3] } { 0.000ns 0.000ns 3.858ns 1.119ns } { 0.000ns 1.087ns 0.183ns 2.404ns } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 08:10:24 2020 " "Info: Processing ended: Mon Dec 14 08:10:24 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
