
ubuntu-preinstalled/more:     file format elf32-littlearm


Disassembly of section .init:

00000fac <.init>:
 fac:	push	{r3, lr}
 fb0:	bl	2250 <tcgetattr@plt+0xe88>
 fb4:	pop	{r3, pc}

Disassembly of section .plt:

00000fb8 <raise@plt-0x14>:
     fb8:	push	{lr}		; (str lr, [sp, #-4]!)
     fbc:	ldr	lr, [pc, #4]	; fc8 <raise@plt-0x4>
     fc0:	add	lr, pc, lr
     fc4:	ldr	pc, [lr, #8]!
     fc8:	andeq	r4, r1, ip, lsr #29

00000fcc <raise@plt>:
     fcc:	add	ip, pc, #0, 12
     fd0:	add	ip, ip, #20, 20	; 0x14000
     fd4:	ldr	pc, [ip, #3756]!	; 0xeac

00000fd8 <tigetnum@plt>:
     fd8:	add	ip, pc, #0, 12
     fdc:	add	ip, ip, #20, 20	; 0x14000
     fe0:	ldr	pc, [ip, #3748]!	; 0xea4

00000fe4 <strcmp@plt>:
     fe4:	add	ip, pc, #0, 12
     fe8:	add	ip, ip, #20, 20	; 0x14000
     fec:	ldr	pc, [ip, #3740]!	; 0xe9c

00000ff0 <__cxa_finalize@plt>:
     ff0:	add	ip, pc, #0, 12
     ff4:	add	ip, ip, #20, 20	; 0x14000
     ff8:	ldr	pc, [ip, #3732]!	; 0xe94

00000ffc <regerror@plt>:
     ffc:	add	ip, pc, #0, 12
    1000:	add	ip, ip, #20, 20	; 0x14000
    1004:	ldr	pc, [ip, #3724]!	; 0xe8c

00001008 <read@plt>:
    1008:	add	ip, pc, #0, 12
    100c:	add	ip, ip, #20, 20	; 0x14000
    1010:	ldr	pc, [ip, #3716]!	; 0xe84

00001014 <fflush@plt>:
    1014:	add	ip, pc, #0, 12
    1018:	add	ip, ip, #20, 20	; 0x14000
    101c:	ldr	pc, [ip, #3708]!	; 0xe7c

00001020 <wcwidth@plt>:
    1020:	add	ip, pc, #0, 12
    1024:	add	ip, ip, #20, 20	; 0x14000
    1028:	ldr	pc, [ip, #3700]!	; 0xe74

0000102c <sigprocmask@plt>:
    102c:	add	ip, pc, #0, 12
    1030:	add	ip, ip, #20, 20	; 0x14000
    1034:	ldr	pc, [ip, #3692]!	; 0xe6c

00001038 <__memmove_chk@plt>:
    1038:	add	ip, pc, #0, 12
    103c:	add	ip, ip, #20, 20	; 0x14000
    1040:	ldr	pc, [ip, #3684]!	; 0xe64

00001044 <free@plt>:
    1044:	add	ip, pc, #0, 12
    1048:	add	ip, ip, #20, 20	; 0x14000
    104c:	ldr	pc, [ip, #3676]!	; 0xe5c

00001050 <ferror@plt>:
    1050:	add	ip, pc, #0, 12
    1054:	add	ip, ip, #20, 20	; 0x14000
    1058:	ldr	pc, [ip, #3668]!	; 0xe54

0000105c <_exit@plt>:
    105c:	add	ip, pc, #0, 12
    1060:	add	ip, ip, #20, 20	; 0x14000
    1064:	ldr	pc, [ip, #3660]!	; 0xe4c

00001068 <memcpy@plt>:
    1068:	add	ip, pc, #0, 12
    106c:	add	ip, ip, #20, 20	; 0x14000
    1070:	ldr	pc, [ip, #3652]!	; 0xe44

00001074 <execvp@plt>:
    1074:	add	ip, pc, #0, 12
    1078:	add	ip, ip, #20, 20	; 0x14000
    107c:	ldr	pc, [ip, #3644]!	; 0xe3c

00001080 <signal@plt>:
    1080:			; <UNDEFINED> instruction: 0xe7fd4778
    1084:	add	ip, pc, #0, 12
    1088:	add	ip, ip, #20, 20	; 0x14000
    108c:	ldr	pc, [ip, #3632]!	; 0xe30

00001090 <tigetflag@plt>:
    1090:	add	ip, pc, #0, 12
    1094:	add	ip, ip, #20, 20	; 0x14000
    1098:	ldr	pc, [ip, #3624]!	; 0xe28

0000109c <sleep@plt>:
    109c:	add	ip, pc, #0, 12
    10a0:	add	ip, ip, #20, 20	; 0x14000
    10a4:	ldr	pc, [ip, #3616]!	; 0xe20

000010a8 <dcgettext@plt>:
    10a8:	add	ip, pc, #0, 12
    10ac:	add	ip, ip, #20, 20	; 0x14000
    10b0:	ldr	pc, [ip, #3608]!	; 0xe18

000010b4 <strdup@plt>:
    10b4:	add	ip, pc, #0, 12
    10b8:	add	ip, ip, #20, 20	; 0x14000
    10bc:	ldr	pc, [ip, #3600]!	; 0xe10

000010c0 <__stack_chk_fail@plt>:
    10c0:	add	ip, pc, #0, 12
    10c4:	add	ip, ip, #20, 20	; 0x14000
    10c8:	ldr	pc, [ip, #3592]!	; 0xe08

000010cc <realloc@plt>:
    10cc:	add	ip, pc, #0, 12
    10d0:	add	ip, ip, #20, 20	; 0x14000
    10d4:	ldr	pc, [ip, #3584]!	; 0xe00

000010d8 <regexec@plt>:
    10d8:	add	ip, pc, #0, 12
    10dc:	add	ip, ip, #20, 20	; 0x14000
    10e0:	ldr	pc, [ip, #3576]!	; 0xdf8

000010e4 <wait@plt>:
    10e4:	add	ip, pc, #0, 12
    10e8:	add	ip, ip, #20, 20	; 0x14000
    10ec:	ldr	pc, [ip, #3568]!	; 0xdf0

000010f0 <textdomain@plt>:
    10f0:	add	ip, pc, #0, 12
    10f4:	add	ip, ip, #20, 20	; 0x14000
    10f8:	ldr	pc, [ip, #3560]!	; 0xde8

000010fc <err@plt>:
    10fc:	add	ip, pc, #0, 12
    1100:	add	ip, ip, #20, 20	; 0x14000
    1104:	ldr	pc, [ip, #3552]!	; 0xde0

00001108 <__memcpy_chk@plt>:
    1108:	add	ip, pc, #0, 12
    110c:	add	ip, ip, #20, 20	; 0x14000
    1110:	ldr	pc, [ip, #3544]!	; 0xdd8

00001114 <fwrite@plt>:
    1114:			; <UNDEFINED> instruction: 0xe7fd4778
    1118:	add	ip, pc, #0, 12
    111c:	add	ip, ip, #20, 20	; 0x14000
    1120:	ldr	pc, [ip, #3532]!	; 0xdcc

00001124 <ioctl@plt>:
    1124:	add	ip, pc, #0, 12
    1128:	add	ip, ip, #20, 20	; 0x14000
    112c:	ldr	pc, [ip, #3524]!	; 0xdc4

00001130 <regfree@plt>:
    1130:	add	ip, pc, #0, 12
    1134:	add	ip, ip, #20, 20	; 0x14000
    1138:	ldr	pc, [ip, #3516]!	; 0xdbc

0000113c <__ctype_get_mb_cur_max@plt>:
    113c:	add	ip, pc, #0, 12
    1140:	add	ip, ip, #20, 20	; 0x14000
    1144:	ldr	pc, [ip, #3508]!	; 0xdb4

00001148 <tcsetattr@plt>:
    1148:			; <UNDEFINED> instruction: 0xe7fd4778
    114c:	add	ip, pc, #0, 12
    1150:	add	ip, ip, #20, 20	; 0x14000
    1154:	ldr	pc, [ip, #3496]!	; 0xda8

00001158 <fread@plt>:
    1158:	add	ip, pc, #0, 12
    115c:	add	ip, ip, #20, 20	; 0x14000
    1160:	ldr	pc, [ip, #3488]!	; 0xda0

00001164 <__fpending@plt>:
    1164:	add	ip, pc, #0, 12
    1168:	add	ip, ip, #20, 20	; 0x14000
    116c:	ldr	pc, [ip, #3480]!	; 0xd98

00001170 <mbrtowc@plt>:
    1170:	add	ip, pc, #0, 12
    1174:	add	ip, ip, #20, 20	; 0x14000
    1178:	ldr	pc, [ip, #3472]!	; 0xd90

0000117c <open64@plt>:
    117c:	add	ip, pc, #0, 12
    1180:	add	ip, ip, #20, 20	; 0x14000
    1184:	ldr	pc, [ip, #3464]!	; 0xd88

00001188 <getenv@plt>:
    1188:	add	ip, pc, #0, 12
    118c:	add	ip, ip, #20, 20	; 0x14000
    1190:	ldr	pc, [ip, #3456]!	; 0xd80

00001194 <puts@plt>:
    1194:	add	ip, pc, #0, 12
    1198:	add	ip, ip, #20, 20	; 0x14000
    119c:	ldr	pc, [ip, #3448]!	; 0xd78

000011a0 <malloc@plt>:
    11a0:	add	ip, pc, #0, 12
    11a4:	add	ip, ip, #20, 20	; 0x14000
    11a8:	ldr	pc, [ip, #3440]!	; 0xd70

000011ac <sigaddset@plt>:
    11ac:	add	ip, pc, #0, 12
    11b0:	add	ip, ip, #20, 20	; 0x14000
    11b4:	ldr	pc, [ip, #3432]!	; 0xd68

000011b8 <__libc_start_main@plt>:
    11b8:	add	ip, pc, #0, 12
    11bc:	add	ip, ip, #20, 20	; 0x14000
    11c0:	ldr	pc, [ip, #3424]!	; 0xd60

000011c4 <__gmon_start__@plt>:
    11c4:	add	ip, pc, #0, 12
    11c8:	add	ip, ip, #20, 20	; 0x14000
    11cc:	ldr	pc, [ip, #3416]!	; 0xd58

000011d0 <kill@plt>:
    11d0:	add	ip, pc, #0, 12
    11d4:	add	ip, ip, #20, 20	; 0x14000
    11d8:	ldr	pc, [ip, #3408]!	; 0xd50

000011dc <__ctype_b_loc@plt>:
    11dc:	add	ip, pc, #0, 12
    11e0:	add	ip, ip, #20, 20	; 0x14000
    11e4:	ldr	pc, [ip, #3400]!	; 0xd48

000011e8 <exit@plt>:
    11e8:	add	ip, pc, #0, 12
    11ec:	add	ip, ip, #20, 20	; 0x14000
    11f0:	ldr	pc, [ip, #3392]!	; 0xd40

000011f4 <feof@plt>:
    11f4:	add	ip, pc, #0, 12
    11f8:	add	ip, ip, #20, 20	; 0x14000
    11fc:	ldr	pc, [ip, #3384]!	; 0xd38

00001200 <strlen@plt>:
    1200:	add	ip, pc, #0, 12
    1204:	add	ip, ip, #20, 20	; 0x14000
    1208:	ldr	pc, [ip, #3376]!	; 0xd30

0000120c <warnx@plt>:
    120c:	add	ip, pc, #0, 12
    1210:	add	ip, ip, #20, 20	; 0x14000
    1214:	ldr	pc, [ip, #3368]!	; 0xd28

00001218 <ungetc@plt>:
    1218:	add	ip, pc, #0, 12
    121c:	add	ip, ip, #20, 20	; 0x14000
    1220:	ldr	pc, [ip, #3360]!	; 0xd20

00001224 <__errno_location@plt>:
    1224:	add	ip, pc, #0, 12
    1228:	add	ip, ip, #20, 20	; 0x14000
    122c:	ldr	pc, [ip, #3352]!	; 0xd18

00001230 <__sprintf_chk@plt>:
    1230:	add	ip, pc, #0, 12
    1234:	add	ip, ip, #20, 20	; 0x14000
    1238:	ldr	pc, [ip, #3344]!	; 0xd10

0000123c <__cxa_atexit@plt>:
    123c:			; <UNDEFINED> instruction: 0xe7fd4778
    1240:	add	ip, pc, #0, 12
    1244:	add	ip, ip, #20, 20	; 0x14000
    1248:	ldr	pc, [ip, #3332]!	; 0xd04

0000124c <memset@plt>:
    124c:	add	ip, pc, #0, 12
    1250:	add	ip, ip, #20, 20	; 0x14000
    1254:	ldr	pc, [ip, #3324]!	; 0xcfc

00001258 <strncpy@plt>:
    1258:	add	ip, pc, #0, 12
    125c:	add	ip, ip, #20, 20	; 0x14000
    1260:	ldr	pc, [ip, #3316]!	; 0xcf4

00001264 <__printf_chk@plt>:
    1264:	add	ip, pc, #0, 12
    1268:	add	ip, ip, #20, 20	; 0x14000
    126c:	ldr	pc, [ip, #3308]!	; 0xcec

00001270 <fileno@plt>:
    1270:	add	ip, pc, #0, 12
    1274:	add	ip, ip, #20, 20	; 0x14000
    1278:	ldr	pc, [ip, #3300]!	; 0xce4

0000127c <putp@plt>:
    127c:	add	ip, pc, #0, 12
    1280:	add	ip, ip, #20, 20	; 0x14000
    1284:	ldr	pc, [ip, #3292]!	; 0xcdc

00001288 <__fprintf_chk@plt>:
    1288:	add	ip, pc, #0, 12
    128c:	add	ip, ip, #20, 20	; 0x14000
    1290:	ldr	pc, [ip, #3284]!	; 0xcd4

00001294 <setupterm@plt>:
    1294:	add	ip, pc, #0, 12
    1298:	add	ip, ip, #20, 20	; 0x14000
    129c:	ldr	pc, [ip, #3276]!	; 0xccc

000012a0 <fclose@plt>:
    12a0:	add	ip, pc, #0, 12
    12a4:	add	ip, ip, #20, 20	; 0x14000
    12a8:	ldr	pc, [ip, #3268]!	; 0xcc4

000012ac <__longjmp_chk@plt>:
    12ac:	add	ip, pc, #0, 12
    12b0:	add	ip, ip, #20, 20	; 0x14000
    12b4:	ldr	pc, [ip, #3260]!	; 0xcbc

000012b8 <fcntl64@plt>:
    12b8:	add	ip, pc, #0, 12
    12bc:	add	ip, ip, #20, 20	; 0x14000
    12c0:	ldr	pc, [ip, #3252]!	; 0xcb4

000012c4 <setlocale@plt>:
    12c4:	add	ip, pc, #0, 12
    12c8:	add	ip, ip, #20, 20	; 0x14000
    12cc:	ldr	pc, [ip, #3244]!	; 0xcac

000012d0 <sigemptyset@plt>:
    12d0:	add	ip, pc, #0, 12
    12d4:	add	ip, ip, #20, 20	; 0x14000
    12d8:	ldr	pc, [ip, #3236]!	; 0xca4

000012dc <tparm@plt>:
    12dc:	add	ip, pc, #0, 12
    12e0:	add	ip, ip, #20, 20	; 0x14000
    12e4:	ldr	pc, [ip, #3228]!	; 0xc9c

000012e8 <fork@plt>:
    12e8:	add	ip, pc, #0, 12
    12ec:	add	ip, ip, #20, 20	; 0x14000
    12f0:	ldr	pc, [ip, #3220]!	; 0xc94

000012f4 <strrchr@plt>:
    12f4:	add	ip, pc, #0, 12
    12f8:	add	ip, ip, #20, 20	; 0x14000
    12fc:	ldr	pc, [ip, #3212]!	; 0xc8c

00001300 <tigetstr@plt>:
    1300:	add	ip, pc, #0, 12
    1304:	add	ip, ip, #20, 20	; 0x14000
    1308:	ldr	pc, [ip, #3204]!	; 0xc84

0000130c <warn@plt>:
    130c:	add	ip, pc, #0, 12
    1310:	add	ip, ip, #20, 20	; 0x14000
    1314:	ldr	pc, [ip, #3196]!	; 0xc7c

00001318 <__sigsetjmp@plt>:
    1318:	add	ip, pc, #0, 12
    131c:	add	ip, ip, #20, 20	; 0x14000
    1320:	ldr	pc, [ip, #3188]!	; 0xc74

00001324 <fputc@plt>:
    1324:			; <UNDEFINED> instruction: 0xe7fd4778
    1328:	add	ip, pc, #0, 12
    132c:	add	ip, ip, #20, 20	; 0x14000
    1330:	ldr	pc, [ip, #3176]!	; 0xc68

00001334 <regcomp@plt>:
    1334:	add	ip, pc, #0, 12
    1338:	add	ip, ip, #20, 20	; 0x14000
    133c:	ldr	pc, [ip, #3168]!	; 0xc60

00001340 <putc@plt>:
    1340:			; <UNDEFINED> instruction: 0xe7fd4778
    1344:	add	ip, pc, #0, 12
    1348:	add	ip, ip, #20, 20	; 0x14000
    134c:	ldr	pc, [ip, #3156]!	; 0xc54

00001350 <fopen64@plt>:
    1350:	add	ip, pc, #0, 12
    1354:	add	ip, ip, #20, 20	; 0x14000
    1358:	ldr	pc, [ip, #3148]!	; 0xc4c

0000135c <bindtextdomain@plt>:
    135c:	add	ip, pc, #0, 12
    1360:	add	ip, ip, #20, 20	; 0x14000
    1364:	ldr	pc, [ip, #3140]!	; 0xc44

00001368 <fseek@plt>:
    1368:	add	ip, pc, #0, 12
    136c:	add	ip, ip, #20, 20	; 0x14000
    1370:	ldr	pc, [ip, #3132]!	; 0xc3c

00001374 <__xstat64@plt>:
    1374:	add	ip, pc, #0, 12
    1378:	add	ip, ip, #20, 20	; 0x14000
    137c:	ldr	pc, [ip, #3124]!	; 0xc34

00001380 <isatty@plt>:
    1380:	add	ip, pc, #0, 12
    1384:	add	ip, ip, #20, 20	; 0x14000
    1388:	ldr	pc, [ip, #3116]!	; 0xc2c

0000138c <fputs@plt>:
    138c:	add	ip, pc, #0, 12
    1390:	add	ip, ip, #20, 20	; 0x14000
    1394:	ldr	pc, [ip, #3108]!	; 0xc24

00001398 <abort@plt>:
    1398:	add	ip, pc, #0, 12
    139c:	add	ip, ip, #20, 20	; 0x14000
    13a0:	ldr	pc, [ip, #3100]!	; 0xc1c

000013a4 <getc@plt>:
    13a4:	add	ip, pc, #0, 12
    13a8:	add	ip, ip, #20, 20	; 0x14000
    13ac:	ldr	pc, [ip, #3092]!	; 0xc14

000013b0 <close@plt>:
    13b0:	add	ip, pc, #0, 12
    13b4:	add	ip, ip, #20, 20	; 0x14000
    13b8:	ldr	pc, [ip, #3084]!	; 0xc0c

000013bc <dcngettext@plt>:
    13bc:	add	ip, pc, #0, 12
    13c0:	add	ip, ip, #20, 20	; 0x14000
    13c4:	ldr	pc, [ip, #3076]!	; 0xc04

000013c8 <tcgetattr@plt>:
    13c8:	add	ip, pc, #0, 12
    13cc:	add	ip, ip, #20, 20	; 0x14000
    13d0:	ldr	pc, [ip, #3068]!	; 0xbfc

Disassembly of section .text:

000013d8 <.text>:
    13d8:	ldrbmi	lr, [r0, sp, lsr #18]!
    13dc:	cfstr64vs	mvdx15, [sl, #692]!	; 0x2b4
    13e0:			; <UNDEFINED> instruction: 0xf8df2300
    13e4:	movwls	r4, #15588	; 0x3ce4
    13e8:	blge	a92c58 <tcgetattr@plt+0xa91890>
    13ec:	ldrbtmi	r4, [ip], #-1541	; 0xfffff9fb
    13f0:	ldrmi	r4, [r8], -lr, lsl #12
    13f4:	ldclcc	8, cr15, [r4], {223}	; 0xdf
    13f8:	vst1.8	{d20-d22}, [pc :64], r1
    13fc:	smmlscs	r0, r4, r2, r6
    1400:			; <UNDEFINED> instruction: 0xf8df58e3
    1404:	ldmdavs	fp, {r2, r3, r6, r7, sl, fp, lr}
    1408:	strbcc	pc, [ip, -sp, asr #17]	; <UNPREDICTABLE>
    140c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1410:	svc	0x001cf7ff
    1414:	ldccs	8, cr15, [ip], #892	; 0x37c
    1418:	ldrbtmi	r2, [ip], #-267	; 0xfffffef5
    141c:			; <UNDEFINED> instruction: 0x4603447a
    1420:			; <UNDEFINED> instruction: 0xf8c32006
    1424:	tstcs	r8, r8, lsl #1
    1428:	eorsne	pc, r8, #12779520	; 0xc30000
    142c:	stcne	8, cr15, [r8], #892	; 0x37c
    1430:	vqadd.s8	d22, d2, d3
    1434:	ldrbtmi	r3, [r9], #-544	; 0xfffffde0
    1438:	subseq	pc, r0, #268435468	; 0x1000000c
    143c:	ldrcs	pc, [ip], r3, asr #17
    1440:	addsvc	pc, r0, #12779520	; 0xc30000
    1444:	svc	0x003ef7ff
    1448:	ldcne	8, cr15, [r0], {223}	; 0xdf
    144c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1450:	svc	0x0084f7ff
    1454:			; <UNDEFINED> instruction: 0xf7ff4620
    1458:			; <UNDEFINED> instruction: 0xf8dfee4c
    145c:			; <UNDEFINED> instruction: 0xf8df0c84
    1460:	ldrbtmi	r3, [r8], #-3204	; 0xfffff37c
    1464:	movwls	r4, #5243	; 0x147b
    1468:	ldc2l	0, cr15, [r2, #-12]
    146c:	ldcle	13, cr2, [r3, #-4]
    1470:			; <UNDEFINED> instruction: 0xf8df6877
    1474:			; <UNDEFINED> instruction: 0x46381c74
    1478:			; <UNDEFINED> instruction: 0xf7ff4479
    147c:			; <UNDEFINED> instruction: 0x4604edb4
    1480:			; <UNDEFINED> instruction: 0xf0002800
    1484:			; <UNDEFINED> instruction: 0xf8df8114
    1488:	ldrtmi	r1, [r8], -r4, ror #24
    148c:			; <UNDEFINED> instruction: 0xf7ff4479
    1490:	stmdacs	r0, {r1, r3, r5, r7, r8, sl, fp, sp, lr, pc}
    1494:	andshi	pc, r8, #0
    1498:	mrrcne	8, 13, pc, r4, cr15	; <UNPREDICTABLE>
    149c:	andcs	sl, r6, sl, lsr #24
    14a0:	strbvs	lr, [pc, #-2509]	; adb <raise@plt-0x4f1>
    14a4:			; <UNDEFINED> instruction: 0xf7ff4479
    14a8:	strtmi	lr, [r1], -lr, lsl #30
    14ac:			; <UNDEFINED> instruction: 0xf7ff2001
    14b0:			; <UNDEFINED> instruction: 0xf894ef8c
    14b4:	vmin.u32	d19, d16, d14
    14b8:			; <UNDEFINED> instruction: 0xf8840300
    14bc:	bfieq	r3, lr, #13, #17
    14c0:	bichi	pc, ip, r0, asr #2
    14c4:	andcs	sl, r0, sl, lsr #30
    14c8:			; <UNDEFINED> instruction: 0x4639ac39
    14cc:			; <UNDEFINED> instruction: 0xf7ff463d
    14d0:			; <UNDEFINED> instruction: 0xf897ef7c
    14d4:			; <UNDEFINED> instruction: 0x4639369d
    14d8:	andcs	r4, r2, r2, lsl #12
    14dc:	bicne	pc, r7, #-2013265919	; 0x88000001
    14e0:	ldrcc	pc, [sp], r7, lsl #17
    14e4:	svc	0x0070f7ff
    14e8:			; <UNDEFINED> instruction: 0xf401cd0f
    14ec:	strgt	r5, [pc], #-1728	; 14f4 <tcgetattr@plt+0x12c>
    14f0:			; <UNDEFINED> instruction: 0x56c0f5b6
    14f4:	svclt	0x0018cd0f
    14f8:	strgt	r2, [pc], #-1537	; 1500 <tcgetattr@plt+0x138>
    14fc:	strgt	ip, [pc], #-3343	; 1504 <tcgetattr@plt+0x13c>
    1500:	muleq	r7, r5, r8
    1504:	andeq	lr, r7, r4, lsl #17
    1508:			; <UNDEFINED> instruction: 0x369df897
    150c:	orreq	pc, r2, #-1744830463	; 0x98000001
    1510:	ldrcc	pc, [sp], r7, lsl #17
    1514:			; <UNDEFINED> instruction: 0x369ef897
    1518:	strle	r0, [r6], #-2012	; 0xfffff824
    151c:	vst2.<illegal width 64>	{d22-d23}, [pc :256], fp
    1520:	rscshi	r7, sl, #128, 4
    1524:	movweq	pc, #40995	; 0xa023	; <UNPREDICTABLE>
    1528:			; <UNDEFINED> instruction: 0xf8df60fb
    152c:	bls	50454 <tcgetattr@plt+0x4f08c>
    1530:	blne	ff13f8b4 <tcgetattr@plt+0xff13e4ec>
    1534:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    1538:			; <UNDEFINED> instruction: 0xf7ff6818
    153c:	stmdblt	r8!, {r2, r4, r6, r8, sl, fp, sp, lr, pc}
    1540:			; <UNDEFINED> instruction: 0x3745f89d
    1544:	movteq	pc, #131	; 0x83	; <UNPREDICTABLE>
    1548:	strbcc	pc, [r5, -sp, lsl #17]	; <UNPREDICTABLE>
    154c:	strtmi	sl, [r0], -sl, lsr #24
    1550:	stc2l	0, cr15, [r2], #4
    1554:	eorscc	pc, r8, #212, 16	; 0xd40000
    1558:	bleq	fe83f8dc <tcgetattr@plt+0xfe83e514>
    155c:	bicsvc	lr, r3, #3072	; 0xc00
    1560:	subsne	r4, fp, r8, ror r4
    1564:			; <UNDEFINED> instruction: 0xf8c43b01
    1568:	blcs	d790 <tcgetattr@plt+0xc3c8>
    156c:	movwcs	fp, #8156	; 0x1fdc
    1570:	addcc	pc, r8, r4, asr #17
    1574:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1578:	tstlt	r0, r1, lsl #12
    157c:			; <UNDEFINED> instruction: 0xf000a82a
    1580:	blls	144125c <tcgetattr@plt+0x143fe94>
    1584:	andcs	sl, r0, #672	; 0x2a0
    1588:			; <UNDEFINED> instruction: 0xf8c63b01
    158c:	blcs	d7f4 <tcgetattr@plt+0xc42c>
    1590:	strbhi	pc, [r4, #-832]!	; 0xfffffcc0	; <UNPREDICTABLE>
    1594:	smladcs	sl, r5, r6, r4
    1598:			; <UNDEFINED> instruction: 0x46924691
    159c:			; <UNDEFINED> instruction: 0xf8d64690
    15a0:	ldcne	0, cr2, [r1, #-592]	; 0xfffffdb0
    15a4:	addsne	pc, r4, r6, asr #17
    15a8:			; <UNDEFINED> instruction: 0xf9906850
    15ac:	bcs	b495b4 <tcgetattr@plt+0xb481ec>
    15b0:	mrshi	pc, SPSR	; <UNPREDICTABLE>
    15b4:			; <UNDEFINED> instruction: 0xd1222a2b
    15b8:	mulmi	r1, r0, r9
    15bc:			; <UNDEFINED> instruction: 0xf0002c2f
    15c0:			; <UNDEFINED> instruction: 0xf1098141
    15c4:			; <UNDEFINED> instruction: 0x2c000901
    15c8:	orrshi	pc, r1, r0
    15cc:			; <UNDEFINED> instruction: 0xf7ff1c45
    15d0:	movwcs	lr, #3590	; 0xe06
    15d4:			; <UNDEFINED> instruction: 0xf8316801
    15d8:	ldreq	r2, [r0, #-20]	; 0xffffffec
    15dc:	blx	1f1306 <tcgetattr@plt+0x1eff3e>
    15e0:			; <UNDEFINED> instruction: 0xf9154303
    15e4:	svclt	0x00484f01
    15e8:			; <UNDEFINED> instruction: 0x2c003b30
    15ec:	mrcne	1, 2, sp, cr13, cr3, {7}
    15f0:			; <UNDEFINED> instruction: 0x3098f8d6
    15f4:			; <UNDEFINED> instruction: 0xf8c63b01
    15f8:	blcs	d860 <tcgetattr@plt+0xc498>
    15fc:			; <UNDEFINED> instruction: 0xf8cddccf
    1600:			; <UNDEFINED> instruction: 0xf8cd9018
    1604:	strls	sl, [r8, #-16]
    1608:	andshi	pc, r4, sp, asr #17
    160c:			; <UNDEFINED> instruction: 0x2744f89d
    1610:	ldrbeq	sl, [r2, -sl, lsr #18]
    1614:			; <UNDEFINED> instruction: 0xf8d1d50d
    1618:			; <UNDEFINED> instruction: 0xb122225c
    161c:	mulcs	r0, r2, r9
    1620:			; <UNDEFINED> instruction: 0xf0402a00
    1624:			; <UNDEFINED> instruction: 0xf89d8431
    1628:	vabd.u32	q9, <illegal reg q7.5>, q2
    162c:			; <UNDEFINED> instruction: 0xf88d0282
    1630:	stmdbls	fp, {r2, r6, r8, r9, sl, sp}^
    1634:	ldmibls	r8!, {r0, r4, r8, fp, ip, sp, pc}
    1638:	cmpls	fp, r1, lsl #18
    163c:	bge	aa7b70 <tcgetattr@plt+0xaa67a8>
    1640:			; <UNDEFINED> instruction: 0xf9922b01
    1644:			; <UNDEFINED> instruction: 0x9102269d
    1648:	bicshi	pc, r3, #64, 6
    164c:	movwls	r2, #13057	; 0x3301
    1650:	bcc	feb3f9d4 <tcgetattr@plt+0xfeb3e60c>
    1654:	stmdals	r1, {r1, r3, r5, sl, fp, sp, pc}
    1658:			; <UNDEFINED> instruction: 0x1746f89d
    165c:	strbeq	r5, [pc, r3, asr #17]
    1660:			; <UNDEFINED> instruction: 0xf140681d
    1664:	bcs	22758 <tcgetattr@plt+0x21390>
    1668:	ldrhi	pc, [r1], #704	; 0x2c0
    166c:	bcc	fe53f9f0 <tcgetattr@plt+0xfe53e628>
    1670:	movwls	r4, #42107	; 0xa47b
    1674:	bcc	fe43f9f8 <tcgetattr@plt+0xfe43e630>
    1678:	movwls	r4, #46203	; 0xb47b
    167c:	bcc	fe33fa00 <tcgetattr@plt+0xfe33e638>
    1680:	movwls	r4, #38011	; 0x947b
    1684:	svcge	0x002a9b4a
    1688:			; <UNDEFINED> instruction: 0x2098f8d7
    168c:	vrshr.s64	d20, d3, #64
    1690:			; <UNDEFINED> instruction: 0xf8d78130
    1694:			; <UNDEFINED> instruction: 0xf7ff0294
    1698:	stmdals	r5, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}
    169c:	ldcl	7, cr15, [r2], {255}	; 0xff
    16a0:	eorseq	pc, r0, #14090240	; 0xd70000
    16a4:	stcl	7, cr15, [lr], {255}	; 0xff
    16a8:			; <UNDEFINED> instruction: 0xf9acf001
    16ac:	cdpls	0, 0, cr14, cr1, cr7, {6}
    16b0:			; <UNDEFINED> instruction: 0xf8df2205
    16b4:			; <UNDEFINED> instruction: 0xf8df3a5c
    16b8:	ldmpl	r3!, {r2, r3, r4, r6, r9, fp, ip}^
    16bc:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    16c0:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    16c4:			; <UNDEFINED> instruction: 0xf7ff4629
    16c8:			; <UNDEFINED> instruction: 0xf8dfee62
    16cc:	andcs	r1, r5, #76, 20	; 0x4c000
    16d0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    16d4:	stcl	7, cr15, [r8], #1020	; 0x3fc
    16d8:	bcc	63fa5c <tcgetattr@plt+0x63e694>
    16dc:	ldmpl	r3!, {r0, r8, sp}^
    16e0:			; <UNDEFINED> instruction: 0x4602681b
    16e4:			; <UNDEFINED> instruction: 0xf7ff4628
    16e8:			; <UNDEFINED> instruction: 0x4629edd0
    16ec:			; <UNDEFINED> instruction: 0xf7ff200a
    16f0:			; <UNDEFINED> instruction: 0xf8dfee1c
    16f4:	andcs	r1, r5, #40, 20	; 0x28000
    16f8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    16fc:	ldcl	7, cr15, [r4], {255}	; 0xff
    1700:			; <UNDEFINED> instruction: 0xf7ff4629
    1704:			; <UNDEFINED> instruction: 0xf8dfee44
    1708:	andcs	r1, r5, #24, 20	; 0x18000
    170c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1710:	stcl	7, cr15, [sl], {255}	; 0xff
    1714:			; <UNDEFINED> instruction: 0xf7ff4629
    1718:			; <UNDEFINED> instruction: 0xf8dfee3a
    171c:	andcs	r1, r5, #8, 20	; 0x8000
    1720:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1724:	stcl	7, cr15, [r0], {255}	; 0xff
    1728:			; <UNDEFINED> instruction: 0xf7ff4629
    172c:			; <UNDEFINED> instruction: 0xf8dfee30
    1730:	andcs	r1, r5, #248, 18	; 0x3e0000
    1734:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1738:	ldc	7, cr15, [r6], #1020	; 0x3fc
    173c:			; <UNDEFINED> instruction: 0xf7ff4629
    1740:			; <UNDEFINED> instruction: 0xf8dfee26
    1744:	andcs	r1, r5, #232, 18	; 0x3a0000
    1748:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    174c:	stc	7, cr15, [ip], #1020	; 0x3fc
    1750:			; <UNDEFINED> instruction: 0xf7ff4629
    1754:			; <UNDEFINED> instruction: 0xf8dfee1c
    1758:	andcs	r1, r5, #216, 18	; 0x360000
    175c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1760:	stc	7, cr15, [r2], #1020	; 0x3fc
    1764:			; <UNDEFINED> instruction: 0xf7ff4629
    1768:			; <UNDEFINED> instruction: 0xf8dfee12
    176c:	andcs	r1, r5, #200, 18	; 0x320000
    1770:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1774:	ldc	7, cr15, [r8], {255}	; 0xff
    1778:			; <UNDEFINED> instruction: 0xf7ff4629
    177c:			; <UNDEFINED> instruction: 0xf8dfee08
    1780:	andcs	r1, r5, #184, 18	; 0x2e0000
    1784:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1788:	stc	7, cr15, [lr], {255}	; 0xff
    178c:			; <UNDEFINED> instruction: 0xf7ff4629
    1790:			; <UNDEFINED> instruction: 0xf8dfedfe
    1794:	andcs	r1, r5, #168, 18	; 0x2a0000
    1798:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    179c:	stc	7, cr15, [r4], {255}	; 0xff
    17a0:			; <UNDEFINED> instruction: 0xf7ff4629
    17a4:			; <UNDEFINED> instruction: 0xf8dfedf4
    17a8:	andcs	r1, r5, #152, 18	; 0x260000
    17ac:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    17b0:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
    17b4:			; <UNDEFINED> instruction: 0xf7ff4629
    17b8:			; <UNDEFINED> instruction: 0xf8dfedea
    17bc:	andcs	r1, r5, #136, 18	; 0x220000
    17c0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    17c4:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
    17c8:			; <UNDEFINED> instruction: 0xf7ff4629
    17cc:			; <UNDEFINED> instruction: 0xf8dfede0
    17d0:	andcs	r1, r5, #120, 18	; 0x1e0000
    17d4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    17d8:	stcl	7, cr15, [r6], #-1020	; 0xfffffc04
    17dc:			; <UNDEFINED> instruction: 0xf7ff4629
    17e0:			; <UNDEFINED> instruction: 0x4629edd6
    17e4:			; <UNDEFINED> instruction: 0xf7ff200a
    17e8:			; <UNDEFINED> instruction: 0xf8dfeda0
    17ec:	andcs	r1, r5, #96, 18	; 0x180000
    17f0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    17f4:	mrrc	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    17f8:	ldmdbne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    17fc:			; <UNDEFINED> instruction: 0x46024479
    1800:			; <UNDEFINED> instruction: 0xf7ff2001
    1804:			; <UNDEFINED> instruction: 0xf8dfed30
    1808:	andcs	r1, r5, #76, 18	; 0x130000
    180c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1810:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    1814:	stmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    1818:			; <UNDEFINED> instruction: 0x46024479
    181c:			; <UNDEFINED> instruction: 0xf7ff2001
    1820:			; <UNDEFINED> instruction: 0xf8dfed22
    1824:	andcs	r1, r5, #56, 18	; 0xe0000
    1828:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    182c:	ldc	7, cr15, [ip], #-1020	; 0xfffffc04
    1830:	stmdbcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1834:			; <UNDEFINED> instruction: 0x4601447a
    1838:			; <UNDEFINED> instruction: 0xf7ff2001
    183c:	andcs	lr, r0, r4, lsl sp
    1840:	ldcl	7, cr15, [r2], {255}	; 0xff
    1844:			; <UNDEFINED> instruction: 0xf10a3002
    1848:			; <UNDEFINED> instruction: 0xf0000a01
    184c:			; <UNDEFINED> instruction: 0x4680feb1
    1850:	mcrrne	6, 12, lr, r1, cr14
    1854:			; <UNDEFINED> instruction: 0xf0004630
    1858:	strb	pc, [r9], r9, asr #27	; <UNPREDICTABLE>
    185c:	stclvc	13, cr7, [r1], #140	; 0x8c
    1860:			; <UNDEFINED> instruction: 0xf8943bff
    1864:			; <UNDEFINED> instruction: 0xf8df269c
    1868:	svclt	0x001808fc
    186c:	ldmibcc	pc!, {r0, r8, r9, sp}^	; <UNPREDICTABLE>
    1870:	orrne	lr, r3, #323584	; 0x4f000
    1874:	eorseq	pc, pc, #2
    1878:	tstcs	r1, r8, lsl pc
    187c:	b	10d2a64 <tcgetattr@plt+0x10d169c>
    1880:	tstmi	r3, #67108867	; 0x4000003
    1884:	ldrcc	pc, [ip], r4, lsl #17
    1888:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    188c:			; <UNDEFINED> instruction: 0xf0002800
    1890:	sfmge	f0, 1, [sp], {211}	; 0xd3
    1894:	strtmi	r2, [r2], -r1, lsl #2
    1898:	ldcl	7, cr15, [ip], #1020	; 0x3fc
    189c:	blcs	1b930 <tcgetattr@plt+0x1a568>
    18a0:			; <UNDEFINED> instruction: 0x81a6f300
    18a4:			; <UNDEFINED> instruction: 0x3744f89d
    18a8:	msreq	CPSR_f, #35	; 0x23
    18ac:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    18b0:	strbcc	pc, [r4, -sp, lsl #17]	; <UNPREDICTABLE>
    18b4:	ldmeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    18b8:			; <UNDEFINED> instruction: 0xf7ff4478
    18bc:	stmdacs	r0, {r1, r2, r5, r6, sl, fp, sp, lr, pc}
    18c0:	sbchi	pc, r3, #0
    18c4:	ldrb	r9, [sp, #81]!	; 0x51
    18c8:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    18cc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    18d0:	bl	ffabf8d4 <tcgetattr@plt+0xffabe50c>
    18d4:			; <UNDEFINED> instruction: 0xf8df9c01
    18d8:			; <UNDEFINED> instruction: 0xf8df281c
    18dc:	stmiapl	r2!, {r2, r4, r7, fp, ip, sp}
    18e0:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    18e4:	andcs	r4, r1, r1, lsl #12
    18e8:	ldc	7, cr15, [ip], #1020	; 0x3fc
    18ec:	strtmi	lr, [r3], -r7, lsr #15
    18f0:			; <UNDEFINED> instruction: 0xf8d7e67d
    18f4:	ldcge	0, cr1, [r0], {148}	; 0x94
    18f8:	strtmi	r2, [r2], -r3
    18fc:	eorpl	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    1900:			; <UNDEFINED> instruction: 0xf7ff4629
    1904:	andcc	lr, r1, r8, lsr sp
    1908:	orrhi	pc, r8, #0
    190c:	vst2.8	{d6,d8}, [r3 :128], r3
    1910:			; <UNDEFINED> instruction: 0xf5b34370
    1914:			; <UNDEFINED> instruction: 0xf0004f80
    1918:	stmdbls	sl, {r5, r6, r8, r9, pc}
    191c:	strcs	r4, [r0], -r8, lsr #12
    1920:	addsvs	pc, r0, r7, asr #17
    1924:			; <UNDEFINED> instruction: 0xf7ff67be
    1928:			; <UNDEFINED> instruction: 0x4604ed14
    192c:			; <UNDEFINED> instruction: 0xf0002800
    1930:	ldrtmi	r8, [r2], -r5, ror #6
    1934:			; <UNDEFINED> instruction: 0xf7ff4631
    1938:	bllt	fe63cda0 <tcgetattr@plt+0xfe63b9d8>
    193c:			; <UNDEFINED> instruction: 0xf50d2201
    1940:	strtmi	r6, [r3], -r9, ror #1
    1944:			; <UNDEFINED> instruction: 0xf7ff2102
    1948:	stmdacs	r1, {r3, sl, fp, sp, lr, pc}
    194c:			; <UNDEFINED> instruction: 0xd1244602
    1950:			; <UNDEFINED> instruction: 0x3749f99d
    1954:			; <UNDEFINED> instruction: 0x1748f99d
    1958:	tstcs	r3, r1, lsl #22
    195c:	svcvc	0x0086f5b1
    1960:			; <UNDEFINED> instruction: 0xf5b1da17
    1964:	ldcle	15, cr7, [r8, #-520]	; 0xfffffdf8
    1968:	addvc	pc, r2, pc, ror #8
    196c:	addmi	r4, sl, r1, lsl #8
    1970:	svceq	0x005df012
    1974:	stmdbls	fp, {r0, r4, ip, lr, pc}
    1978:	andcs	r2, r0, r5, lsl #4
    197c:	bl	fe53f980 <tcgetattr@plt+0xfe53e5b8>
    1980:	strmi	r4, [r1], -sl, lsr #12
    1984:			; <UNDEFINED> instruction: 0xf7ff2001
    1988:	strtmi	lr, [r0], -lr, ror #24
    198c:	stc	7, cr15, [r8], {255}	; 0xff
    1990:	vqadd.s8	q15, q10, <illegal reg q0.5>
    1994:	addsmi	r5, r9, #-67108863	; 0xfc000001
    1998:	andcs	sp, r0, #237	; 0xed
    199c:	ldrmi	r4, [r1], -r0, lsr #12
    19a0:	stcl	7, cr15, [r2], #1020	; 0x3fc
    19a4:	strtmi	sl, [r0], -sl, lsr #26
    19a8:	stcl	7, cr15, [r2], #-1020	; 0xfffffc04
    19ac:	tstcs	r2, r1, lsl #4
    19b0:	stc	7, cr15, [r2], {255}	; 0xff
    19b4:	strtmi	r6, [r0], -fp, lsr #31
    19b8:	strvs	r3, [fp, r1, lsl #6]!
    19bc:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    19c0:	strtmi	r6, [r1], -fp, lsr #31
    19c4:	strvs	r3, [fp, r1, lsl #22]!
    19c8:	streq	pc, [ip], -r0, lsr #3
    19cc:	cmnmi	r2, r2, ror r2
    19d0:			; <UNDEFINED> instruction: 0xf7ff9207
    19d4:	blls	73ca64 <tcgetattr@plt+0x73b69c>
    19d8:	ldmdblt	r3, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr}
    19dc:	movwmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    19e0:			; <UNDEFINED> instruction: 0xf89d67eb
    19e4:	andcs	r1, r0, #18087936	; 0x1140000
    19e8:	sbcscs	lr, r0, #3358720	; 0x334000
    19ec:	subls	r0, lr, #53215232	; 0x32c0000
    19f0:	eorshi	pc, r0, #0, 2
    19f4:			; <UNDEFINED> instruction: 0xf89d9400
    19f8:	stcge	7, cr3, [sl], #-276	; 0xfffffeec
    19fc:			; <UNDEFINED> instruction: 0xf14007da
    1a00:	vhadd.u32	d24, d31, d20
    1a04:			; <UNDEFINED> instruction: 0xf8840300
    1a08:	blls	10f484 <tcgetattr@plt+0x10e0bc>
    1a0c:			; <UNDEFINED> instruction: 0xf0402b00
    1a10:	blls	1a1cf4 <tcgetattr@plt+0x1a092c>
    1a14:			; <UNDEFINED> instruction: 0xf0402b00
    1a18:	blls	a1d6c <tcgetattr@plt+0xa09a4>
    1a1c:	rsbsle	r2, r7, r0, lsl #22
    1a20:			; <UNDEFINED> instruction: 0x3745f89d
    1a24:	strle	r0, [r1], #-1630	; 0xfffff9a2
    1a28:	cmnlt	r3, r7, lsl #22
    1a2c:			; <UNDEFINED> instruction: 0xf06f9a49
    1a30:	stmdage	sl!, {r8, r9, lr}
    1a34:	mulle	r8, sl, r2
    1a38:			; <UNDEFINED> instruction: 0x369cf890
    1a3c:			; <UNDEFINED> instruction: 0xf140075d
    1a40:			; <UNDEFINED> instruction: 0xf8d080bc
    1a44:			; <UNDEFINED> instruction: 0xf7ff025c
    1a48:	blls	fcab8 <tcgetattr@plt+0xfb6f0>
    1a4c:	subsle	r2, r6, r0, lsl #22
    1a50:			; <UNDEFINED> instruction: 0x3744f89d
    1a54:	ldrbeq	sl, [ip, sl, lsr #16]
    1a58:			; <UNDEFINED> instruction: 0xf8d0d505
    1a5c:	tstlt	r3, ip, lsl #1
    1a60:			; <UNDEFINED> instruction: 0xf0002100
    1a64:			; <UNDEFINED> instruction: 0xf89dfe73
    1a68:	bge	a8f780 <tcgetattr@plt+0xa8e3b8>
    1a6c:	strle	r0, [r3, #-1880]	; 0xfffff8a8
    1a70:	subeq	pc, r0, #13762560	; 0xd20000
    1a74:	stc	7, cr15, [r2], {255}	; 0xff
    1a78:	andcs	r9, lr, #256	; 0x100
    1a7c:			; <UNDEFINED> instruction: 0x3690f8df
    1a80:	stmdals	r9, {r0, r8, sp}
    1a84:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    1a88:	bl	11bfa8c <tcgetattr@plt+0x11be6c4>
    1a8c:			; <UNDEFINED> instruction: 0xf8d0a82a
    1a90:	blcs	38dcc8 <tcgetattr@plt+0x38c900>
    1a94:	tstcs	lr, r2, lsl #26
    1a98:	cdp2	0, 5, cr15, cr8, cr0, {0}
    1a9c:	andcs	r9, sl, r1, lsl #20
    1aa0:			; <UNDEFINED> instruction: 0x366cf8df
    1aa4:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    1aa8:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    1aac:			; <UNDEFINED> instruction: 0x3744f89d
    1ab0:	ldrbeq	sl, [r9, -sl, lsr #20]
    1ab4:			; <UNDEFINED> instruction: 0xf8d2d503
    1ab8:			; <UNDEFINED> instruction: 0xf7ff0240
    1abc:	bls	12bca44 <tcgetattr@plt+0x12bb67c>
    1ac0:			; <UNDEFINED> instruction: 0xf8d4ac2a
    1ac4:			; <UNDEFINED> instruction: 0xf8533094
    1ac8:			; <UNDEFINED> instruction: 0xf7ff0022
    1acc:			; <UNDEFINED> instruction: 0xf894eb64
    1ad0:			; <UNDEFINED> instruction: 0x075a369c
    1ad4:	bicshi	pc, r3, r0, lsl #2
    1ad8:	andcs	r9, pc, #256	; 0x100
    1adc:			; <UNDEFINED> instruction: 0x3630f8df
    1ae0:			; <UNDEFINED> instruction: 0xf8df2101
    1ae4:	stmiapl	r3!, {r4, r7, r9, sl}^
    1ae8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    1aec:	bl	53faf0 <tcgetattr@plt+0x53e728>
    1af0:	stmdbls	r2, {r3, r4, r5, r7, r8, r9, fp, ip, pc}
    1af4:	addmi	r1, sl, #3488	; 0xda0
    1af8:	blcc	138b04 <tcgetattr@plt+0x13773c>
    1afc:			; <UNDEFINED> instruction: 0xf89d9302
    1b00:	stcge	7, cr3, [sl, #-280]!	; 0xfffffee8
    1b04:	streq	pc, [r1], #-19	; 0xffffffed
    1b08:	stmdals	r0, {r5, r6, ip, lr, pc}
    1b0c:	ldc2l	0, cr15, [lr]
    1b10:	tstcs	r1, r4, asr r8
    1b14:	stc	7, cr15, [r0], {255}	; 0xff
    1b18:	ldrbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    1b1c:	ldmpl	r3, {r0, r9, fp, ip, pc}^
    1b20:			; <UNDEFINED> instruction: 0xf7ff6818
    1b24:	stmdals	r0, {r3, r4, r5, r6, r9, fp, sp, lr, pc}
    1b28:	bl	feebfb2c <tcgetattr@plt+0xfeebe764>
    1b2c:	stmib	sp, {r9, sp}^
    1b30:	stmib	sp, {r1, r4, r6, r7, r9, sp}^
    1b34:	bls	128a67c <tcgetattr@plt+0x12892b4>
    1b38:			; <UNDEFINED> instruction: 0x1745f89d
    1b3c:	subls	r3, sl, #268435456	; 0x10000000
    1b40:	tsteq	r0, pc, ror #6	; <UNPREDICTABLE>
    1b44:	strbne	pc, [r5, -sp, lsl #17]	; <UNPREDICTABLE>
    1b48:			; <UNDEFINED> instruction: 0xf8d4e59c
    1b4c:			; <UNDEFINED> instruction: 0xf8d42080
    1b50:	addsmi	r3, sl, #152	; 0x98
    1b54:	svcge	0x0061f6bf
    1b58:			; <UNDEFINED> instruction: 0x369ef894
    1b5c:			; <UNDEFINED> instruction: 0xf53f07df
    1b60:	ldmdage	r4, {r2, r3, r4, r6, r8, r9, sl, fp, sp, pc}^
    1b64:			; <UNDEFINED> instruction: 0xf7ff2101
    1b68:	stmdbls	sl, {r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}^
    1b6c:			; <UNDEFINED> instruction: 0xf8d0a82a
    1b70:	bls	ddc8 <tcgetattr@plt+0xca00>
    1b74:	eorne	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    1b78:			; <UNDEFINED> instruction: 0xf814f002
    1b7c:	strb	r9, [ip, -r2]
    1b80:	addseq	pc, r4, #212, 16	; 0xd40000
    1b84:	b	17bfb88 <tcgetattr@plt+0x17be7c0>
    1b88:	ldrtmi	r9, [r0], -r5, lsl #28
    1b8c:	ldc2	0, cr15, [r0, #-0]
    1b90:	bls	a79c <tcgetattr@plt+0x93d4>
    1b94:			; <UNDEFINED> instruction: 0x46054631
    1b98:			; <UNDEFINED> instruction: 0xf8c44620
    1b9c:			; <UNDEFINED> instruction: 0xf0015294
    1ba0:			; <UNDEFINED> instruction: 0xf894f9e3
    1ba4:			; <UNDEFINED> instruction: 0xf013369d
    1ba8:	blls	858b0 <tcgetattr@plt+0x844e8>
    1bac:	andshi	pc, r1, #0
    1bb0:	movwls	r3, #11009	; 0x2b01
    1bb4:	svcge	0x003af47f
    1bb8:			; <UNDEFINED> instruction: 0xf000e7aa
    1bbc:	strb	pc, [r4, -r7, lsl #26]	; <UNPREDICTABLE>
    1bc0:	strtmi	r9, [r0], -r0, lsl #20
    1bc4:			; <UNDEFINED> instruction: 0xf0009908
    1bc8:	str	pc, [r6, -r7, lsr #23]!
    1bcc:			; <UNDEFINED> instruction: 0x369ff895
    1bd0:	bls	93478 <tcgetattr@plt+0x920b0>
    1bd4:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    1bd8:			; <UNDEFINED> instruction: 0xf8859900
    1bdc:			; <UNDEFINED> instruction: 0xf002369f
    1be0:			; <UNDEFINED> instruction: 0xf895fcb3
    1be4:	vmin.u32	d19, d20, d15
    1be8:			; <UNDEFINED> instruction: 0xf88503c3
    1bec:			; <UNDEFINED> instruction: 0xe78f369f
    1bf0:			; <UNDEFINED> instruction: 0xf245ac0e
    1bf4:	andcs	r4, r1, r3, lsl r1
    1bf8:			; <UNDEFINED> instruction: 0xf7ff4622
    1bfc:	stmdacs	r0, {r2, r4, r7, r9, fp, sp, lr, pc}
    1c00:	bicshi	pc, r8, r0, asr #5
    1c04:	stcge	8, cr8, [sl], #-140	; 0xffffff74
    1c08:	blcs	26af0 <tcgetattr@plt+0x25728>
    1c0c:	cmphi	r8, r0	; <UNPREDICTABLE>
    1c10:	ldrhtcc	pc, [sl], -sp	; <UNPREDICTABLE>
    1c14:	bicls	sl, lr, #10752	; 0x2a00
    1c18:			; <UNDEFINED> instruction: 0xf0002b00
    1c1c:	blls	fee22184 <tcgetattr@plt+0xfee20dbc>
    1c20:	vqrdmulh.s<illegal width 8>	d2, d0, d0
    1c24:			; <UNDEFINED> instruction: 0xf89d8124
    1c28:	tstcs	r8, r5, asr #14
    1c2c:			; <UNDEFINED> instruction: 0xf04291b8
    1c30:			; <UNDEFINED> instruction: 0xf88d0208
    1c34:			; <UNDEFINED> instruction: 0xf8df2745
    1c38:	ldrbtmi	r0, [r8], #-1344	; 0xfffffac0
    1c3c:	b	a3fc40 <tcgetattr@plt+0xa3e878>
    1c40:			; <UNDEFINED> instruction: 0xf0402800
    1c44:	bls	ff3a2080 <tcgetattr@plt+0xff3a0cb8>
    1c48:			; <UNDEFINED> instruction: 0xf8dfac2a
    1c4c:	bcs	3114 <tcgetattr@plt+0x1d4c>
    1c50:	svclt	0x00dc4478
    1c54:	sbcls	r2, lr, #80, 4
    1c58:	b	6bfc5c <tcgetattr@plt+0x6be894>
    1c5c:			; <UNDEFINED> instruction: 0x3747f89d
    1c60:			; <UNDEFINED> instruction: 0xf8df4602
    1c64:	vqrshl.u32	d16, d12, d2
    1c68:			; <UNDEFINED> instruction: 0xf8841304
    1c6c:	ldrbtmi	r3, [r8], #-1695	; 0xfffff961
    1c70:	b	3bfc74 <tcgetattr@plt+0x3be8ac>
    1c74:			; <UNDEFINED> instruction: 0x369cf894
    1c78:			; <UNDEFINED> instruction: 0xf8df4602
    1c7c:	vrshl.u32	d16, d8, d2
    1c80:			; <UNDEFINED> instruction: 0xf8840300
    1c84:	ldrbtmi	r3, [r8], #-1692	; 0xfffff964
    1c88:	bl	ebfc8c <tcgetattr@plt+0xebe8c4>
    1c8c:			; <UNDEFINED> instruction: 0xf8df4603
    1c90:			; <UNDEFINED> instruction: 0xf8c404f8
    1c94:	ldrbtmi	r3, [r8], #-576	; 0xfffffdc0
    1c98:	bl	cbfc9c <tcgetattr@plt+0xcbe8d4>
    1c9c:			; <UNDEFINED> instruction: 0xf8df4603
    1ca0:			; <UNDEFINED> instruction: 0xf8c404ec
    1ca4:	ldrbtmi	r3, [r8], #-572	; 0xfffffdc4
    1ca8:	bl	abfcac <tcgetattr@plt+0xabe8e4>
    1cac:			; <UNDEFINED> instruction: 0xf8df4603
    1cb0:			; <UNDEFINED> instruction: 0xf8c404e0
    1cb4:	ldrbtmi	r3, [r8], #-580	; 0xfffffdbc
    1cb8:	bl	8bfcbc <tcgetattr@plt+0x8be8f4>
    1cbc:			; <UNDEFINED> instruction: 0xf8df4603
    1cc0:			; <UNDEFINED> instruction: 0xf8c404d4
    1cc4:	ldrbtmi	r3, [r8], #-584	; 0xfffffdb8
    1cc8:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ccc:			; <UNDEFINED> instruction: 0xf8df2800
    1cd0:	svclt	0x00c804c8
    1cd4:			; <UNDEFINED> instruction: 0x369ef894
    1cd8:	svclt	0x00c44478
    1cdc:	nopeq	{67}	; 0x43
    1ce0:	ldrcc	pc, [lr], r4, lsl #17
    1ce4:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ce8:			; <UNDEFINED> instruction: 0xf0002800
    1cec:			; <UNDEFINED> instruction: 0xf89d8157
    1cf0:	vabd.u32	<illegal reg q9.5>, <illegal reg q7.5>, q2
    1cf4:			; <UNDEFINED> instruction: 0xf88d1345
    1cf8:			; <UNDEFINED> instruction: 0xf8df3744
    1cfc:	ldrbtmi	r0, [r8], #-1184	; 0xfffffb60
    1d00:	b	fffbfd04 <tcgetattr@plt+0xfffbe93c>
    1d04:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, ip, pc}
    1d08:	cmphi	r0, r0	; <UNPREDICTABLE>
    1d0c:	ldreq	pc, [r0], #2271	; 0x8df
    1d10:	ldrbtmi	sl, [r8], #-3114	; 0xfffff3d6
    1d14:	b	ffd3fd18 <tcgetattr@plt+0xffd3e950>
    1d18:	subeq	pc, ip, #196, 16	; 0xc40000
    1d1c:	suble	r2, r9, r0, lsl #16
    1d20:	streq	pc, [r0], #2271	; 0x8df
    1d24:			; <UNDEFINED> instruction: 0xf7ff4478
    1d28:			; <UNDEFINED> instruction: 0xf8c4eaec
    1d2c:	stmdacs	r0, {r4, r6, r9}
    1d30:			; <UNDEFINED> instruction: 0xf89dd040
    1d34:	vabd.u32	<illegal reg q9.5>, <illegal reg q7.5>, <illegal reg q3.5>
    1d38:			; <UNDEFINED> instruction: 0xf88d0300
    1d3c:			; <UNDEFINED> instruction: 0xf8df3747
    1d40:	ldrbtmi	r0, [r8], #-1128	; 0xfffffb98
    1d44:	b	ff73fd48 <tcgetattr@plt+0xff73e980>
    1d48:	tstlt	r0, r1, asr #1
    1d4c:	mulcc	r0, r0, r9
    1d50:			; <UNDEFINED> instruction: 0xf8dfb9bb
    1d54:	cfstrsge	mvf0, [sl], #-352	; 0xfffffea0
    1d58:			; <UNDEFINED> instruction: 0xf7ff4478
    1d5c:			; <UNDEFINED> instruction: 0xf8c4ead2
    1d60:	cmnlt	r0, r0, ror #4
    1d64:	ldrmi	r2, [r1], -r0, lsl #4
    1d68:	b	fee3fd6c <tcgetattr@plt+0xfee3e9a4>
    1d6c:	eorcs	sl, r7, #199680	; 0x30c00
    1d70:	ldrmi	r4, [r8], -r1, lsl #12
    1d74:	b	1c3fd78 <tcgetattr@plt+0x1c3e9b0>
    1d78:			; <UNDEFINED> instruction: 0xf8842300
    1d7c:			; <UNDEFINED> instruction: 0xf8c4328b
    1d80:			; <UNDEFINED> instruction: 0xf8df025c
    1d84:	cfstrsge	mvf0, [sl], #-176	; 0xffffff50
    1d88:			; <UNDEFINED> instruction: 0xf7ff4478
    1d8c:			; <UNDEFINED> instruction: 0x4603eaba
    1d90:	strteq	pc, [r0], #-2271	; 0xfffff721
    1d94:	addcc	pc, ip, #196, 16	; 0xc40000
    1d98:			; <UNDEFINED> instruction: 0xf7ff4478
    1d9c:			; <UNDEFINED> instruction: 0xf8c4eab2
    1da0:	stmdacs	r0, {r3, r4, r6, r9}
    1da4:	cfstrsge	mvf15, [r6, #508]	; 0x1fc
    1da8:	strcc	pc, [ip], #-2271	; 0xfffff721
    1dac:			; <UNDEFINED> instruction: 0xf8c4447b
    1db0:	ldrb	r3, [pc, #-600]!	; 1b60 <tcgetattr@plt+0x798>
    1db4:	blge	aa88b8 <tcgetattr@plt+0xaa74f0>
    1db8:	mulcs	r0, r2, r9
    1dbc:			; <UNDEFINED> instruction: 0xd1b82a00
    1dc0:	subcs	pc, r4, #13828096	; 0xd30000
    1dc4:	subcs	pc, ip, #12779520	; 0xc30000
    1dc8:			; <UNDEFINED> instruction: 0xf0002a00
    1dcc:			; <UNDEFINED> instruction: 0xf8d38112
    1dd0:			; <UNDEFINED> instruction: 0xf8c32248
    1dd4:	bcs	a71c <tcgetattr@plt+0x9354>
    1dd8:	mrshi	pc, (UNDEF: 11)	; <UNPREDICTABLE>
    1ddc:			; <UNDEFINED> instruction: 0x269ef893
    1de0:			; <UNDEFINED> instruction: 0x169ff893
    1de4:	subne	pc, r0, #134217731	; 0x8000003
    1de8:	tsteq	r0, r2, ror #6	; <UNPREDICTABLE>
    1dec:	ldrne	pc, [pc], r3, lsl #17
    1df0:	blcs	3bc8c <tcgetattr@plt+0x3a8c4>
    1df4:	cfstrsge	mvf15, [ip], #-508	; 0xfffffe04
    1df8:			; <UNDEFINED> instruction: 0xf6ff2a00
    1dfc:	stmibmi	pc!, {r0, r3, r5, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    1e00:	andcs	r2, r0, r5, lsl #4
    1e04:			; <UNDEFINED> instruction: 0xf7ff4479
    1e08:			; <UNDEFINED> instruction: 0xf7ffe950
    1e0c:	vstrls	s28, [r1, #-0]
    1e10:	andcs	r4, r5, #240640	; 0x3ac00
    1e14:	andcs	r4, r0, fp, ror #19
    1e18:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    1e1c:			; <UNDEFINED> instruction: 0xf7ff681c
    1e20:	blmi	fed3c338 <tcgetattr@plt+0xfed3af70>
    1e24:	stmiapl	fp!, {r0, r8, sp}^
    1e28:			; <UNDEFINED> instruction: 0x4602681b
    1e2c:			; <UNDEFINED> instruction: 0xf7ff4620
    1e30:	andcs	lr, r1, ip, lsr #20
    1e34:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e38:			; <UNDEFINED> instruction: 0x369cf894
    1e3c:	msreq	CPSR_f, #35	; 0x23
    1e40:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    1e44:	ldrcc	pc, [ip], r4, lsl #17
    1e48:	blmi	ff7fb2dc <tcgetattr@plt+0xff7f9f14>
    1e4c:	cmpls	r1, #2063597568	; 0x7b000000
    1e50:	bllt	e3fe54 <tcgetattr@plt+0xe3ea8c>
    1e54:	tstcs	r1, r4, asr r8
    1e58:			; <UNDEFINED> instruction: 0xf7ff9400
    1e5c:	strb	lr, [sl, #2654]	; 0xa5e
    1e60:			; <UNDEFINED> instruction: 0x3744f89d
    1e64:	tsteq	r0, #131	; 0x83	; <UNPREDICTABLE>
    1e68:	strbcc	pc, [r4, -sp, lsl #17]	; <UNPREDICTABLE>
    1e6c:	ldmmi	r7, {r0, r1, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
    1e70:			; <UNDEFINED> instruction: 0xf7ff4478
    1e74:	stmdacs	r0, {r1, r2, r3, r8, fp, sp, lr, pc}
    1e78:	mrcge	4, 6, APSR_nzcv, cr5, cr15, {3}
    1e7c:			; <UNDEFINED> instruction: 0xf8d4e6db
    1e80:			; <UNDEFINED> instruction: 0xf7ff0240
    1e84:			; <UNDEFINED> instruction: 0xe627e9fc
    1e88:	subcs	pc, r0, #13697024	; 0xd10000
    1e8c:			; <UNDEFINED> instruction: 0xf43f2a00
    1e90:			; <UNDEFINED> instruction: 0xf992abca
    1e94:	bcs	9e9c <tcgetattr@plt+0x8ad4>
    1e98:	blge	ff17ef9c <tcgetattr@plt+0xff17dbd4>
    1e9c:	addcs	pc, ip, #13697024	; 0xd10000
    1ea0:			; <UNDEFINED> instruction: 0xf43f2a00
    1ea4:			; <UNDEFINED> instruction: 0xf992abc0
    1ea8:	bcs	9eb0 <tcgetattr@plt+0x8ae8>
    1eac:	blge	feefefb0 <tcgetattr@plt+0xfeefdbe8>
    1eb0:			; <UNDEFINED> instruction: 0x269df891
    1eb4:	subeq	pc, r0, #66	; 0x42
    1eb8:	ldrcs	pc, [sp], r1, lsl #17
    1ebc:	bllt	fee7fec0 <tcgetattr@plt+0xfee7eaf8>
    1ec0:	ldrbtmi	r4, [r8], #-2243	; 0xfffff73d
    1ec4:	stm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ec8:	eorseq	pc, r8, #196, 16	; 0xc40000
    1ecc:	stmiami	r1, {r5, r7, r9, sl, sp, lr, pc}^
    1ed0:			; <UNDEFINED> instruction: 0xf7ff4478
    1ed4:			; <UNDEFINED> instruction: 0xf8c4e882
    1ed8:	ssat	r0, #1, r0, lsl #5
    1edc:			; <UNDEFINED> instruction: 0x200349be
    1ee0:			; <UNDEFINED> instruction: 0xf7ff4479
    1ee4:	ldmibmi	sp!, {r4, r6, r7, fp, sp, lr, pc}
    1ee8:	ldrbtmi	r2, [r9], #-2
    1eec:	stmia	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ef0:			; <UNDEFINED> instruction: 0x201c49bb
    1ef4:			; <UNDEFINED> instruction: 0xf7ff4479
    1ef8:	smlabtcs	r1, r6, r8, lr
    1efc:			; <UNDEFINED> instruction: 0xf7ff2014
    1f00:	stmdacs	r0, {r1, r6, r7, fp, sp, lr, pc}
    1f04:	addshi	pc, lr, r0
    1f08:	tstcs	r0, sl, lsr #24
    1f0c:	strtmi	r2, [r2], -r2
    1f10:	ldmdb	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f14:			; <UNDEFINED> instruction: 0x369df994
    1f18:			; <UNDEFINED> instruction: 0xf6bf2b00
    1f1c:			; <UNDEFINED> instruction: 0xf894aba7
    1f20:	bfieq	r3, lr, #13, #18
    1f24:			; <UNDEFINED> instruction: 0x4628d433
    1f28:	b	f3ff2c <tcgetattr@plt+0xf3eb64>
    1f2c:	strmi	r2, [r6], -ip, lsl #16
    1f30:	addshi	pc, sl, r0
    1f34:			; <UNDEFINED> instruction: 0xf7ff4629
    1f38:			; <UNDEFINED> instruction: 0xf894e970
    1f3c:			; <UNDEFINED> instruction: 0x0658369d
    1f40:	strcc	sp, [r1], -sl, lsl #10
    1f44:			; <UNDEFINED> instruction: 0xf894d008
    1f48:			; <UNDEFINED> instruction: 0x0759369c
    1f4c:	addhi	pc, ip, r0, asr #2
    1f50:	subseq	pc, ip, #212, 16	; 0xd40000
    1f54:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f58:	blcs	28b70 <tcgetattr@plt+0x277a8>
    1f5c:	addhi	pc, sp, r0, asr #32
    1f60:	blcs	28b80 <tcgetattr@plt+0x277b8>
    1f64:	adchi	pc, r6, r0, asr #32
    1f68:	stmdage	sl!, {r0, r8, fp, ip, pc}
    1f6c:	bls	94d04 <tcgetattr@plt+0x9393c>
    1f70:	ldmdavs	r9, {r0, r1, r3, r6, r7, fp, ip, lr}
    1f74:	blx	ffa3df84 <tcgetattr@plt+0xffa3cbbc>
    1f78:			; <UNDEFINED> instruction: 0x3745f89d
    1f7c:			; <UNDEFINED> instruction: 0xf0039a03
    1f80:			; <UNDEFINED> instruction: 0xf88d037e
    1f84:	andcc	r3, r1, #18087936	; 0x1140000
    1f88:			; <UNDEFINED> instruction: 0xf7ff9203
    1f8c:	bls	70d50 <tcgetattr@plt+0x6f988>
    1f90:	ldmpl	r3, {r0, r1, r3, r4, r6, r8, r9, fp, lr}^
    1f94:			; <UNDEFINED> instruction: 0xf0006818
    1f98:			; <UNDEFINED> instruction: 0xe7edfb99
    1f9c:	ldrbtmi	r4, [r8], #-2193	; 0xfffff76f
    1fa0:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fa4:			; <UNDEFINED> instruction: 0xf47f2800
    1fa8:	strt	sl, [r6], r2, lsr #29
    1fac:	ldrbtmi	r4, [sl], #-2702	; 0xfffff572
    1fb0:			; <UNDEFINED> instruction: 0xe6ab92bf
    1fb4:	stcge	8, cr4, [sl], #-564	; 0xfffffdcc
    1fb8:			; <UNDEFINED> instruction: 0xf7ff4478
    1fbc:	strmi	lr, [r3], -lr, lsl #16
    1fc0:			; <UNDEFINED> instruction: 0xf8c4488b
    1fc4:	ldrbtmi	r3, [r8], #-568	; 0xfffffdc8
    1fc8:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1fcc:	addseq	pc, r0, #196, 16	; 0xc40000
    1fd0:	blcs	3b86c <tcgetattr@plt+0x3a4a4>
    1fd4:	cfstrsge	mvf15, [r8, #-508]!	; 0xfffffe04
    1fd8:	stmibmi	r6, {r1, r3, r4, r7, r8, sl, sp, lr, pc}
    1fdc:	andcs	r2, r0, r5, lsl #4
    1fe0:			; <UNDEFINED> instruction: 0xf7ff4479
    1fe4:	strtmi	lr, [sl], -r2, ror #16
    1fe8:	andcs	r4, r1, r1, lsl #12
    1fec:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ff0:	blmi	fe07b67c <tcgetattr@plt+0xfe07a2b4>
    1ff4:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1ff8:			; <UNDEFINED> instruction: 0xe6a033bd
    1ffc:	blmi	1128808 <tcgetattr@plt+0x1127440>
    2000:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    2004:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2008:			; <UNDEFINED> instruction: 0x4620497c
    200c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2010:	stmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2014:			; <UNDEFINED> instruction: 0xf7ff4629
    2018:	str	lr, [ip, #2426]	; 0x97a
    201c:	blmi	f28828 <tcgetattr@plt+0xf27460>
    2020:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    2024:	svc	0x00f6f7fe
    2028:			; <UNDEFINED> instruction: 0x369cf897
    202c:	ldrle	r0, [pc], #-1883	; 2034 <tcgetattr@plt+0xc6c>
    2030:	andcs	r4, r5, #1884160	; 0x1cc000
    2034:	ldrbtmi	r2, [r9], #-0
    2038:	ldmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    203c:			; <UNDEFINED> instruction: 0xf7ff4629
    2040:	ldrb	lr, [r8, #-2406]!	; 0xfffff69a
    2044:	andscs	r4, r4, pc, ror #18
    2048:			; <UNDEFINED> instruction: 0xf7ff4479
    204c:			; <UNDEFINED> instruction: 0xf894e81c
    2050:			; <UNDEFINED> instruction: 0xf083369c
    2054:			; <UNDEFINED> instruction: 0xf8840302
    2058:			; <UNDEFINED> instruction: 0xe755369c
    205c:	andls	r9, r8, #1342177280	; 0x50000000
    2060:	andls	r9, r6, #4, 4	; 0x40000000
    2064:	blt	ff4c0068 <tcgetattr@plt+0xff4beca0>
    2068:			; <UNDEFINED> instruction: 0xf0004620
    206c:	ldrb	pc, [r3, -pc, lsr #21]!	; <UNPREDICTABLE>
    2070:	subeq	pc, r0, #14090240	; 0xd70000
    2074:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2078:	stmials	pc, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    207c:			; <UNDEFINED> instruction: 0xf7feac2a
    2080:	stcls	15, cr14, [r5, #-904]	; 0xfffffc78
    2084:			; <UNDEFINED> instruction: 0xf0004628
    2088:			; <UNDEFINED> instruction: 0x4629fa93
    208c:	vstrls	s8, [r1, #-112]	; 0xffffff90
    2090:			; <UNDEFINED> instruction: 0xf8c44603
    2094:	stmiapl	sl!, {r2, r4, r7, r9, ip, sp}
    2098:	strtmi	r2, [r0], -r1, lsl #6
    209c:			; <UNDEFINED> instruction: 0xf0006812
    20a0:			; <UNDEFINED> instruction: 0xf894ff63
    20a4:			; <UNDEFINED> instruction: 0x065a369d
    20a8:	svcge	0x005ef57f
    20ac:	blcc	68cbc <tcgetattr@plt+0x678f4>
    20b0:	ldrb	r9, [r9, -r2, lsl #6]
    20b4:	stmdage	sl!, {r0, r9, fp, ip, pc}
    20b8:	stmdbls	r8, {r0, r4, r8, r9, fp, lr}
    20bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    20c0:			; <UNDEFINED> instruction: 0xf92af000
    20c4:	svclt	0x0000e750
    20c8:	andeq	r4, r1, r2, lsl #21
    20cc:	andeq	r0, r0, r8, ror #2
    20d0:	andeq	r4, r0, lr, ror #6
    20d4:	strdeq	r4, [r1], -r0
    20d8:	andeq	r4, r0, r2, lsr r7
    20dc:	andeq	r4, r0, r6, lsr #6
    20e0:	andeq	r2, r0, r3, ror r6
    20e4:	andeq	r4, r1, ip, lsl #20
    20e8:	andeq	r4, r0, ip, lsl r3
    20ec:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    20f0:	andeq	r4, r0, r4, asr #13
    20f4:	andeq	r0, r0, r4, lsl #3
    20f8:	andeq	r4, r0, sl, ror #11
    20fc:	andeq	r4, r0, r8, asr #11
    2100:	andeq	r0, r0, r4, ror r1
    2104:	andeq	r4, r0, r0, asr r4
    2108:	andeq	r4, r0, r4, lsl #10
    210c:	andeq	r4, r0, r8, lsr #10
    2110:	andeq	r0, r0, ip, ror r1
    2114:	andeq	r4, r0, r0, ror #1
    2118:	ldrdeq	r4, [r0], -r6
    211c:	andeq	r4, r0, sl, asr #1
    2120:	ldrdeq	r4, [r0], -lr
    2124:	ldrdeq	r4, [r0], -r6
    2128:	strdeq	r4, [r0], -r6
    212c:	andeq	r4, r0, sl, lsl r1
    2130:	andeq	r4, r0, r6, lsr r1
    2134:	andeq	r4, r0, r2, ror #2
    2138:	andeq	r4, r0, sl, lsl #3
    213c:	andeq	r4, r0, sl, lsr #3
    2140:			; <UNDEFINED> instruction: 0x000041ba
    2144:	ldrdeq	r4, [r0], -r6
    2148:	strdeq	r4, [r0], -sl
    214c:	andeq	r4, r0, lr, lsl r2
    2150:	andeq	r4, r0, r8, lsr #4
    2154:	andeq	r4, r0, sl, lsr #4
    2158:	andeq	r4, r0, r0, lsr r2
    215c:	andeq	r4, r0, r2, lsr r2
    2160:	andeq	r4, r0, r4, asr #4
    2164:	andeq	r4, r0, r0, lsl r2
    2168:	andeq	r4, r0, r8, asr r2
    216c:	andeq	r3, r0, sl, asr r6
    2170:	andeq	r3, r0, r4, asr r6
    2174:	ldrdeq	r4, [r0], -r0
    2178:	andeq	r3, r0, lr, ror #28
    217c:	andeq	r3, r0, r0, ror #28
    2180:	andeq	r3, r0, r6, asr #28
    2184:	andeq	r3, r0, r2, lsr lr
    2188:	andeq	r3, r0, r6, lsr #28
    218c:	andeq	r3, r0, lr, lsl lr
    2190:	andeq	r3, r0, r6, lsl lr
    2194:	andeq	r3, r0, lr, lsl #28
    2198:	andeq	r3, r0, r0, lsl #28
    219c:	andeq	r3, r0, r2, ror #27
    21a0:	ldrdeq	r3, [r0], -r2
    21a4:	andeq	r3, r0, r8, asr #27
    21a8:			; <UNDEFINED> instruction: 0x00003db2
    21ac:	andeq	r3, r0, r4, lsr #27
    21b0:	andeq	r3, r0, r8, ror sp
    21b4:	andeq	r3, r0, ip, ror #26
    21b8:	andeq	r3, r0, r0, ror #26
    21bc:	andeq	r3, r0, ip, lsr #26
    21c0:	andeq	r0, r0, ip, ror #2
    21c4:	andeq	r3, r0, lr, lsr r1
    21c8:	andeq	r3, r0, ip, asr #25
    21cc:	andeq	r3, r0, r4, lsr ip
    21d0:	ldrdeq	r3, [r0], -r2
    21d4:	andeq	r3, r0, ip, asr #23
    21d8:	andeq	r0, r0, r1, lsr #14
    21dc:	andeq	r0, r0, pc, asr ip
    21e0:	andeq	r0, r0, r5, asr r4
    21e4:	andeq	r3, r0, lr, lsr fp
    21e8:			; <UNDEFINED> instruction: 0x00003bba
    21ec:	ldrdeq	r3, [r0], -ip
    21f0:	ldrdeq	r3, [r0], -r6
    21f4:	andeq	r3, r0, r0, ror fp
    21f8:	andeq	r3, r0, r4, ror fp
    21fc:	andeq	r3, r0, lr, asr fp
    2200:	andeq	r3, r0, r6, lsl #22
    2204:	andeq	r0, r0, r5, lsr #20
    2208:	bleq	3e34c <tcgetattr@plt+0x3cf84>
    220c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2210:	strbtmi	fp, [sl], -r2, lsl #24
    2214:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2218:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    221c:	ldrmi	sl, [sl], #776	; 0x308
    2220:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2224:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2228:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    222c:			; <UNDEFINED> instruction: 0xf85a4b06
    2230:	stmdami	r6, {r0, r1, ip, sp}
    2234:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2238:	svc	0x00bef7fe
    223c:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2240:	andeq	r3, r1, r4, lsr ip
    2244:	andeq	r0, r0, ip, asr r1
    2248:	andeq	r0, r0, r8, ror r1
    224c:	andeq	r0, r0, r0, lsl #3
    2250:	ldr	r3, [pc, #20]	; 226c <tcgetattr@plt+0xea4>
    2254:	ldr	r2, [pc, #20]	; 2270 <tcgetattr@plt+0xea8>
    2258:	add	r3, pc, r3
    225c:	ldr	r2, [r3, r2]
    2260:	cmp	r2, #0
    2264:	bxeq	lr
    2268:	b	11c4 <__gmon_start__@plt>
    226c:	andeq	r3, r1, r4, lsl ip
    2270:	andeq	r0, r0, r0, ror r1
    2274:	blmi	1d4294 <tcgetattr@plt+0x1d2ecc>
    2278:	bmi	1d3460 <tcgetattr@plt+0x1d2098>
    227c:	addmi	r4, r3, #2063597568	; 0x7b000000
    2280:	andle	r4, r3, sl, ror r4
    2284:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2288:	ldrmi	fp, [r8, -r3, lsl #2]
    228c:	svclt	0x00004770
    2290:	muleq	r1, r0, sp
    2294:	andeq	r3, r1, ip, lsl #27
    2298:	strdeq	r3, [r1], -r0
    229c:	andeq	r0, r0, r4, ror #2
    22a0:	stmdbmi	r9, {r3, fp, lr}
    22a4:	bmi	25348c <tcgetattr@plt+0x2520c4>
    22a8:	bne	253494 <tcgetattr@plt+0x2520cc>
    22ac:	svceq	0x00cb447a
    22b0:			; <UNDEFINED> instruction: 0x01a1eb03
    22b4:	andle	r1, r3, r9, asr #32
    22b8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    22bc:	ldrmi	fp, [r8, -r3, lsl #2]
    22c0:	svclt	0x00004770
    22c4:	andeq	r3, r1, r4, ror #26
    22c8:	andeq	r3, r1, r0, ror #26
    22cc:	andeq	r3, r1, r4, asr #23
    22d0:	andeq	r0, r0, r8, lsl #3
    22d4:	blmi	2af6fc <tcgetattr@plt+0x2ae334>
    22d8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    22dc:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    22e0:	blmi	270894 <tcgetattr@plt+0x26f4cc>
    22e4:	ldrdlt	r5, [r3, -r3]!
    22e8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    22ec:			; <UNDEFINED> instruction: 0xf7fe6818
    22f0:			; <UNDEFINED> instruction: 0xf7ffee80
    22f4:	blmi	1c21f8 <tcgetattr@plt+0x1c0e30>
    22f8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    22fc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2300:	andeq	r3, r1, lr, lsr #26
    2304:	muleq	r1, r4, fp
    2308:	andeq	r0, r0, r0, ror #2
    230c:	andeq	r3, r1, r6, lsl sp
    2310:	andeq	r3, r1, lr, lsl #26
    2314:	svclt	0x0000e7c4
    2318:	cfrshl64ne	mvdx14, mvdx0, fp
    231c:	ldrmi	r4, [r5], -r4, lsl #12
    2320:	ands	sp, r1, r2, lsl #24
    2324:	andle	r3, pc, r1
    2328:	strtmi	r6, [r8], -r3, lsr #31
    232c:	strvs	r3, [r3, r1, lsl #6]!
    2330:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2334:	mvnsle	r2, sl, lsl #16
    2338:			; <UNDEFINED> instruction: 0x3090f8d4
    233c:			; <UNDEFINED> instruction: 0xf1033e01
    2340:			; <UNDEFINED> instruction: 0xf8c40301
    2344:			; <UNDEFINED> instruction: 0xd1ef3090
    2348:	svclt	0x0000bd70
    234c:	tstcs	r1, r1, lsr #20
    2350:	andscs	r4, ip, r1, lsr #22
    2354:	strlt	r4, [r0, #-1146]	; 0xfffffb86
    2358:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    235c:	movwls	r6, #14363	; 0x381b
    2360:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2364:	mcr	7, 4, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    2368:	vpmax.s8	d26, d5, d1
    236c:	andcs	r4, r1, r3, lsl r1
    2370:	mrc	7, 6, APSR_nzcv, cr8, cr14, {7}
    2374:	andsle	r3, r4, r1
    2378:			; <UNDEFINED> instruction: 0x3004f8bd
    237c:	ldmdbmi	r7, {r0, r1, r4, r5, r6, r8, ip, sp, pc}
    2380:	bcc	464f0 <tcgetattr@plt+0x45128>
    2384:	bcs	13570 <tcgetattr@plt+0x121a8>
    2388:	svclt	0x00d86809
    238c:			; <UNDEFINED> instruction: 0xf8c12201
    2390:	blcc	4ec78 <tcgetattr@plt+0x4d8b0>
    2394:	addcs	pc, r8, r1, asr #17
    2398:	addcc	pc, r4, r1, asr #17
    239c:			; <UNDEFINED> instruction: 0x3006f8bd
    23a0:	stmdbmi	pc, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
    23a4:	ldrbtmi	r2, [r9], #-28	; 0xffffffe4
    23a8:	mcr	7, 3, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    23ac:	blmi	294be8 <tcgetattr@plt+0x293820>
    23b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    23b4:	blls	dc424 <tcgetattr@plt+0xdb05c>
    23b8:	qaddle	r4, sl, r8
    23bc:			; <UNDEFINED> instruction: 0xf85db005
    23c0:	bmi	280fd8 <tcgetattr@plt+0x27fc10>
    23c4:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}
    23c8:	addscc	pc, r0, #12713984	; 0xc20000
    23cc:			; <UNDEFINED> instruction: 0xf7fee7e9
    23d0:	svclt	0x0000ee78
    23d4:	andeq	r3, r1, ip, lsl fp
    23d8:	andeq	r0, r0, r8, ror #2
    23dc:	andeq	r3, r1, r8, lsl #25
    23e0:			; <UNDEFINED> instruction: 0xffffffa3
    23e4:	andeq	r3, r1, r0, asr #21
    23e8:	andeq	r3, r1, r8, asr #24
    23ec:			; <UNDEFINED> instruction: 0xf991b570
    23f0:	stclmi	0, cr3, [r8, #-0]
    23f4:	blcs	135f0 <tcgetattr@plt+0x12228>
    23f8:	strmi	sp, [ip], -sl, asr #32
    23fc:	tstcs	r0, sl, lsl #12
    2400:	suble	r2, r1, r9, lsl #22
    2404:	sbcslt	r3, sl, #32, 22	; 0x8000
    2408:	vpmin.s8	q1, q0, <illegal reg q2.5>
    240c:	blcs	15626ac <tcgetattr@plt+0x15612e4>
    2410:	adchi	pc, r3, r0, lsl #4
    2414:			; <UNDEFINED> instruction: 0xf003e8df
    2418:			; <UNDEFINED> instruction: 0xa1a1a138
    241c:			; <UNDEFINED> instruction: 0xa1a1a1a1
    2420:			; <UNDEFINED> instruction: 0xa1a1a1a1
    2424:			; <UNDEFINED> instruction: 0xa1a138a1
    2428:	blcs	acd0dc <tcgetattr@plt+0xacbd14>
    242c:	blcs	acd0e0 <tcgetattr@plt+0xacbd18>
    2430:			; <UNDEFINED> instruction: 0xa1a12b2b
    2434:			; <UNDEFINED> instruction: 0xa1a1a1a1
    2438:			; <UNDEFINED> instruction: 0xa1a1a1a1
    243c:			; <UNDEFINED> instruction: 0xa1a1a1a1
    2440:			; <UNDEFINED> instruction: 0xa1a1a1a1
    2444:			; <UNDEFINED> instruction: 0xa1a1a1a1
    2448:			; <UNDEFINED> instruction: 0xa1a1a1a1
    244c:	orrge	sl, ip, r1, lsr #3
    2450:			; <UNDEFINED> instruction: 0xa1a1a1a1
    2454:			; <UNDEFINED> instruction: 0xa1a1a1a1
    2458:	adchi	sl, r1, r1, lsr #3
    245c:	smcge	39444	; 0x9a14
    2460:			; <UNDEFINED> instruction: 0xa1a1a1a1
    2464:			; <UNDEFINED> instruction: 0xa1a1a15e
    2468:	stmiami	r1!, {r0, r1, r4, r6, r8, sp, pc}
    246c:	stmdbcs	r0, {r0, r5, r7, r8, sl, fp, ip, sp}
    2470:			; <UNDEFINED> instruction: 0xf8d0d070
    2474:	blx	18668e <tcgetattr@plt+0x1852c6>
    2478:			; <UNDEFINED> instruction: 0xf994f101
    247c:	strmi	r3, [fp], #-0
    2480:	blcc	c0a88c <tcgetattr@plt+0xc094c4>
    2484:	addcc	pc, r4, r0, asr #17
    2488:	svccc	0x0001f914
    248c:			; <UNDEFINED> instruction: 0xd1b72b00
    2490:			; <UNDEFINED> instruction: 0xf890bd70
    2494:	vmin.u32	d19, d31, d12
    2498:			; <UNDEFINED> instruction: 0xf8801345
    249c:			; <UNDEFINED> instruction: 0xf914369c
    24a0:	blcs	120ac <tcgetattr@plt+0x10ce4>
    24a4:	ldrb	sp, [r3, ip, lsr #3]!
    24a8:			; <UNDEFINED> instruction: 0x369ef890
    24ac:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    24b0:	ldrcc	pc, [lr], r0, lsl #17
    24b4:	svccc	0x0001f914
    24b8:			; <UNDEFINED> instruction: 0xd1a12b00
    24bc:			; <UNDEFINED> instruction: 0xf890e7e8
    24c0:			; <UNDEFINED> instruction: 0xf043369d
    24c4:			; <UNDEFINED> instruction: 0xf8800340
    24c8:			; <UNDEFINED> instruction: 0xf914369d
    24cc:	blcs	120d8 <tcgetattr@plt+0x10d10>
    24d0:	bfi	sp, r6, #3, #27
    24d4:			; <UNDEFINED> instruction: 0x369ef890
    24d8:	orrne	pc, r6, #-1140850687	; 0xbc000001
    24dc:	ldrcc	pc, [lr], r0, lsl #17
    24e0:	svccc	0x0001f914
    24e4:	orrle	r2, fp, r0, lsl #22
    24e8:			; <UNDEFINED> instruction: 0xf890e7d2
    24ec:	vmin.u32	d19, d31, d13
    24f0:			; <UNDEFINED> instruction: 0xf8800341
    24f4:			; <UNDEFINED> instruction: 0xf914369d
    24f8:	blcs	12104 <tcgetattr@plt+0x10d3c>
    24fc:	strb	sp, [r7, r0, lsl #3]
    2500:			; <UNDEFINED> instruction: 0x369ef890
    2504:	orreq	pc, r0, #67	; 0x43
    2508:	ldrcc	pc, [lr], r0, lsl #17
    250c:	svccc	0x0001f914
    2510:			; <UNDEFINED> instruction: 0xf47f2b00
    2514:			; <UNDEFINED> instruction: 0xe7bbaf75
    2518:			; <UNDEFINED> instruction: 0x369cf890
    251c:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    2520:	ldrcc	pc, [ip], r0, lsl #17
    2524:	svccc	0x0001f914
    2528:			; <UNDEFINED> instruction: 0xf47f2b00
    252c:	str	sl, [pc, r9, ror #30]!
    2530:	andcs	r4, r5, #409600	; 0x64000
    2534:	ldrbtmi	r2, [r9], #-0
    2538:	ldc	7, cr15, [r6, #1016]!	; 0x3f8
    253c:	blmi	614da0 <tcgetattr@plt+0x6139d8>
    2540:	ldrbtmi	r5, [fp], #-2218	; 0xfffff756
    2544:			; <UNDEFINED> instruction: 0x46016812
    2548:			; <UNDEFINED> instruction: 0xf7fe2001
    254c:	andcs	lr, r0, ip, lsl #29
    2550:	mcr	7, 2, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2554:	addne	pc, r4, r0, asr #17
    2558:	ldmdbmi	r2, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    255c:	andcs	r2, r0, r5, lsl #4
    2560:			; <UNDEFINED> instruction: 0xf7fe4479
    2564:	strtmi	lr, [r1], -r2, lsr #27
    2568:	mrc	7, 2, APSR_nzcv, cr0, cr14, {7}
    256c:	stmdbmi	pc, {r1, r2, r3, r8, r9, fp, lr}	; <UNPREDICTABLE>
    2570:	andcs	r2, r0, r5, lsl #4
    2574:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    2578:			; <UNDEFINED> instruction: 0xf7fe681c
    257c:	blmi	1fdbdc <tcgetattr@plt+0x1fc814>
    2580:	stmiapl	fp!, {r0, r8, sp}^
    2584:			; <UNDEFINED> instruction: 0x4602681b
    2588:			; <UNDEFINED> instruction: 0xf7fe4620
    258c:	andcs	lr, r1, lr, ror lr
    2590:	mcr	7, 1, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2594:	andeq	r3, r1, ip, ror sl
    2598:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    259c:	andeq	r0, r0, r4, lsl #3
    25a0:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    25a4:	andeq	r2, r0, r4, ror #19
    25a8:	andeq	r0, r0, ip, ror #2
    25ac:	andeq	r2, r0, r2, ror #19
    25b0:	tstlt	r0, r8, lsl #10
    25b4:	ldcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    25b8:	stfltd	f3, [r8, #-0]
    25bc:	andcs	r4, r1, r2, lsl #18
    25c0:			; <UNDEFINED> instruction: 0xf7fe4479
    25c4:	svclt	0x0000ed9c
    25c8:	andeq	r2, r0, r0, asr #19
    25cc:			; <UNDEFINED> instruction: 0x4604b570
    25d0:	eorseq	pc, ip, #208, 16	; 0xd00000
    25d4:	ldrbtmi	r4, [lr], #-3593	; 0xfffff1f7
    25d8:			; <UNDEFINED> instruction: 0xf894b120
    25dc:			; <UNDEFINED> instruction: 0xf013369d
    25e0:	andle	r0, r0, r8, lsl #10
    25e4:			; <UNDEFINED> instruction: 0xf7febd70
    25e8:	blmi	17df18 <tcgetattr@plt+0x17cb50>
    25ec:	ldmpl	r3!, {r0, r2, r3, sp}^
    25f0:			; <UNDEFINED> instruction: 0xf7fe6819
    25f4:			; <UNDEFINED> instruction: 0xf8c4eea8
    25f8:	ldcllt	0, cr5, [r0, #-560]!	; 0xfffffdd0
    25fc:	muleq	r1, sl, r8
    2600:	andeq	r0, r0, ip, ror r1
    2604:	tstcs	r1, r8, lsr r5
    2608:	andcs	r4, r3, r9, lsr #24
    260c:	ldc	7, cr15, [sl, #-1016]!	; 0xfffffc08
    2610:	ldrbtmi	r4, [ip], #-3368	; 0xfffff2d8
    2614:	stmdavs	r3!, {r0, r2, r3, r4, r5, r6, sl, lr}
    2618:			; <UNDEFINED> instruction: 0x269ff893
    261c:	ldrle	r0, [r0, #-1873]	; 0xfffff8af
    2620:			; <UNDEFINED> instruction: 0x269cf8d3
    2624:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
    2628:	orreq	pc, r0, #192, 4
    262c:			; <UNDEFINED> instruction: 0xf5b34013
    2630:	eorle	r5, r2, r0, lsl #30
    2634:	andcs	r4, r3, r0, lsr #18
    2638:	ldrhtmi	lr, [r8], -sp
    263c:			; <UNDEFINED> instruction: 0xf7fe4479
    2640:	blmi	7b1ac4 <tcgetattr@plt+0x7b06fc>
    2644:	stmiapl	fp!, {r1, r3, sp}^
    2648:			; <UNDEFINED> instruction: 0xf7fe6819
    264c:	stmdavs	r3!, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    2650:			; <UNDEFINED> instruction: 0x269ef893
    2654:	svclt	0x004206d2
    2658:			; <UNDEFINED> instruction: 0x269df893
    265c:	andseq	pc, r0, #66	; 0x42
    2660:	ldrcs	pc, [sp], r3, lsl #17
    2664:	ldmdbmi	r6, {r1, r2, r5, r6, r7, sl, ip, lr, pc}
    2668:	ldrbtmi	r2, [r9], #-3
    266c:	stc	7, cr15, [sl, #-1016]	; 0xfffffc08
    2670:	tstcs	r1, r0, lsr #16
    2674:			; <UNDEFINED> instruction: 0xf7fe30a8
    2678:	blmi	4bdee8 <tcgetattr@plt+0x4bcb20>
    267c:	ldmdbmi	r2, {r0, r2, r9, sp}
    2680:	stmiapl	fp!, {sp}^
    2684:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    2688:	stc	7, cr15, [lr, #-1016]	; 0xfffffc08
    268c:	strmi	r2, [r2], -r1, lsl #2
    2690:			; <UNDEFINED> instruction: 0xf7fe4628
    2694:	stmdavs	r3!, {r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    2698:	ldrdcs	pc, [ip], r3
    269c:			; <UNDEFINED> instruction: 0x169df893
    26a0:	cmpne	r5, pc, ror #6	; <UNPREDICTABLE>
    26a4:	ldrne	pc, [sp], r3, lsl #17
    26a8:			; <UNDEFINED> instruction: 0xf8c34410
    26ac:	strb	r0, [r1, ip, lsl #1]
    26b0:	strdeq	r3, [r1], -sl
    26b4:	andeq	r3, r1, ip, asr r8
    26b8:			; <UNDEFINED> instruction: 0xffffffc5
    26bc:	andeq	r0, r0, ip, ror r1
    26c0:			; <UNDEFINED> instruction: 0xffffff97
    26c4:	andeq	r0, r0, ip, ror #2
    26c8:	andeq	r2, r0, r4, lsl r9
    26cc:	bmi	6d4b3c <tcgetattr@plt+0x6d3774>
    26d0:	ldrbtmi	fp, [r9], #-1392	; 0xfffffa90
    26d4:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    26d8:	addlt	r4, r2, r9, lsl lr
    26dc:			; <UNDEFINED> instruction: 0xf50d588a
    26e0:	ldrbtmi	r5, [lr], #-768	; 0xfffffd00
    26e4:	stcge	3, cr3, [r1], {4}
    26e8:	ldmdavs	r2, {r0, r2, r9, sl, lr}
    26ec:			; <UNDEFINED> instruction: 0xf04f601a
    26f0:	and	r0, r6, r0, lsl #4
    26f4:	tstcs	r1, r3, lsl fp
    26f8:	ldmpl	r3!, {r5, r9, sl, lr}^
    26fc:			; <UNDEFINED> instruction: 0xf7fe681b
    2700:			; <UNDEFINED> instruction: 0xf44fed0c
    2704:	strtmi	r5, [fp], -r0, lsl #4
    2708:	strtmi	r2, [r0], -r1, lsl #2
    270c:	stc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    2710:	stmdacs	r0, {r1, r9, sl, lr}
    2714:	stmdbmi	ip, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    2718:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    271c:	movwcc	r4, #18951	; 0x4a07
    2720:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    2724:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    2728:	qaddle	r4, r1, r3
    272c:	cfstr32pl	mvfx15, [r0, #-52]	; 0xffffffcc
    2730:	ldcllt	0, cr11, [r0, #-8]!
    2734:	stcl	7, cr15, [r4], {254}	; 0xfe
    2738:	muleq	r1, lr, r7
    273c:	andeq	r0, r0, r8, ror #2
    2740:	andeq	r3, r1, lr, lsl #15
    2744:	andeq	r0, r0, ip, ror r1
    2748:	andeq	r3, r1, r0, asr r7
    274c:			; <UNDEFINED> instruction: 0x269df890
    2750:			; <UNDEFINED> instruction: 0x0712b538
    2754:			; <UNDEFINED> instruction: 0x46044b1a
    2758:	strtle	r4, [r7], #-1147	; 0xfffffb85
    275c:	bicslt	r4, r1, sp, lsl #12
    2760:			; <UNDEFINED> instruction: 0x369cf894
    2764:	strle	r0, [r8], #-1819	; 0xfffff8e5
    2768:	subeq	pc, r0, #212, 16	; 0xd40000
    276c:			; <UNDEFINED> instruction: 0xf7feb128
    2770:	movwcs	lr, #3462	; 0xd86
    2774:	addcc	pc, ip, r4, asr #17
    2778:			; <UNDEFINED> instruction: 0xf8d4bd38
    277c:	andcs	r2, r1, ip, lsl #1
    2780:	ldmdbmi	r1, {r4, r8, r9, fp, lr}
    2784:	ldrbtmi	r1, [fp], #-2898	; 0xfffff4ae
    2788:			; <UNDEFINED> instruction: 0xf7fe4479
    278c:	movwcs	lr, #3436	; 0xd6c
    2790:	addcc	pc, ip, r4, asr #17
    2794:	bmi	371c7c <tcgetattr@plt+0x3708b4>
    2798:	ldmpl	fp, {r0, r2, r3, sp}
    279c:			; <UNDEFINED> instruction: 0xf7fe6819
    27a0:			; <UNDEFINED> instruction: 0xf894edd2
    27a4:			; <UNDEFINED> instruction: 0x071b369c
    27a8:	ldrb	sp, [sp, r7, ror #9]
    27ac:	andcs	r4, sl, r7, lsl #20
    27b0:	ldmdavs	r9, {r0, r1, r3, r4, r7, fp, ip, lr}
    27b4:	stcl	7, cr15, [r6, #1016]	; 0x3f8
    27b8:			; <UNDEFINED> instruction: 0xf8c42300
    27bc:	ldclt	0, cr3, [r8, #-560]!	; 0xfffffdd0
    27c0:	andeq	r3, r1, r8, lsl r7
    27c4:	andeq	r3, r0, r2, ror #7
    27c8:	andeq	r2, r0, r8, lsr #16
    27cc:	andeq	r0, r0, ip, ror r1
    27d0:			; <UNDEFINED> instruction: 0x4604b538
    27d4:	ldrdcc	pc, [ip], r0
    27d8:	ldrbtmi	r4, [sp], #-3338	; 0xfffff2f6
    27dc:	tstcs	r0, r3, lsl r1
    27e0:			; <UNDEFINED> instruction: 0xffb4f7ff
    27e4:	subcc	pc, r0, #212, 16	; 0xd40000
    27e8:			; <UNDEFINED> instruction: 0xf894b11b
    27ec:			; <UNDEFINED> instruction: 0x071b369c
    27f0:	blmi	177c14 <tcgetattr@plt+0x17684c>
    27f4:	stmiapl	fp!, {r0, r2, r3, sp}^
    27f8:	pop	{r0, r3, r4, fp, sp, lr}
    27fc:			; <UNDEFINED> instruction: 0xf7fe4038
    2800:	ldclt	13, cr11, [r8, #-636]!	; 0xfffffd84
    2804:	muleq	r1, r6, r6
    2808:	andeq	r0, r0, ip, ror r1
    280c:			; <UNDEFINED> instruction: 0x369cf890
    2810:			; <UNDEFINED> instruction: 0x460db570
    2814:			; <UNDEFINED> instruction: 0x07594e52
    2818:	ldrbtmi	r4, [lr], #-1540	; 0xfffff9fc
    281c:	addhi	pc, r5, r0, lsl #2
    2820:	ldrdcc	pc, [ip], r0
    2824:			; <UNDEFINED> instruction: 0xdc672b00
    2828:			; <UNDEFINED> instruction: 0x369df894
    282c:	movweq	pc, #32787	; 0x8013	; <UNPREDICTABLE>
    2830:			; <UNDEFINED> instruction: 0xf8d4d169
    2834:			; <UNDEFINED> instruction: 0xf8c40244
    2838:	cmnlt	r0, ip, lsl #1
    283c:	subcc	pc, r8, #212, 16	; 0xd40000
    2840:			; <UNDEFINED> instruction: 0xf7feb15b
    2844:			; <UNDEFINED> instruction: 0xf894ed1c
    2848:			; <UNDEFINED> instruction: 0xf8d4269e
    284c:	vaddl.u8	<illegal reg q9.5>, d18, d12
    2850:	bl	c7158 <tcgetattr@plt+0xc5d90>
    2854:			; <UNDEFINED> instruction: 0xf8c40342
    2858:			; <UNDEFINED> instruction: 0xf894308c
    285c:			; <UNDEFINED> instruction: 0x075a369c
    2860:	stmdbmi	r0, {r1, r2, r3, r4, r6, sl, ip, lr, pc}^
    2864:	andcs	r2, r0, r5, lsl #4
    2868:			; <UNDEFINED> instruction: 0xf7fe4479
    286c:			; <UNDEFINED> instruction: 0x4601ec1e
    2870:			; <UNDEFINED> instruction: 0xf7fe2001
    2874:			; <UNDEFINED> instruction: 0xf8d4ecf8
    2878:	ldrmi	r3, [r8], #-140	; 0xffffff74
    287c:	addeq	pc, ip, r4, asr #17
    2880:	ldmdbmi	r9!, {r0, r2, r3, r4, r6, r8, r9, ip, sp, pc}
    2884:	andcs	r2, r0, r5, lsl #4
    2888:			; <UNDEFINED> instruction: 0xf7fe4479
    288c:	strtmi	lr, [sl], -lr, lsl #24
    2890:	andcs	r4, r1, r1, lsl #12
    2894:	stcl	7, cr15, [r6], #1016	; 0x3f8
    2898:	ldrdcc	pc, [ip], r4
    289c:			; <UNDEFINED> instruction: 0xf8c44418
    28a0:			; <UNDEFINED> instruction: 0xf994008c
    28a4:	blcs	10324 <tcgetattr@plt+0xef5c>
    28a8:			; <UNDEFINED> instruction: 0xf8d4db49
    28ac:			; <UNDEFINED> instruction: 0xb1233244
    28b0:	subeq	pc, r8, #212, 16	; 0xd40000
    28b4:			; <UNDEFINED> instruction: 0xf7feb108
    28b8:			; <UNDEFINED> instruction: 0xf894ece2
    28bc:			; <UNDEFINED> instruction: 0x075b369c
    28c0:	blmi	ab79a8 <tcgetattr@plt+0xab65e0>
    28c4:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    28c8:	bl	fe9408c8 <tcgetattr@plt+0xfe93f500>
    28cc:			; <UNDEFINED> instruction: 0x369ff894
    28d0:	movweq	pc, #16515	; 0x4083	; <UNPREDICTABLE>
    28d4:	ldrcc	pc, [pc], r4, lsl #17
    28d8:			; <UNDEFINED> instruction: 0xf994bd70
    28dc:	blcs	10358 <tcgetattr@plt+0xef90>
    28e0:	svcvs	0x00a3dbdf
    28e4:	svcvs	0x00e12064
    28e8:			; <UNDEFINED> instruction: 0xf003fb00
    28ec:			; <UNDEFINED> instruction: 0xf990f002
    28f0:	ldrbtmi	r4, [r9], #-2335	; 0xfffff6e1
    28f4:	strb	r4, [ip, r2, lsl #12]
    28f8:			; <UNDEFINED> instruction: 0xff6af7ff
    28fc:			; <UNDEFINED> instruction: 0x369df894
    2900:	movweq	pc, #32787	; 0x8013	; <UNPREDICTABLE>
    2904:	blmi	6f6b60 <tcgetattr@plt+0x6f5798>
    2908:	ldmpl	r3!, {r0, r1, r2, sp}^
    290c:			; <UNDEFINED> instruction: 0xf7fe6819
    2910:			; <UNDEFINED> instruction: 0xf894ed0c
    2914:			; <UNDEFINED> instruction: 0xf083369f
    2918:			; <UNDEFINED> instruction: 0xf8840304
    291c:	ldcllt	6, cr3, [r0, #-636]!	; 0xfffffd84
    2920:	subeq	pc, r0, #212, 16	; 0xd40000
    2924:	stc	7, cr15, [sl], #1016	; 0x3f8
    2928:			; <UNDEFINED> instruction: 0xf8d0e79b
    292c:			; <UNDEFINED> instruction: 0xf7fe0240
    2930:	ldrb	lr, [r9, -r6, lsr #25]!
    2934:	addeq	pc, ip, #212, 16	; 0xd40000
    2938:	stc	7, cr15, [r0], #1016	; 0x3f8
    293c:	stmdbmi	lr, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    2940:	andcs	r2, r0, r5, lsl #4
    2944:			; <UNDEFINED> instruction: 0xf7fe4479
    2948:			; <UNDEFINED> instruction: 0x4601ebb0
    294c:			; <UNDEFINED> instruction: 0xf7fe2001
    2950:			; <UNDEFINED> instruction: 0xf8d4ec8a
    2954:	ldrmi	r3, [r8], #-140	; 0xffffff74
    2958:	addeq	pc, ip, r4, asr #17
    295c:	svclt	0x0000e7a5
    2960:	andeq	r3, r1, r6, asr r6
    2964:	andeq	r2, r0, ip, asr #14
    2968:	andeq	r2, r0, r8, lsr r7
    296c:	andeq	r0, r0, ip, ror r1
    2970:	ldrdeq	r2, [r0], -lr
    2974:	andeq	r0, r0, ip, ror #2
    2978:	muleq	r0, r4, r6
    297c:	strmi	fp, [r4], -r8, lsl #10
    2980:			; <UNDEFINED> instruction: 0x369cf890
    2984:	cfmsub32mi	mvax0, mvfx4, mvfx13, mvfx13
    2988:	ldrbtmi	r0, [lr], #-1883	; 0xfffff8a5
    298c:			; <UNDEFINED> instruction: 0xf8d0d533
    2990:			; <UNDEFINED> instruction: 0xf7fe0240
    2994:			; <UNDEFINED> instruction: 0x4628ec74
    2998:	ldc	7, cr15, [r2], #-1016	; 0xfffffc08
    299c:	subcs	pc, r4, #212, 16	; 0xd40000
    29a0:	ldrdcc	pc, [ip], r4
    29a4:			; <UNDEFINED> instruction: 0xf8c44403
    29a8:	orrlt	r3, r2, ip, lsl #1
    29ac:	subcc	pc, r8, #212, 16	; 0xd40000
    29b0:	ldrmi	fp, [r0], -fp, ror #2
    29b4:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    29b8:			; <UNDEFINED> instruction: 0x46284b11
    29bc:	stmdavs	r9!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
    29c0:	stcl	7, cr15, [r4], #1016	; 0x3f8
    29c4:	subeq	pc, r8, #212, 16	; 0xd40000
    29c8:	mrrc	7, 15, pc, r8, cr14	; <UNPREDICTABLE>
    29cc:	blmi	33a9e8 <tcgetattr@plt+0x339620>
    29d0:	ldmpl	r5!, {r3, r5, r9, sl, lr}^
    29d4:			; <UNDEFINED> instruction: 0xf7fe6829
    29d8:	stmdavs	r8!, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    29dc:	bl	6c09dc <tcgetattr@plt+0x6bf614>
    29e0:			; <UNDEFINED> instruction: 0x369ef894
    29e4:	adceq	pc, r8, r4, lsl #2
    29e8:			; <UNDEFINED> instruction: 0xf0832101
    29ec:			; <UNDEFINED> instruction: 0xf8840302
    29f0:			; <UNDEFINED> instruction: 0xf7fe369e
    29f4:			; <UNDEFINED> instruction: 0xf7ffec5c
    29f8:	strb	pc, [ip, fp, ror #29]	; <UNPREDICTABLE>
    29fc:	andeq	r3, r1, r6, ror #9
    2a00:	andeq	r0, r0, ip, ror r1
    2a04:	cfldr32mi	mvfx11, [r7, #-448]	; 0xfffffe40
    2a08:	ldrbtmi	r4, [sp], #-3607	; 0xfffff1e9
    2a0c:	stmdavs	fp!, {r1, r2, r3, r4, r5, r6, sl, lr}
    2a10:			; <UNDEFINED> instruction: 0x269ef893
    2a14:	streq	pc, [r1], #-18	; 0xffffffee
    2a18:			; <UNDEFINED> instruction: 0xf893d123
    2a1c:			; <UNDEFINED> instruction: 0x0792269f
    2a20:			; <UNDEFINED> instruction: 0xf8b3d40e
    2a24:			; <UNDEFINED> instruction: 0xf1035052
    2a28:	ldmvs	ip, {r2, r3, r4, r5, r9}^
    2a2c:	andcs	r2, r2, r0, lsl #2
    2a30:	streq	pc, [sl], #-68	; 0xffffffbc
    2a34:	ldrsbvs	r8, [ip], #45	; 0x2d
    2a38:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    2a3c:	bllt	fe140a3c <tcgetattr@plt+0xfe13f674>
    2a40:	subseq	pc, r0, #13828096	; 0xd30000
    2a44:	ldc	7, cr15, [sl], {254}	; 0xfe
    2a48:	ldmpl	r3!, {r3, r8, r9, fp, lr}^
    2a4c:			; <UNDEFINED> instruction: 0xf7fe6818
    2a50:	stmdavs	fp!, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
    2a54:			; <UNDEFINED> instruction: 0x269ff893
    2a58:	subeq	pc, r1, #100, 6	; 0x90000001
    2a5c:	ldrcs	pc, [pc], r3, lsl #17
    2a60:	ldcllt	7, cr14, [r0, #-892]!	; 0xfffffc84
    2a64:	andeq	r3, r1, r2, lsl #12
    2a68:	andeq	r3, r1, r4, ror #8
    2a6c:	andeq	r0, r0, ip, ror r1
    2a70:	tstcs	r1, pc, lsr #20
    2a74:	andscs	r4, r6, pc, lsr #22
    2a78:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    2a7c:	ldmpl	r3, {r0, r1, r6, r7, ip, sp, pc}^
    2a80:	ldmdavs	fp, {r0, r2, r3, r5, sl, fp, lr}
    2a84:			; <UNDEFINED> instruction: 0xf04f9341
    2a88:			; <UNDEFINED> instruction: 0xf7fe0300
    2a8c:			; <UNDEFINED> instruction: 0xf7ffeafc
    2a90:	bmi	ac297c <tcgetattr@plt+0xac15b4>
    2a94:	cfstrsmi	mvf4, [sl, #-496]!	; 0xfffffe10
    2a98:	stmiapl	r3!, {r0, r1, r5, r9, sl, lr}
    2a9c:	ldrbtmi	sl, [sp], #-3073	; 0xfffff3ff
    2aa0:			; <UNDEFINED> instruction: 0xf7fe6818
    2aa4:			; <UNDEFINED> instruction: 0x2100eab8
    2aa8:			; <UNDEFINED> instruction: 0xf7fe2016
    2aac:	smlattcs	r0, ip, sl, lr
    2ab0:			; <UNDEFINED> instruction: 0xf7fe2014
    2ab4:	strtmi	lr, [r0], -r8, ror #21
    2ab8:	stc	7, cr15, [sl], {254}	; 0xfe
    2abc:	tstcs	r4, r0, lsr #12
    2ac0:	bl	1d40ac0 <tcgetattr@plt+0x1d3f6f8>
    2ac4:	stcge	6, cr4, [r1], #-132	; 0xffffff7c
    2ac8:	strtmi	r2, [r2], -r1
    2acc:	b	febc0acc <tcgetattr@plt+0xfebbf704>
    2ad0:	andcs	r2, r0, r4, lsl r1
    2ad4:	bl	1f40ad4 <tcgetattr@plt+0x1f3f70c>
    2ad8:	andcs	r4, r0, #34603008	; 0x2100000
    2adc:			; <UNDEFINED> instruction: 0xf7fe2002
    2ae0:	ldmdbmi	r8, {r1, r2, r5, r7, r9, fp, sp, lr, pc}
    2ae4:	vst4.8	{d18-d21}, [pc :64], r4
    2ae8:	ldrbtmi	r7, [r9], #-1152	; 0xfffffb80
    2aec:	b	ff2c0aec <tcgetattr@plt+0xff2bf724>
    2af0:	tstcs	r0, sl, lsr #16
    2af4:	ldmvs	r3, {r1, sp}^
    2af8:			; <UNDEFINED> instruction: 0xf02382d4
    2afc:	sbcsvs	r0, r3, sl, lsl #6
    2b00:	bl	940b00 <tcgetattr@plt+0x93f738>
    2b04:			; <UNDEFINED> instruction: 0xf8906828
    2b08:			; <UNDEFINED> instruction: 0x075b369f
    2b0c:	bmi	3b7b38 <tcgetattr@plt+0x3b6770>
    2b10:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    2b14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2b18:	subsmi	r9, sl, r1, asr #22
    2b1c:	sublt	sp, r3, r5, lsl #2
    2b20:	adccc	fp, r8, r0, lsr sp
    2b24:			; <UNDEFINED> instruction: 0xf7fe2101
    2b28:			; <UNDEFINED> instruction: 0xf7feebc2
    2b2c:	svclt	0x0000eaca
    2b30:	strdeq	r3, [r1], -r8
    2b34:	andeq	r0, r0, r8, ror #2
    2b38:	ldrdeq	r3, [r1], -ip
    2b3c:	andeq	r0, r0, ip, ror r1
    2b40:	andeq	r3, r1, lr, ror #10
    2b44:			; <UNDEFINED> instruction: 0xffffff83
    2b48:	andeq	r3, r1, lr, asr r3
    2b4c:	tstcs	r1, pc, lsl sp
    2b50:	ldrbtmi	fp, [sp], #-1288	; 0xfffffaf8
    2b54:	ldcmi	0, cr2, [lr], {2}
    2b58:	b	fe540b58 <tcgetattr@plt+0xfe53f790>
    2b5c:			; <UNDEFINED> instruction: 0xff52f7ff
    2b60:	ldrbtmi	r6, [ip], #-2088	; 0xfffff7d8
    2b64:			; <UNDEFINED> instruction: 0x369cf890
    2b68:	strtle	r0, [r0], #-1883	; 0xfffff8a5
    2b6c:	ldrdcc	pc, [ip], r0
    2b70:	vldrle	d2, [r5, #-0]
    2b74:	mcr2	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    2b78:	stmiapl	r3!, {r1, r2, r4, r8, r9, fp, lr}^
    2b7c:			; <UNDEFINED> instruction: 0xf7fe6818
    2b80:			; <UNDEFINED> instruction: 0x4c15ea4a
    2b84:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    2b88:	addseq	pc, r4, #13828096	; 0xd30000
    2b8c:	b	16c0b8c <tcgetattr@plt+0x16bf7c4>
    2b90:			; <UNDEFINED> instruction: 0xf8d36823
    2b94:			; <UNDEFINED> instruction: 0xf7fe0230
    2b98:	andcs	lr, r0, r6, asr sl
    2b9c:	b	17c0b9c <tcgetattr@plt+0x17bf7d4>
    2ba0:	andcs	r4, sl, lr, lsl #22
    2ba4:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    2ba8:	bl	fefc0ba8 <tcgetattr@plt+0xfefbf7e0>
    2bac:	blmi	27cb58 <tcgetattr@plt+0x27b790>
    2bb0:	stmiapl	r4!, {r0, r2, r3, sp}^
    2bb4:			; <UNDEFINED> instruction: 0xf7fe6821
    2bb8:	stmdavs	fp!, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}
    2bbc:	subeq	pc, r0, #13828096	; 0xd30000
    2bc0:	bl	1740bc0 <tcgetattr@plt+0x173f7f8>
    2bc4:			; <UNDEFINED> instruction: 0xf7fe6820
    2bc8:	ldrb	lr, [sl, r6, lsr #20]
    2bcc:			; <UNDEFINED> instruction: 0x000134ba
    2bd0:	andeq	r3, r1, lr, lsl #6
    2bd4:	andeq	r0, r0, ip, ror r1
    2bd8:	andeq	r3, r1, r8, lsl #9
    2bdc:	andeq	r0, r0, ip, ror #2
    2be0:	bmi	192fc18 <tcgetattr@plt+0x192e850>
    2be4:	ldrbtmi	r4, [sl], #-2916	; 0xfffff49c
    2be8:	ldrbmi	lr, [r0, sp, lsr #18]!
    2bec:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    2bf0:	stclmi	15, cr10, [r2, #-0]
    2bf4:	ldmdavs	fp, {r7, r9, sl, lr}
    2bf8:			; <UNDEFINED> instruction: 0xf04f607b
    2bfc:	blmi	1803804 <tcgetattr@plt+0x180243c>
    2c00:	sxtab16mi	r4, r9, sp, ror #8
    2c04:			; <UNDEFINED> instruction: 0xf04f6abe
    2c08:	stmiapl	fp!, {r0, r1, r3, r9, fp}^
    2c0c:			; <UNDEFINED> instruction: 0xf7fe6818
    2c10:			; <UNDEFINED> instruction: 0xf7ffea02
    2c14:	strd	pc, [r2], -r7
    2c18:			; <UNDEFINED> instruction: 0xf7fe2005
    2c1c:			; <UNDEFINED> instruction: 0xf7feea40
    2c20:	vmlsne.f64	d14, d4, d20
    2c24:			; <UNDEFINED> instruction: 0xf1bada32
    2c28:	mvnsle	r0, r1, lsl #20
    2c2c:			; <UNDEFINED> instruction: 0x46504955
    2c30:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2c34:	b	e40c34 <tcgetattr@plt+0xe3f86c>
    2c38:	stmiapl	fp!, {r0, r1, r4, r6, r8, r9, fp, lr}^
    2c3c:			; <UNDEFINED> instruction: 0xf7fe6819
    2c40:			; <UNDEFINED> instruction: 0xf8d8eba6
    2c44:	strbmi	r3, [r2], -ip
    2c48:	orrvc	pc, r0, pc, asr #8
    2c4c:			; <UNDEFINED> instruction: 0xf0232002
    2c50:			; <UNDEFINED> instruction: 0xf8a8030a
    2c54:			; <UNDEFINED> instruction: 0xf8c81016
    2c58:	tstcs	r0, ip
    2c5c:	b	1dc0c5c <tcgetattr@plt+0x1dbf894>
    2c60:	ldrbtmi	r4, [r8], #-2122	; 0xfffff7b6
    2c64:	b	fe5c0c64 <tcgetattr@plt+0xfe5bf89c>
    2c68:	strbmi	r4, [r0], -r9, asr #12
    2c6c:	stc2l	7, cr15, [lr, #1020]	; 0x3fc
    2c70:	blmi	1055594 <tcgetattr@plt+0x10541cc>
    2c74:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2c78:	ldmdavs	fp!, {r1, r3, r4, fp, sp, lr}^
    2c7c:	qdsuble	r4, sl, lr
    2c80:	ldrtmi	r3, [sp], r8, lsl #14
    2c84:			; <UNDEFINED> instruction: 0x47f0e8bd
    2c88:	ldrbmi	fp, [r0, -r2]!
    2c8c:	tstcs	r1, r9, lsr #32
    2c90:			; <UNDEFINED> instruction: 0xf7fe2002
    2c94:	strdcs	lr, [r1, -r8]
    2c98:			; <UNDEFINED> instruction: 0xf7fe2003
    2c9c:			; <UNDEFINED> instruction: 0xf898e9f4
    2ca0:			; <UNDEFINED> instruction: 0x079a369c
    2ca4:	andcs	sp, r0, r8, lsl r4
    2ca8:	b	740ca8 <tcgetattr@plt+0x73f8e0>
    2cac:	ldclle	8, cr2, [sl]
    2cb0:	andcs	r4, r2, r8, lsr r9
    2cb4:			; <UNDEFINED> instruction: 0xf7fe4479
    2cb8:	ldmdbmi	r7!, {r1, r2, r5, r6, r7, r8, fp, sp, lr, pc}
    2cbc:	ldrbtmi	r2, [r9], #-3
    2cc0:	stmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2cc4:			; <UNDEFINED> instruction: 0x369cf898
    2cc8:	ldrle	r0, [sl, #1947]!	; 0x79b
    2ccc:	andscs	r4, r4, r3, lsr r9
    2cd0:			; <UNDEFINED> instruction: 0xf7fe4479
    2cd4:	sbfx	lr, r8, #19, #21
    2cd8:	andscs	r2, r4, r0, lsl #2
    2cdc:	ldmib	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ce0:			; <UNDEFINED> instruction: 0xf7fee7e1
    2ce4:	stmdacs	r0, {r1, r2, r3, r6, r8, r9, fp, sp, lr, pc}
    2ce8:	bvs	ffe76ddc <tcgetattr@plt+0xffe75a14>
    2cec:	eoreq	pc, ip, #-1073741823	; 0xc0000001
    2cf0:	teqeq	r0, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    2cf4:			; <UNDEFINED> instruction: 0xf853b121
    2cf8:	strcc	r1, [r1], #-2820	; 0xfffff4fc
    2cfc:	mvnsle	r2, r0, lsl #18
    2d00:	bvs	ffe09e94 <tcgetattr@plt+0xffe08acc>
    2d04:	strcs	r3, [r0], #-516	; 0xfffffdfc
    2d08:	mlasvs	sl, fp, r0, r0
    2d0c:			; <UNDEFINED> instruction: 0xf0211dd9
    2d10:	bl	feb43134 <tcgetattr@plt+0xfeb41d6c>
    2d14:	strbtmi	r0, [r9], -r1, lsl #26
    2d18:			; <UNDEFINED> instruction: 0xf843440b
    2d1c:	svcne	0x000b4c04
    2d20:			; <UNDEFINED> instruction: 0xf843b128
    2d24:			; <UNDEFINED> instruction: 0xf8520f04
    2d28:	stmdacs	r0, {r2, r8, r9, fp}
    2d2c:			; <UNDEFINED> instruction: 0x4630d1f9
    2d30:	stmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d34:	b	1dc0d34 <tcgetattr@plt+0x1dbf96c>
    2d38:	andcs	r4, r5, #409600	; 0x64000
    2d3c:			; <UNDEFINED> instruction: 0x46034479
    2d40:	ldmdavs	ip, {sp}
    2d44:	ldmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2d48:	stmiapl	fp!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    2d4c:			; <UNDEFINED> instruction: 0xf7fe6819
    2d50:			; <UNDEFINED> instruction: 0x2c02eb1e
    2d54:	rsbscs	fp, pc, ip, lsl #30
    2d58:			; <UNDEFINED> instruction: 0xf7fe207e
    2d5c:			; <UNDEFINED> instruction: 0xf7feea46
    2d60:			; <UNDEFINED> instruction: 0xf7fee9b0
    2d64:	stmdami	pc, {r1, r2, r5, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    2d68:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    2d6c:	b	1c0d6c <tcgetattr@plt+0x1bf9a4>
    2d70:	svclt	0x0000e7bb
    2d74:	andeq	r3, r1, sl, lsl #5
    2d78:	andeq	r0, r0, r8, ror #2
    2d7c:	andeq	r3, r1, r0, ror r2
    2d80:	andeq	r0, r0, ip, ror r1
    2d84:	andeq	r2, r0, sl, ror #7
    2d88:	andeq	r0, r0, ip, ror #2
    2d8c:	andeq	r2, r0, r6, asr #7
    2d90:	strdeq	r3, [r1], -ip
    2d94:			; <UNDEFINED> instruction: 0xfffffe95
    2d98:			; <UNDEFINED> instruction: 0xfffff943
    2d9c:			; <UNDEFINED> instruction: 0xfffffd9d
    2da0:	ldrdeq	r2, [r0], -r0
    2da4:	muleq	r0, r6, r2
    2da8:	blmi	61560c <tcgetattr@plt+0x614244>
    2dac:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    2db0:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    2db4:	strcs	r4, [r0], -r5, lsl #12
    2db8:	movwls	r6, #6171	; 0x181b
    2dbc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2dc0:	b	c40dc0 <tcgetattr@plt+0xc3f9f8>
    2dc4:	tsteq	r3, sp, lsl #2	; <UNPREDICTABLE>
    2dc8:	andvs	r2, r6, r1, lsl #4
    2dcc:	andcs	r4, r2, r4, lsl #12
    2dd0:	ldmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2dd4:	svclt	0x00c842b0
    2dd8:	muleq	r3, sp, r8
    2ddc:	bmi	33a208 <tcgetattr@plt+0x338e40>
    2de0:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    2de4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2de8:	subsmi	r9, sl, r1, lsl #22
    2dec:	andlt	sp, r2, r9, lsl #2
    2df0:	stmdavs	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    2df4:	svclt	0x00082b04
    2df8:	rscsle	r7, r0, r8, lsr #16
    2dfc:			; <UNDEFINED> instruction: 0xf7ff4630
    2e00:			; <UNDEFINED> instruction: 0xf7fefea5
    2e04:	svclt	0x0000e95e
    2e08:	andeq	r3, r1, r4, asr #1
    2e0c:	andeq	r0, r0, r8, ror #2
    2e10:	andeq	r3, r1, lr, lsl #1
    2e14:	cfrshl64ne	mvdx13, mvdx0, fp
    2e18:	strmi	r4, [r4], -sp, lsr #28
    2e1c:	ldrdcs	pc, [r0], r0
    2e20:	cfldrsle	mvf4, [pc, #-504]!	; 2c30 <tcgetattr@plt+0x1868>
    2e24:			; <UNDEFINED> instruction: 0x1098f8d0
    2e28:	addsmi	r1, r9, #11206656	; 0xab0000
    2e2c:	blcs	3a30c <tcgetattr@plt+0x38f44>
    2e30:			; <UNDEFINED> instruction: 0xf04f4928
    2e34:			; <UNDEFINED> instruction: 0xf04f0205
    2e38:	svclt	0x00b80000
    2e3c:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    2e40:	addcc	pc, r0, r4, asr #17
    2e44:	ldmdb	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e48:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e4c:			; <UNDEFINED> instruction: 0x369cf894
    2e50:	ldrtle	r0, [r7], #-1882	; 0xfffff8a6
    2e54:			; <UNDEFINED> instruction: 0xf04f2d00
    2e58:	sfmle	f0, 4, [fp, #-20]!	; 0xffffffec
    2e5c:	ldrbtmi	r4, [r9], #-2334	; 0xfffff6e2
    2e60:			; <UNDEFINED> instruction: 0xf7fe2000
    2e64:	blmi	77d2f4 <tcgetattr@plt+0x77bf2c>
    2e68:	stmdavs	r9!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
    2e6c:	b	fe3c0e6c <tcgetattr@plt+0xfe3bfaa4>
    2e70:			; <UNDEFINED> instruction: 0x3094f8d4
    2e74:	ldrdcs	pc, [r0], r4
    2e78:	eoreq	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    2e7c:	stmib	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2e80:			; <UNDEFINED> instruction: 0x369cf894
    2e84:	ldrle	r0, [r8], #-1883	; 0xfffff8a5
    2e88:	andcs	r6, sl, r9, lsr #16
    2e8c:	b	16c0e8c <tcgetattr@plt+0x16bfac4>
    2e90:	ldrdcc	pc, [r0], r4
    2e94:			; <UNDEFINED> instruction: 0xf8c43b01
    2e98:	ldcllt	0, cr3, [r0, #-512]!	; 0xfffffe00
    2e9c:	vmlane.f32	s3, s27, s18
    2ea0:	strb	r1, [r4, fp, lsr #17]
    2ea4:			; <UNDEFINED> instruction: 0x369ff890
    2ea8:	svclt	0x004a0719
    2eac:	stmiane	fp!, {r0, r1, r4, r6, sl, fp, ip}
    2eb0:	sbfx	r1, fp, #18, #29
    2eb4:	ldrbtmi	r4, [r9], #-2314	; 0xfffff6f6
    2eb8:			; <UNDEFINED> instruction: 0xf8d4e7d2
    2ebc:			; <UNDEFINED> instruction: 0xf7fe0240
    2ec0:	ubfx	lr, lr, #19, #2
    2ec4:	subeq	pc, r0, #212, 16	; 0xd40000
    2ec8:	ldmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ecc:	svclt	0x0000e7c2
    2ed0:	andeq	r3, r1, r0, asr r0
    2ed4:	andeq	r2, r0, r6, lsl #4
    2ed8:	strdeq	r2, [r0], -r6
    2edc:	andeq	r0, r0, ip, ror r1
    2ee0:			; <UNDEFINED> instruction: 0x000021b6
    2ee4:	bmi	295b10 <tcgetattr@plt+0x294748>
    2ee8:			; <UNDEFINED> instruction: 0xf990447b
    2eec:	ldmpl	fp, {r2, r3, r4, r7, r9, sl}
    2ef0:	ldmdavs	r9, {fp, sp}
    2ef4:	andcs	sp, r8, r2, lsl #22
    2ef8:	blt	540ef8 <tcgetattr@plt+0x53fb30>
    2efc:	strmi	r4, [fp], -r5, lsl #16
    2f00:	tstcs	r1, r3, lsl #4
    2f04:			; <UNDEFINED> instruction: 0xf7fe4478
    2f08:	svclt	0x0000b905
    2f0c:	andeq	r2, r1, r8, lsl #31
    2f10:	andeq	r0, r0, ip, ror #2
    2f14:	andeq	r2, r0, r4, lsl #3
    2f18:	addscc	pc, r0, #208, 16	; 0xd00000
    2f1c:	eorsne	pc, r4, #208, 16	; 0xd00000
    2f20:	bl	fec704e8 <tcgetattr@plt+0xfec6f120>
    2f24:	addlt	r0, r2, r3, lsl #31
    2f28:	movwle	r9, #4097	; 0x1001
    2f2c:	ldcllt	0, cr11, [r0, #-8]!
    2f30:			; <UNDEFINED> instruction: 0x4604009a
    2f34:	svcvc	0x0080f5b2
    2f38:	eorseq	pc, r0, #208, 16	; 0xd00000
    2f3c:			; <UNDEFINED> instruction: 0xf44fbf38
    2f40:	lfmne	f7, 4, [r6], {128}	; 0x80
    2f44:			; <UNDEFINED> instruction: 0x46314615
    2f48:	stmia	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f4c:	tstlt	r8, r1
    2f50:	streq	lr, [ip, #2500]	; 0x9c4
    2f54:	ldcllt	0, cr11, [r0, #-8]!
    2f58:	ldrtmi	r4, [r2], -r2, lsl #18
    2f5c:	ldrbtmi	r2, [r9], #-1
    2f60:	stmia	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2f64:	andeq	r2, r0, lr, lsr #2
    2f68:	svcmi	0x00f0e92d
    2f6c:	strmi	fp, [r4], -r7, lsr #1
    2f70:	bmi	fe3547cc <tcgetattr@plt+0xfe353404>
    2f74:	svcvs	0x00809303
    2f78:			; <UNDEFINED> instruction: 0xf8d4447a
    2f7c:	blmi	fe2db1c4 <tcgetattr@plt+0xfe2d9dfc>
    2f80:	strls	r9, [r7], -r5
    2f84:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2f88:			; <UNDEFINED> instruction: 0xf04f9325
    2f8c:	blmi	fe203b94 <tcgetattr@plt+0xfe2027cc>
    2f90:	strteq	lr, [r6], r4, asr #19
    2f94:	movwls	r4, #25723	; 0x647b
    2f98:	rsble	r2, r6, r0, lsl #18
    2f9c:	beq	93f3d8 <tcgetattr@plt+0x93e010>
    2fa0:	ldrbmi	r2, [r0], -r8, lsl #4
    2fa4:	stmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2fa8:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2fac:	rschi	pc, pc, r0, asr #32
    2fb0:	strmi	r9, [r7], -r5, lsl #22
    2fb4:	ldrmi	r4, [r8], r8, lsr #12
    2fb8:			; <UNDEFINED> instruction: 0xf7fe9304
    2fbc:	bllt	fee3d434 <tcgetattr@plt+0xfee3c06c>
    2fc0:			; <UNDEFINED> instruction: 0xf8d44620
    2fc4:			; <UNDEFINED> instruction: 0xf7ff9078
    2fc8:			; <UNDEFINED> instruction: 0xf8d4ffa7
    2fcc:	and	fp, sl, r0, lsr r2
    2fd0:	andsle	r1, r5, r3, asr #24
    2fd4:	orrcs	lr, ip, #212, 18	; 0x350000
    2fd8:	andeq	lr, r2, #175104	; 0x2ac00
    2fdc:	addsmi	r3, sl, #1024	; 0x400
    2fe0:			; <UNDEFINED> instruction: 0xf80bd20e
    2fe4:	svcvs	0x00a30b01
    2fe8:	movwcc	r4, #5672	; 0x1628
    2fec:			; <UNDEFINED> instruction: 0xf7fe67a3
    2ff0:	stmdacs	sl, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    2ff4:			; <UNDEFINED> instruction: 0xf8d4d1ec
    2ff8:	movwcc	r3, #4240	; 0x1090
    2ffc:	addscc	pc, r0, r4, asr #17
    3000:			; <UNDEFINED> instruction: 0xf88b2300
    3004:	ldrmi	r7, [sl], -r0
    3008:	ldrbmi	r9, [r0], -r0, lsl #14
    300c:	eorsne	pc, r0, #212, 16	; 0xd40000
    3010:	stmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3014:	ldmdblt	r8, {r0, r9, sl, ip, sp}
    3018:	blcc	69c2c <tcgetattr@plt+0x68864>
    301c:	eorsle	r9, sl, r3, lsl #6
    3020:			; <UNDEFINED> instruction: 0xf8cd4628
    3024:			; <UNDEFINED> instruction: 0x46c88010
    3028:	stmia	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    302c:	sbcle	r2, r7, r0, lsl #16
    3030:			; <UNDEFINED> instruction: 0xf7fe4650
    3034:			; <UNDEFINED> instruction: 0x4628e87e
    3038:	ldm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    303c:			; <UNDEFINED> instruction: 0xf994b1f8
    3040:	blcs	10abc <tcgetattr@plt+0xf6f4>
    3044:	addhi	pc, r7, r0, asr #5
    3048:	andcs	r9, r0, #7168	; 0x1c00
    304c:			; <UNDEFINED> instruction: 0xf8c44628
    3050:	blls	14f298 <tcgetattr@plt+0x14ded0>
    3054:			; <UNDEFINED> instruction: 0x67a34619
    3058:	stmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    305c:	addseq	pc, r4, #212, 16	; 0xd40000
    3060:	svc	0x00f0f7fd
    3064:			; <UNDEFINED> instruction: 0xf8c42300
    3068:	ldmdbmi	r2, {r2, r4, r7, r9, ip, sp}^
    306c:	andcs	r2, r0, r5, lsl #4
    3070:			; <UNDEFINED> instruction: 0xf7fe4479
    3074:			; <UNDEFINED> instruction: 0x4601e81a
    3078:			; <UNDEFINED> instruction: 0xf7ff4620
    307c:	bmi	13c2280 <tcgetattr@plt+0x13c0eb8>
    3080:	ldrbtmi	r4, [sl], #-2890	; 0xfffff4b6
    3084:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3088:	subsmi	r9, sl, r5, lsr #22
    308c:	addhi	pc, r9, r0, asr #32
    3090:	pop	{r0, r1, r2, r5, ip, sp, pc}
    3094:	mcrcs	15, 0, r8, cr3, cr0, {7}
    3098:	cdpcs	12, 0, cr13, cr1, cr5, {1}
    309c:			; <UNDEFINED> instruction: 0x369df994
    30a0:	blcs	37184 <tcgetattr@plt+0x35dbc>
    30a4:			; <UNDEFINED> instruction: 0xf8d4db1f
    30a8:	mcrcs	0, 0, r3, cr3, cr0, {4}
    30ac:	strtmi	r9, [r8], -r4, lsl #20
    30b0:	blne	fe6f3008 <tcgetattr@plt+0xfe6f1c40>
    30b4:			; <UNDEFINED> instruction: 0xf8c43b03
    30b8:			; <UNDEFINED> instruction: 0x46113090
    30bc:	andcs	r6, r0, #42467328	; 0x2880000
    30c0:	ldmdb	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    30c4:			; <UNDEFINED> instruction: 0x369df894
    30c8:	ldrle	r0, [r1, #1630]!	; 0x65e
    30cc:			; <UNDEFINED> instruction: 0x369cf894
    30d0:	ldrble	r0, [r4, #-1881]	; 0xfffff8a7
    30d4:	subseq	pc, ip, #212, 16	; 0xd40000
    30d8:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    30dc:	subeq	pc, r0, #212, 16	; 0xd40000
    30e0:	stmia	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    30e4:	blmi	d7cf7c <tcgetattr@plt+0xd7bbb4>
    30e8:	bls	18b118 <tcgetattr@plt+0x189d50>
    30ec:	ldmdavs	r9!, {r0, r1, r2, r4, r6, r7, fp, ip, lr}
    30f0:	stmdb	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    30f4:			; <UNDEFINED> instruction: 0x369cf894
    30f8:	ldrtle	r0, [fp], #-1880	; 0xfffff8a8
    30fc:	andcs	r4, r5, #48, 18	; 0xc0000
    3100:	ldrbtmi	r2, [r9], #-0
    3104:	svc	0x00d0f7fd
    3108:			; <UNDEFINED> instruction: 0xf7fe6839
    310c:			; <UNDEFINED> instruction: 0xf994e940
    3110:	blcs	10b8c <tcgetattr@plt+0xf7c4>
    3114:	strtmi	sp, [r0], -r7, asr #21
    3118:	blx	16c111e <tcgetattr@plt+0x16bfd56>
    311c:			; <UNDEFINED> instruction: 0x369df894
    3120:	strle	r0, [fp, #-1626]	; 0xfffff9a6
    3124:			; <UNDEFINED> instruction: 0x369cf894
    3128:	strle	r0, [ip, #-1883]!	; 0xfffff8a5
    312c:	subseq	pc, ip, #212, 16	; 0xd40000
    3130:	stmia	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3134:	subeq	pc, r0, #212, 16	; 0xd40000
    3138:	stmia	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    313c:	eorseq	pc, r0, #212, 16	; 0xd40000
    3140:	stmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3144:			; <UNDEFINED> instruction: 0xf7fd4650
    3148:	qsub8mi	lr, r8, r4
    314c:	ldmda	r2, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3150:	addsle	r2, r4, r0, lsl #16
    3154:	ldmdbmi	fp, {r0, r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    3158:	andcs	r2, r0, r5, lsl #4
    315c:			; <UNDEFINED> instruction: 0xf7fd4479
    3160:	bls	1beff8 <tcgetattr@plt+0x1bdc30>
    3164:	ldmpl	r3, {r0, r2, r4, r8, r9, fp, lr}^
    3168:			; <UNDEFINED> instruction: 0xf7fe6819
    316c:	andcs	lr, r0, r0, lsl r9
    3170:	stc2l	7, cr15, [ip], #1020	; 0x3fc
    3174:	subeq	pc, r0, #212, 16	; 0xd40000
    3178:	stm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    317c:			; <UNDEFINED> instruction: 0x4620e7be
    3180:	blx	941184 <tcgetattr@plt+0x93fdbc>
    3184:			; <UNDEFINED> instruction: 0x4620e754
    3188:	blx	84118c <tcgetattr@plt+0x83fdc4>
    318c:	ldcge	7, cr14, [r1, #-856]	; 0xfffffca8
    3190:	cmpcs	r0, #84934656	; 0x5100000
    3194:			; <UNDEFINED> instruction: 0xf7fd462a
    3198:	qasxmi	lr, r9, r2
    319c:			; <UNDEFINED> instruction: 0xf7ff4620
    31a0:			; <UNDEFINED> instruction: 0xf7fdfbed
    31a4:	svclt	0x0000ef8e
    31a8:	strdeq	r2, [r1], -r8
    31ac:	andeq	r0, r0, r8, ror #2
    31b0:	ldrdeq	r2, [r1], -ip
    31b4:	andeq	r2, r0, ip, asr r0
    31b8:	andeq	r2, r1, lr, ror #27
    31bc:	andeq	r0, r0, ip, ror r1
    31c0:	andeq	r1, r0, r6, lsr #31
    31c4:	andeq	r1, r0, ip, asr pc
    31c8:	svcmi	0x00f0e92d
    31cc:	blmi	fe56f3f0 <tcgetattr@plt+0xfe56e028>
    31d0:	bmi	fe5679d8 <tcgetattr@plt+0xfe566610>
    31d4:	ldrdhi	pc, [r0], -sp
    31d8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    31dc:	andeq	pc, r1, #184, 2	; 0x2e
    31e0:	movwls	r6, #22555	; 0x581b
    31e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    31e8:	ldrbtmi	r4, [fp], #-2960	; 0xfffff470
    31ec:	ldrble	r9, [r2], #-768	; 0xfffffd00
    31f0:	beq	33f62c <tcgetattr@plt+0x33e264>
    31f4:	bleq	23f630 <tcgetattr@plt+0x23e268>
    31f8:	strmi	r4, [sp], -r7, lsl #12
    31fc:	stccs	0, cr14, [r0], #-228	; 0xffffff1c
    3200:	addshi	pc, r4, r0
    3204:	vstrle	s4, [sl, #-4]
    3208:			; <UNDEFINED> instruction: 0xf9952c5f
    320c:	svclt	0x00181001
    3210:			; <UNDEFINED> instruction: 0x369ff897
    3214:	addshi	pc, sp, r0, asr #32
    3218:			; <UNDEFINED> instruction: 0xf0002908
    321c:			; <UNDEFINED> instruction: 0xf89780f7
    3220:	stclne	6, cr3, [r9], #-636	; 0xfffffd84
    3224:	vqshl.u64	d16, d13, #3
    3228:	svclt	0x005c0940
    322c:			; <UNDEFINED> instruction: 0x460d4690
    3230:			; <UNDEFINED> instruction: 0xf8d7d546
    3234:			; <UNDEFINED> instruction: 0x46900250
    3238:			; <UNDEFINED> instruction: 0xf04f460d
    323c:			; <UNDEFINED> instruction: 0xf7fe0900
    3240:	stccs	8, cr14, [r0], #-120	; 0xffffff88
    3244:			; <UNDEFINED> instruction: 0xf897d13c
    3248:			; <UNDEFINED> instruction: 0x079a369f
    324c:			; <UNDEFINED> instruction: 0xf1b9d538
    3250:	teqle	r5, r0, lsl #30
    3254:	stmdbeq	r1, {r0, r1, r4, ip, sp, lr, pc}
    3258:			; <UNDEFINED> instruction: 0xf04fbf18
    325c:	eorle	r0, pc, r0, lsl #18
    3260:			; <UNDEFINED> instruction: 0x369ff897
    3264:	movteq	pc, #4969	; 0x1369	; <UNPREDICTABLE>
    3268:	ldrcc	pc, [pc], r7, lsl #17
    326c:	andeq	pc, r1, #184, 2	; 0x2e
    3270:			; <UNDEFINED> instruction: 0xf897d411
    3274:			; <UNDEFINED> instruction: 0xf995369c
    3278:	ldreq	r4, [fp], r0
    327c:	blmi	1b38580 <tcgetattr@plt+0x1b371b8>
    3280:	bls	14cc8 <tcgetattr@plt+0x13900>
    3284:	strcc	r4, [r1, #-1568]	; 0xfffff9e0
    3288:	ldmdavs	r1!, {r1, r2, r4, r6, r7, fp, ip, lr}
    328c:	ldmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3290:	andeq	pc, r1, #184, 2	; 0x2e
    3294:	bmi	19f8a50 <tcgetattr@plt+0x19f7688>
    3298:	ldrbtmi	r4, [sl], #-2914	; 0xfffff49e
    329c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    32a0:	subsmi	r9, sl, r5, lsl #22
    32a4:	adcshi	pc, fp, r0, asr #32
    32a8:	pop	{r0, r1, r2, ip, sp, pc}
    32ac:			; <UNDEFINED> instruction: 0x07988ff0
    32b0:	tsteq	r1, r5, lsl #2	; <UNPREDICTABLE>
    32b4:			; <UNDEFINED> instruction: 0xf013d45c
    32b8:	strmi	r0, [sp], -r2, lsl #18
    32bc:			; <UNDEFINED> instruction: 0xd1c94690
    32c0:			; <UNDEFINED> instruction: 0xf1081e6c
    32c4:	ldrbmi	r0, [r3], -r1, lsl #4
    32c8:	ldrbmi	r4, [r8], -r1, lsr #12
    32cc:	stmib	sl, {r9, sl, sp}^
    32d0:			; <UNDEFINED> instruction: 0xf7fd6600
    32d4:	stclne	15, cr14, [r6], {78}	; 0x4e
    32d8:	stmdale	r7!, {r0, ip, pc}^
    32dc:	cmplt	r8, r5, lsr #12
    32e0:	stmdane	r5!, {r0, r1, r4, r6, r9, fp, lr}
    32e4:	bls	14b38 <tcgetattr@plt+0x13770>
    32e8:			; <UNDEFINED> instruction: 0xf91458d6
    32ec:	ldmdavs	r1!, {r0, r8, r9, fp}
    32f0:	stmda	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    32f4:	mvnsle	r4, r5, lsr #5
    32f8:	svceq	0x0000f1b9
    32fc:			; <UNDEFINED> instruction: 0xf8d7d0b0
    3300:			; <UNDEFINED> instruction: 0xf04f3254
    3304:			; <UNDEFINED> instruction: 0xf9930901
    3308:	blcs	f310 <tcgetattr@plt+0xdf48>
    330c:	blmi	12375b4 <tcgetattr@plt+0x12361ec>
    3310:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3314:			; <UNDEFINED> instruction: 0xf8d79a00
    3318:	ldmpl	r6, {r3, r4, r6, r9}^
    331c:			; <UNDEFINED> instruction: 0xf7fe6831
    3320:			; <UNDEFINED> instruction: 0xf8d7e836
    3324:			; <UNDEFINED> instruction: 0xf7fd0254
    3328:	ldr	lr, [r9, sl, lsr #31]
    332c:			; <UNDEFINED> instruction: 0x369ff897
    3330:	svceq	0x0003f1b8
    3334:	andeq	pc, r3, r3
    3338:	smlabtcs	r0, ip, pc, fp	; <UNPREDICTABLE>
    333c:	stmdacs	r1, {r0, r8, sp}
    3340:			; <UNDEFINED> instruction: 0xf041bf18
    3344:	stmdbcs	r0, {r0, r8}
    3348:	bcs	77450 <tcgetattr@plt+0x76088>
    334c:			; <UNDEFINED> instruction: 0xf995ddaf
    3350:	stmdbcs	r8, {r0, ip}
    3354:			; <UNDEFINED> instruction: 0xf995d103
    3358:	ldmdbcs	pc, {r1, ip}^	; <UNPREDICTABLE>
    335c:	ldreq	sp, [r8, r5, asr #32]
    3360:	tsteq	r1, r5, lsl #2	; <UNPREDICTABLE>
    3364:	stmdbeq	r0, {r0, r1, r6, r7, r8, r9, ip, sp, lr, pc}^
    3368:	cfstr32cs	mvfx13, [r0], #-164	; 0xffffff5c
    336c:	svcge	0x0061f47f
    3370:			; <UNDEFINED> instruction: 0xf00343db
    3374:	bcs	83f80 <tcgetattr@plt+0x82bb8>
    3378:			; <UNDEFINED> instruction: 0xf043bfd8
    337c:	blcs	3f88 <tcgetattr@plt+0x2bc0>
    3380:	svcge	0x0057f47f
    3384:	muleq	r1, r5, r9
    3388:	mulcc	r2, r5, r9
    338c:	andsle	r2, r9, pc, asr r8
    3390:			; <UNDEFINED> instruction: 0xf47f2b08
    3394:			; <UNDEFINED> instruction: 0xf995af4e
    3398:	blcs	17cf3ac <tcgetattr@plt+0x17cdfe4>
    339c:	svcge	0x0049f47f
    33a0:	ldrmi	r4, [r0], ip, lsr #12
    33a4:			; <UNDEFINED> instruction: 0xf04f460d
    33a8:	str	r0, [sl, r1, lsl #18]
    33ac:	bls	16034 <tcgetattr@plt+0x14c6c>
    33b0:			; <UNDEFINED> instruction: 0x0c01f915
    33b4:	ldmdavs	r1!, {r1, r2, r4, r6, r7, fp, ip, lr}
    33b8:	svc	0x00c4f7fd
    33bc:			; <UNDEFINED> instruction: 0x4690e79c
    33c0:	ldr	r4, [lr, -sp, lsl #12]!
    33c4:			; <UNDEFINED> instruction: 0xf47f2b08
    33c8:			; <UNDEFINED> instruction: 0xe7e9af34
    33cc:	mulne	r1, r5, r9
    33d0:	muleq	r2, r5, r9
    33d4:	andsle	r2, pc, pc, asr r9	; <UNPREDICTABLE>
    33d8:			; <UNDEFINED> instruction: 0xd1b62808
    33dc:	mulne	r3, r5, r9
    33e0:			; <UNDEFINED> instruction: 0xd1b2295f
    33e4:	ldrmi	r3, [r0], r1, lsl #10
    33e8:	mrrccs	7, 4, lr, pc, cr0	; <UNPREDICTABLE>
    33ec:			; <UNDEFINED> instruction: 0x079ed012
    33f0:	stmdaeq	r3, {r3, r5, r7, r8, ip, sp, lr, pc}
    33f4:	streq	pc, [r3, #-261]	; 0xfffffefb
    33f8:			; <UNDEFINED> instruction: 0xf8d7bf5c
    33fc:			; <UNDEFINED> instruction: 0xf04f024c
    3400:			; <UNDEFINED> instruction: 0xf57f0901
    3404:			; <UNDEFINED> instruction: 0xf04faf1c
    3408:	ldr	r0, [sl, -r1, lsl #18]
    340c:			; <UNDEFINED> instruction: 0x369ff897
    3410:	mulne	r2, r5, r9
    3414:	strb	r4, [sl, ip, lsl #12]!
    3418:	orrsle	r2, r6, r8, lsl #16
    341c:			; <UNDEFINED> instruction: 0xf7fde7e2
    3420:	svclt	0x0000ee50
    3424:	andeq	r0, r0, r8, ror #2
    3428:	muleq	r1, r8, ip
    342c:	andeq	r2, r1, r6, lsl #25
    3430:	andeq	r0, r0, ip, ror r1
    3434:	ldrdeq	r2, [r1], -r6
    3438:	svcmi	0x00f0e92d
    343c:	stc	7, cr2, [sp, #-0]
    3440:	strmi	r8, [sp], -r2, lsl #22
    3444:	ldrtmi	r4, [sl], r8, ror #25
    3448:	movlt	pc, #14614528	; 0xdf0000
    344c:	ldrbtmi	r4, [ip], #-1598	; 0xfffff9c2
    3450:	ldrbtmi	fp, [fp], #143	; 0x8f
    3454:	bmi	ff9a7c60 <tcgetattr@plt+0xff9a6898>
    3458:	blmi	ff9a806c <tcgetattr@plt+0xff9a6ca4>
    345c:	strls	r4, [r7], #-1146	; 0xfffffb86
    3460:	tstls	r0, r4, lsl #12
    3464:	ldmpl	r3, {r2, r4, ip, sp}^
    3468:	beq	43ec90 <tcgetattr@plt+0x43d8c8>
    346c:	movwls	r6, #55323	; 0xd81b
    3470:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3474:	stclvc	0, cr14, [r3], #276	; 0x114
    3478:			; <UNDEFINED> instruction: 0xf880fa5f
    347c:	subsle	r4, lr, r3, asr #10
    3480:	strbmi	r7, [r3, #-3363]	; 0xfffff2dd
    3484:	adcshi	pc, sl, r0
    3488:	svceq	0x0000f1ba
    348c:	strtmi	sp, [r9], -lr, asr #2
    3490:			; <UNDEFINED> instruction: 0xf1b93501
    3494:			; <UNDEFINED> instruction: 0xf8810f1f
    3498:	svclt	0x00cc9000
    349c:	movwcs	r2, #4864	; 0x1300
    34a0:	svceq	0x000af1b9
    34a4:	movwcs	fp, #3848	; 0xf08
    34a8:			; <UNDEFINED> instruction: 0xf0002b00
    34ac:			; <UNDEFINED> instruction: 0xf1b980a0
    34b0:	rsbsle	r0, r7, fp, lsl pc
    34b4:	blmi	ff40bdbc <tcgetattr@plt+0xff40a9f4>
    34b8:	ldrmi	r2, [r1], #94	; 0x5e
    34bc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    34c0:			; <UNDEFINED> instruction: 0xf7fd6819
    34c4:			; <UNDEFINED> instruction: 0xf8d4ef32
    34c8:	movwcc	r3, #4236	; 0x108c
    34cc:	addcc	pc, ip, r4, asr #17
    34d0:	svceq	0x000af1b9
    34d4:			; <UNDEFINED> instruction: 0xf1b9bf18
    34d8:	rsble	r0, r2, fp, lsl pc
    34dc:	beq	3f620 <tcgetattr@plt+0x3e258>
    34e0:	strbmi	r4, [r8], -r5, asr #23
    34e4:	andvs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    34e8:			; <UNDEFINED> instruction: 0xf7fd6831
    34ec:			; <UNDEFINED> instruction: 0xf8d4ef1e
    34f0:	movwcc	r3, #4236	; 0x108c
    34f4:	addcc	pc, ip, r4, asr #17
    34f8:	bne	ffbaa100 <tcgetattr@plt+0xffba8d38>
    34fc:	addsmi	r9, lr, #1024	; 0x400
    3500:			; <UNDEFINED> instruction: 0xf8d4da4f
    3504:	cdp	0, 1, cr3, cr8, cr12, {4}
    3508:	addsmi	r0, pc, #16, 20	; 0x10000
    350c:			; <UNDEFINED> instruction: 0x461fbfb8
    3510:	mcrr2	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    3514:	pkhtbmi	r2, r1, ip, asr #16
    3518:	stfvcd	f5, [r3, #-692]!	; 0xfffffd4c
    351c:	beq	7f94c <tcgetattr@plt+0x7e584>
    3520:	subsle	r2, pc, ip, asr fp	; <UNPREDICTABLE>
    3524:	strmi	r7, [r0], r3, ror #25
    3528:	subsle	r4, fp, r3, asr #10
    352c:	strcc	r4, [r1, #-1577]	; 0xfffff9d7
    3530:	svceq	0x005cf1b9
    3534:			; <UNDEFINED> instruction: 0xf881bf08
    3538:	sbcsle	r9, r1, r0
    353c:			; <UNDEFINED> instruction: 0xf1bae7a9
    3540:	cmple	ip, r0, lsl #30
    3544:	adcmi	r9, fp, #0, 22
    3548:	teqhi	r8, r0, lsl #1	; <UNPREDICTABLE>
    354c:	ldcl	7, cr15, [r6, #1012]!	; 0x3f4
    3550:	movwls	r1, #11883	; 0x2e6b
    3554:	ldmdale	r8!, {r0, fp, sp}^
    3558:	ldrdcc	pc, [ip], r4
    355c:	stcls	6, cr4, [r2, #-128]	; 0xffffff80
    3560:			; <UNDEFINED> instruction: 0xf8c43b01
    3564:			; <UNDEFINED> instruction: 0xf7ff308c
    3568:			; <UNDEFINED> instruction: 0xf995fcbd
    356c:	bcs	7cb574 <tcgetattr@plt+0x7ca1ac>
    3570:	movwcs	fp, #4044	; 0xfcc
    3574:	bcs	28c180 <tcgetattr@plt+0x28adb8>
    3578:	movwcs	fp, #3848	; 0xf08
    357c:	svclt	0x00082a7f
    3580:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    3584:	adcsle	r2, r7, r0, lsl #22
    3588:	ldrdcc	pc, [ip], r4
    358c:	blcc	54e14 <tcgetattr@plt+0x53a4c>
    3590:	addcc	pc, ip, r4, asr #17
    3594:	stc2	7, cr15, [r6], #1020	; 0x3fc
    3598:	bne	ffbaa1a0 <tcgetattr@plt+0xffba8dd8>
    359c:	addsmi	r9, lr, #1024	; 0x400
    35a0:	vmulne.f64	d29, d25, d31
    35a4:			; <UNDEFINED> instruction: 0xf8052300
    35a8:			; <UNDEFINED> instruction: 0xf8d43c01
    35ac:	blcs	feb4 <tcgetattr@plt+0xeaec>
    35b0:	sbcshi	pc, r5, r0
    35b4:	bne	ff26a1bc <tcgetattr@plt+0xff268df4>
    35b8:	vnmlsne.f64	d25, d10, d1
    35bc:	vrshr.s64	d4, d1, #64
    35c0:	bmi	fe3a39dc <tcgetattr@plt+0xfe3a2614>
    35c4:	ldrbtmi	r4, [sl], #-2955	; 0xfffff475
    35c8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    35cc:	subsmi	r9, sl, sp, lsl #22
    35d0:	rscshi	pc, r2, r0, asr #32
    35d4:	ldc	0, cr11, [sp], #60	; 0x3c
    35d8:	pop	{r1, r8, r9, fp, pc}
    35dc:	stcvc	15, cr8, [r2, #-960]!	; 0xfffffc40
    35e0:			; <UNDEFINED> instruction: 0xd1a1429a
    35e4:			; <UNDEFINED> instruction: 0xf7ff4620
    35e8:	mcrne	12, 3, pc, cr9, cr13, {3}	; <UNPREDICTABLE>
    35ec:			; <UNDEFINED> instruction: 0xf1b9e7a0
    35f0:			; <UNDEFINED> instruction: 0xf47f0f7f
    35f4:			; <UNDEFINED> instruction: 0xf06faf6d
    35f8:	smmlar	ip, pc, r2, r0	; <UNPREDICTABLE>
    35fc:	svceq	0x0000f1ba
    3600:			; <UNDEFINED> instruction: 0xf894d1f0
    3604:			; <UNDEFINED> instruction: 0x071a369d
    3608:	blmi	1f78790 <tcgetattr@plt+0x1f773c8>
    360c:			; <UNDEFINED> instruction: 0xf85b200d
    3610:	stmdavs	r9!, {r0, r1, ip, lr}
    3614:	mrc	7, 4, APSR_nzcv, cr6, cr13, {7}
    3618:	stmdals	r3, {r0, r3, r5, fp, sp, lr}
    361c:	mrc	7, 4, APSR_nzcv, cr2, cr13, {7}
    3620:	subcc	pc, r0, #212, 16	; 0xd40000
    3624:			; <UNDEFINED> instruction: 0xf0002b00
    3628:			; <UNDEFINED> instruction: 0xf8d480a5
    362c:	tstlt	fp, ip, lsl #1
    3630:	strtmi	r2, [r0], -r1, lsl #2
    3634:			; <UNDEFINED> instruction: 0xf88af7ff
    3638:			; <UNDEFINED> instruction: 0xf8c42301
    363c:	stmdavs	r8!, {r2, r3, r7, ip, sp}
    3640:			; <UNDEFINED> instruction: 0xf7fd2600
    3644:	stcls	12, cr14, [r0, #-928]	; 0xfffffc60
    3648:	stmdbls	r0, {r0, r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
    364c:	bge	2ee278 <tcgetattr@plt+0x2eceb0>
    3650:	strge	lr, [r4, -sp, asr #19]
    3654:	stmib	sp, {r4, r6, r7, r9, sl, lr}^
    3658:	strls	sl, [r6], #-2569	; 0xfffff5f7
    365c:	stmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
    3660:			; <UNDEFINED> instruction: 0x468c4634
    3664:	ldrmi	r4, [pc], -lr, lsl #12
    3668:	mul	r9, r2, r6
    366c:	ldrmi	r2, [r8], #769	; 0x301
    3670:	muleq	r3, sl, r8
    3674:			; <UNDEFINED> instruction: 0x0c08eb06
    3678:	stm	r7, {r0, r2, r5, r6, r8, sl, lr}
    367c:	ldmdble	r5, {r0, r1}
    3680:	muleq	r3, r7, r8
    3684:			; <UNDEFINED> instruction: 0x4622463b
    3688:	andeq	lr, r3, sl, lsl #17
    368c:	strbmi	r4, [r8], -r1, ror #12
    3690:	stcl	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    3694:	ldclne	6, cr4, [r8], {3}
    3698:	cdpne	8, 5, cr13, cr9, cr8, {7}
    369c:	svclt	0x00883104
    36a0:	ldrmi	r2, [r8], #769	; 0x301
    36a4:			; <UNDEFINED> instruction: 0x0c08eb06
    36a8:	stmiale	r9!, {r0, r2, r5, r6, r8, sl, lr}^
    36ac:			; <UNDEFINED> instruction: 0xf8dd2b01
    36b0:	ldmib	sp, {r4, sp, pc}^
    36b4:	teqle	sl, r5, lsl #8
    36b8:	stcls	6, cr4, [r2, #-128]	; 0xffffff80
    36bc:	ldc2	7, cr15, [r2], {255}	; 0xff
    36c0:	ldrdcc	pc, [ip], r4
    36c4:			; <UNDEFINED> instruction: 0xf8c43b01
    36c8:	strb	r3, [lr, -ip, lsl #1]
    36cc:	ldmdacs	pc, {r6, r9, ip, sp, pc}	; <UNPREDICTABLE>
    36d0:	movwcs	fp, #4044	; 0xfcc
    36d4:	stmdacs	sl, {r0, r8, r9, sp}
    36d8:	movwcs	fp, #3848	; 0xf08
    36dc:	suble	r2, r1, r0, lsl #22
    36e0:	svclt	0x0018281b
    36e4:	eorsle	r2, pc, r0, asr #10
    36e8:	subscs	r4, lr, r3, asr #22
    36ec:	andvs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    36f0:			; <UNDEFINED> instruction: 0xf7fd6831
    36f4:	bl	23ef64 <tcgetattr@plt+0x23db9c>
    36f8:			; <UNDEFINED> instruction: 0xf8d40005
    36fc:	sublt	r3, r0, #140	; 0x8c
    3700:			; <UNDEFINED> instruction: 0xf8c43301
    3704:	ldmdavs	r1!, {r2, r3, r7, ip, sp}
    3708:	mcr	7, 0, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    370c:			; <UNDEFINED> instruction: 0xf8d44b3c
    3710:	andcs	r2, sl, ip, lsl #1
    3714:			; <UNDEFINED> instruction: 0xf8c43201
    3718:			; <UNDEFINED> instruction: 0xf85b208c
    371c:	stmdavs	r9!, {r0, r1, ip, lr}
    3720:	mrc	7, 0, APSR_nzcv, cr0, cr13, {7}
    3724:	stmdals	r3, {r0, r3, r5, fp, sp, lr}
    3728:	mcr	7, 0, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    372c:	stmdals	r8, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}
    3730:			; <UNDEFINED> instruction: 0xf7fd9302
    3734:	bls	be914 <tcgetattr@plt+0xbd54c>
    3738:	stmdacs	r1, {r4, r7, r9, sl, lr}
    373c:			; <UNDEFINED> instruction: 0x2001bfb8
    3740:	cdpcc	14, 0, cr1, cr1, cr6, {2}
    3744:			; <UNDEFINED> instruction: 0xf7ff4620
    3748:			; <UNDEFINED> instruction: 0x1c71fbcd
    374c:			; <UNDEFINED> instruction: 0xf8d4d1f9
    3750:	strbmi	r3, [r2], -ip, lsl #1
    3754:	bne	fe6ca210 <tcgetattr@plt+0xfe6c8e48>
    3758:	addcc	pc, ip, r4, asr #17
    375c:			; <UNDEFINED> instruction: 0xf8c4e705
    3760:	str	r7, [r7, -ip, lsl #1]!
    3764:	andle	r2, r3, pc, ror r8
    3768:			; <UNDEFINED> instruction: 0xf85b4b23
    376c:	strb	r6, [sl, r3]
    3770:	ldr	r2, [r9, r0, asr #11]!
    3774:			; <UNDEFINED> instruction: 0x369cf894
    3778:			; <UNDEFINED> instruction: 0xf57f065b
    377c:			; <UNDEFINED> instruction: 0xf8d4af5d
    3780:	blcs	4f9b8 <tcgetattr@plt+0x4e5f0>
    3784:	rscscc	pc, pc, #-1073741824	; 0xc0000000
    3788:	addcs	pc, ip, r4, asr #17
    378c:	svcge	0x0054f77f
    3790:			; <UNDEFINED> instruction: 0xf8dd4b19
    3794:			; <UNDEFINED> instruction: 0xf85b801c
    3798:	ldmdavs	r3!, {r0, r1, sp, lr}
    379c:	tstcs	r1, r3, lsl #4
    37a0:			; <UNDEFINED> instruction: 0xf7fd4640
    37a4:			; <UNDEFINED> instruction: 0xf8d4ecba
    37a8:	blcs	4f9e0 <tcgetattr@plt+0x4e618>
    37ac:	rscscc	pc, pc, #-1073741824	; 0xc0000000
    37b0:	addcs	pc, ip, r4, asr #17
    37b4:			; <UNDEFINED> instruction: 0xe73fdcf1
    37b8:	stc	7, cr15, [r2], {253}	; 0xfd
    37bc:	subcc	pc, r0, #212, 16	; 0xd40000
    37c0:			; <UNDEFINED> instruction: 0xf104b173
    37c4:	smlatbcs	r1, r8, r0, r0
    37c8:	ldcl	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    37cc:	andcs	r4, r5, #212992	; 0x34000
    37d0:	ldrbtmi	r2, [r9], #-0
    37d4:	stcl	7, cr15, [r8], #-1012	; 0xfffffc0c
    37d8:	strtmi	r4, [r0], -r1, lsl #12
    37dc:			; <UNDEFINED> instruction: 0xf8cef7ff
    37e0:	addvc	pc, ip, r4, asr #17
    37e4:	svclt	0x0000e7ed
    37e8:	andeq	r1, r0, sl, lsr ip
    37ec:	andeq	r2, r1, lr, lsl sl
    37f0:	andeq	r2, r1, r4, lsl sl
    37f4:	andeq	r0, r0, r8, ror #2
    37f8:	andeq	r0, r0, ip, ror #2
    37fc:	andeq	r2, r1, sl, lsr #17
    3800:	andeq	r0, r0, ip, ror r1
    3804:	andeq	r1, r0, lr, lsl #18
    3808:	svcmi	0x00f0e92d
    380c:	stc	6, cr4, [sp, #-16]!
    3810:	strcs	r8, [r1, #-2820]	; 0xfffff4fc
    3814:			; <UNDEFINED> instruction: 0xf5044aa4
    3818:	blmi	fe9218d4 <tcgetattr@plt+0xfe92050c>
    381c:			; <UNDEFINED> instruction: 0xf8df447a
    3820:	smulllt	sl, r1, r0, r2
    3824:	bne	43f04c <tcgetattr@plt+0x43dc84>
    3828:	ldrbtmi	r5, [sl], #2259	; 0x8d3
    382c:	teqls	pc, #1769472	; 0x1b0000
    3830:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3834:			; <UNDEFINED> instruction: 0xffccf7fe
    3838:	mlacs	r1, lr, fp, r4
    383c:	andvs	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    3840:			; <UNDEFINED> instruction: 0x96086831
    3844:	ldcl	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    3848:			; <UNDEFINED> instruction: 0xf7fd6830
    384c:			; <UNDEFINED> instruction: 0xf894ebe4
    3850:			; <UNDEFINED> instruction: 0xf8c4369e
    3854:	ldrbeq	r5, [fp, -ip, lsl #1]
    3858:	ldmdavs	r1!, {r4, r5, r8, sl, ip, lr, pc}
    385c:			; <UNDEFINED> instruction: 0xf7fd4640
    3860:	blls	23eec0 <tcgetattr@plt+0x23daf8>
    3864:	strcs	r2, [r1], -r0, lsl #10
    3868:			; <UNDEFINED> instruction: 0xf7fd6818
    386c:	blmi	fe4be7c4 <tcgetattr@plt+0xfe4bd3fc>
    3870:			; <UNDEFINED> instruction: 0xf85a200a
    3874:	ldmdavs	r9, {r0, r1, ip, sp}
    3878:	ldcl	7, cr15, [r6, #-1012]	; 0xfffffc0c
    387c:			; <UNDEFINED> instruction: 0x309cf8d4
    3880:			; <UNDEFINED> instruction: 0xf8cd488e
    3884:	ldrbtmi	r8, [r8], #-4
    3888:	bne	43f0f0 <tcgetattr@plt+0x43dd28>
    388c:	ldrmi	r9, [sl], -r0
    3890:	addpl	pc, ip, r4, asr #17
    3894:	strls	r4, [r2, #-1568]	; 0xfffff9e0
    3898:	adcvs	pc, r0, r4, asr #17
    389c:			; <UNDEFINED> instruction: 0xf9a0f7ff
    38a0:	blmi	fe0962c4 <tcgetattr@plt+0xfe094efc>
    38a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    38a8:	blls	fdd918 <tcgetattr@plt+0xfdc550>
    38ac:			; <UNDEFINED> instruction: 0xf040405a
    38b0:	strdlt	r8, [r1], #-8
    38b4:	blhi	13ebb0 <tcgetattr@plt+0x13d7e8>
    38b8:	svchi	0x00f0e8bd
    38bc:	bleq	d3fcf8 <tcgetattr@plt+0xd3e930>
    38c0:	sbccs	r2, r6, #-2080374784	; 0x84000000
    38c4:	ldrbmi	r4, [r9], -r0, lsr #12
    38c8:	ldc2	7, cr15, [r6, #1020]!	; 0x3fc
    38cc:	ldrdcs	pc, [r0], r4
    38d0:			; <UNDEFINED> instruction: 0x3094f8d4
    38d4:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    38d8:	mcr	6, 0, r4, cr9, cr8, {0}
    38dc:			; <UNDEFINED> instruction: 0xf7fd3a10
    38e0:			; <UNDEFINED> instruction: 0x4603ec90
    38e4:	ldrmi	r4, [lr], -r0, asr #12
    38e8:			; <UNDEFINED> instruction: 0xf7fd9309
    38ec:	ldrtmi	lr, [r3], -sl, lsl #25
    38f0:	andls	r4, r7, r3, lsl #8
    38f4:	sbceq	pc, r9, #-1073741824	; 0xc0000000
    38f8:	andls	r3, r6, #67108864	; 0x4000000
    38fc:			; <UNDEFINED> instruction: 0x46164610
    3900:			; <UNDEFINED> instruction: 0xf7fd930a
    3904:	cdpne	12, 3, cr14, cr2, cr14, {2}
    3908:	andcs	fp, r1, #24, 30	; 0x60
    390c:	svclt	0x00182800
    3910:	strmi	r2, [r3], -r0, lsl #4
    3914:			; <UNDEFINED> instruction: 0xf0402a00
    3918:			; <UNDEFINED> instruction: 0xf99d80ab
    391c:	mcrcs	0, 0, r6, cr0, cr4, {1}
    3920:	adchi	pc, ip, r0
    3924:	bls	255370 <tcgetattr@plt+0x253fa8>
    3928:			; <UNDEFINED> instruction: 0xf8cd4659
    392c:	andcc	sl, r1, #44	; 0x2c
    3930:			; <UNDEFINED> instruction: 0xf10d9f06
    3934:			; <UNDEFINED> instruction: 0x46050b35
    3938:	bcs	fe43f164 <tcgetattr@plt+0xfe43dd9c>
    393c:	strmi	r9, [sl], r7, lsl #20
    3940:	cdp	2, 0, cr3, cr8, cr1, {0}
    3944:	mul	fp, r0, sl
    3948:	svclt	0x00182e21
    394c:	rsble	r1, r6, sl, asr ip
    3950:			; <UNDEFINED> instruction: 0x4613701e
    3954:			; <UNDEFINED> instruction: 0xf912465a
    3958:	bicslt	r6, r6, r1, lsl #22
    395c:			; <UNDEFINED> instruction: 0x469346da
    3960:	blne	16a9990 <tcgetattr@plt+0x16a85c8>
    3964:	addmi	r1, r8, #757760	; 0xb9000
    3968:	vnmulcs.f32	s26, s10, s14
    396c:	mrccs	0, 2, sp, cr12, cr1, {1}
    3970:			; <UNDEFINED> instruction: 0xf99ad1ea
    3974:	mrrcne	0, 0, r1, sl, cr1
    3978:	andeq	pc, r4, r1, lsr #32
    397c:	mvnle	r2, r1, lsr #16
    3980:	bleq	bfdb0 <tcgetattr@plt+0xbe9e8>
    3984:			; <UNDEFINED> instruction: 0x46137019
    3988:			; <UNDEFINED> instruction: 0xf912465a
    398c:	vmlacs.f64	d6, d0, d1
    3990:			; <UNDEFINED> instruction: 0xf8ddd1e4
    3994:	andsvc	sl, lr, ip, lsr #32
    3998:	subsle	r2, r9, r0, lsl #26
    399c:			; <UNDEFINED> instruction: 0xf7fd4628
    39a0:			; <UNDEFINED> instruction: 0xf5b0ec30
    39a4:	movtle	r7, #40826	; 0x9f7a
    39a8:			; <UNDEFINED> instruction: 0xf7fd4628
    39ac:	stmdbmi	r5, {r2, r3, r6, r8, r9, fp, sp, lr, pc}^
    39b0:	andcs	r2, r0, r5, lsl #4
    39b4:			; <UNDEFINED> instruction: 0xf7fd4479
    39b8:	blmi	ffe7a0 <tcgetattr@plt+0xffd3d8>
    39bc:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    39c0:			; <UNDEFINED> instruction: 0xf7fd6819
    39c4:	cdp	12, 1, cr14, cr8, cr4, {7}
    39c8:			; <UNDEFINED> instruction: 0x46201a10
    39cc:			; <UNDEFINED> instruction: 0xff1ef7fe
    39d0:			; <UNDEFINED> instruction: 0xf994e766
    39d4:	bcs	d450 <tcgetattr@plt+0xc088>
    39d8:			; <UNDEFINED> instruction: 0xf803bfb8
    39dc:	blle	fee5e5e8 <tcgetattr@plt+0xfee5d220>
    39e0:	bcs	fe43f24c <tcgetattr@plt+0xfe43de84>
    39e4:	mrc	6, 0, r4, cr9, cr8, {0}
    39e8:			; <UNDEFINED> instruction: 0xf1091a10
    39ec:			; <UNDEFINED> instruction: 0xf7fd0901
    39f0:	bls	27e6e8 <tcgetattr@plt+0x27d320>
    39f4:	ldrmi	r4, [r3], #-1539	; 0xfffff9fd
    39f8:	blls	1bd8b0 <tcgetattr@plt+0x1bc4e8>
    39fc:	andls	r4, r5, #40, 12	; 0x2800000
    3a00:			; <UNDEFINED> instruction: 0x4639441f
    3a04:	bl	18c1a00 <tcgetattr@plt+0x18c0638>
    3a08:	bls	14b2fc <tcgetattr@plt+0x149f34>
    3a0c:	movwcs	fp, #7960	; 0x1f18
    3a10:	svclt	0x00182800
    3a14:	strmi	r2, [r5], -r0, lsl #6
    3a18:	stmne	r3, {r0, r1, r5, r7, r8, r9, fp, ip, sp, pc}
    3a1c:			; <UNDEFINED> instruction: 0xf8d4e7a5
    3a20:			; <UNDEFINED> instruction: 0xb3a800a0
    3a24:	bcs	fe43f28c <tcgetattr@plt+0xfe43dec4>
    3a28:			; <UNDEFINED> instruction: 0x46414618
    3a2c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    3a30:	bl	6c1a2c <tcgetattr@plt+0x6c0664>
    3a34:	strmi	r9, [r3], -r7, lsl #20
    3a38:	usada8	fp, r3, r4, r4
    3a3c:			; <UNDEFINED> instruction: 0xf44f1c42
    3a40:			; <UNDEFINED> instruction: 0x4629737a
    3a44:			; <UNDEFINED> instruction: 0xf7fd4640
    3a48:	strtmi	lr, [r8], -r0, ror #22
    3a4c:	b	ffec1a48 <tcgetattr@plt+0xffec0680>
    3a50:	svceq	0x0000f1b9
    3a54:	svcge	0x0005f43f
    3a58:			; <UNDEFINED> instruction: 0xf7fe4620
    3a5c:	ldmdbmi	sl, {r0, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    3a60:	andcs	r4, r1, r2, asr #12
    3a64:			; <UNDEFINED> instruction: 0xf7fd4479
    3a68:			; <UNDEFINED> instruction: 0xf8c4ebfe
    3a6c:	ldrbt	r0, [r8], ip, lsl #1
    3a70:			; <UNDEFINED> instruction: 0x46284916
    3a74:	ldrbtmi	r9, [r9], #-2566	; 0xfffff5fa
    3a78:	bl	1041a74 <tcgetattr@plt+0x10406ac>
    3a7c:	ldrtmi	r4, [r1], r5, lsl #12
    3a80:	str	r7, [fp, r6]
    3a84:			; <UNDEFINED> instruction: 0x463a4912
    3a88:	ldrbtmi	r2, [r9], #-1
    3a8c:	bl	dc1a88 <tcgetattr@plt+0xdc06c0>
    3a90:	andcs	r4, r5, #16, 18	; 0x40000
    3a94:			; <UNDEFINED> instruction: 0xf7fd4479
    3a98:	strmi	lr, [r1], -r8, lsl #22
    3a9c:			; <UNDEFINED> instruction: 0xf7fe4620
    3aa0:			; <UNDEFINED> instruction: 0xf7fdff6d
    3aa4:	svclt	0x0000eb0e
    3aa8:	andeq	r2, r1, r4, asr r6
    3aac:	andeq	r0, r0, r8, ror #2
    3ab0:	andeq	r2, r1, r6, asr #12
    3ab4:	andeq	r0, r0, ip, ror r1
    3ab8:	andeq	r0, r0, ip, ror #2
    3abc:	andeq	r1, r0, r2, lsr #17
    3ac0:	andeq	r2, r1, ip, asr #11
    3ac4:	andeq	r1, r0, r4, ror #14
    3ac8:	andeq	r1, r0, r0, asr #13
    3acc:	andeq	r1, r0, r6, lsl r6
    3ad0:	andeq	r1, r0, r2, lsl #12
    3ad4:	andeq	r1, r0, ip, asr r6
    3ad8:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    3adc:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    3ae0:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3ae4:			; <UNDEFINED> instruction: 0xf7fd4620
    3ae8:			; <UNDEFINED> instruction: 0x4607eb3e
    3aec:			; <UNDEFINED> instruction: 0xf7fd4620
    3af0:			; <UNDEFINED> instruction: 0x4606eab0
    3af4:			; <UNDEFINED> instruction: 0xf7fd4620
    3af8:			; <UNDEFINED> instruction: 0x4604ebd4
    3afc:			; <UNDEFINED> instruction: 0xb128bb66
    3b00:	bl	fe441afc <tcgetattr@plt+0xfe440734>
    3b04:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    3b08:	tstle	r7, r9, lsl #22
    3b0c:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    3b10:			; <UNDEFINED> instruction: 0x4620681c
    3b14:	bl	9c1b10 <tcgetattr@plt+0x9c0748>
    3b18:	strtmi	r4, [r0], -r6, lsl #12
    3b1c:	b	fe641b18 <tcgetattr@plt+0xfe640750>
    3b20:	strtmi	r4, [r0], -r5, lsl #12
    3b24:	bl	fef41b20 <tcgetattr@plt+0xfef40758>
    3b28:	bllt	f55340 <tcgetattr@plt+0xf53f78>
    3b2c:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    3b30:	bl	1e41b2c <tcgetattr@plt+0x1e40764>
    3b34:	blcs	25db48 <tcgetattr@plt+0x25c780>
    3b38:	ldfltp	f5, [r8, #44]!	; 0x2c
    3b3c:	rscle	r2, r5, r0, lsr #22
    3b40:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    3b44:	andcs	r2, r0, r5, lsl #4
    3b48:			; <UNDEFINED> instruction: 0xf7fd4479
    3b4c:			; <UNDEFINED> instruction: 0xf7fdeaae
    3b50:	ldrdcs	lr, [r1], -lr	; <UNPREDICTABLE>
    3b54:	b	fe0c1b50 <tcgetattr@plt+0xfe0c0788>
    3b58:	bl	1941b54 <tcgetattr@plt+0x194078c>
    3b5c:	stccs	8, cr6, [r0], {3}
    3b60:	blcs	838318 <tcgetattr@plt+0x836f50>
    3b64:	andvs	fp, r4, r8, lsl pc
    3b68:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    3b6c:	andcs	r2, r0, r5, lsl #4
    3b70:			; <UNDEFINED> instruction: 0xf7fd4479
    3b74:			; <UNDEFINED> instruction: 0xf7fdea9a
    3b78:	strb	lr, [sl, sl, asr #22]!
    3b7c:	mvnle	r2, r0, lsl #16
    3b80:	bl	1441b7c <tcgetattr@plt+0x14407b4>
    3b84:	blcs	81db98 <tcgetattr@plt+0x81c7d0>
    3b88:	andvs	fp, r4, r8, lsl pc
    3b8c:	svclt	0x0000e7e1
    3b90:	muleq	r1, r2, r3
    3b94:	andeq	r0, r0, ip, ror r1
    3b98:	andeq	r0, r0, ip, ror #2
    3b9c:	andeq	r1, r0, r4, ror #11
    3ba0:			; <UNDEFINED> instruction: 0x000015bc
    3ba4:	svcmi	0x00f0e92d
    3ba8:			; <UNDEFINED> instruction: 0xf8df4615
    3bac:	addslt	r6, pc, r8, lsr #18
    3bb0:	stmdbcs	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3bb4:			; <UNDEFINED> instruction: 0xf8904604
    3bb8:	ldrbtmi	r3, [lr], #-1694	; 0xfffff962
    3bbc:	ldmdbvc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3bc0:	ldmpl	r2!, {r0, r1, r3, r7, r9, sl, lr}
    3bc4:	ldrbtmi	r0, [pc], #-1950	; 3bcc <tcgetattr@plt+0x2804>
    3bc8:	vpmin.f32	<illegal reg q13.5>, <illegal reg q7.5>, q4
    3bcc:	ldmdavs	r2, {r0, r6, r8, r9}
    3bd0:			; <UNDEFINED> instruction: 0xf04f921d
    3bd4:	svclt	0x00480200
    3bd8:	ldrcc	pc, [lr], r0, lsl #17
    3bdc:	tsthi	r6, r0, asr #2	; <UNPREDICTABLE>
    3be0:	b	fff41bdc <tcgetattr@plt+0xfff40814>
    3be4:	ldmdaeq	r4, {r2, r8, ip, sp, lr, pc}
    3be8:	ldmcc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3bec:	stmdbeq	sl, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3bf0:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3bf4:	cdpls	3, 0, cr0, cr5, cr5, {0}
    3bf8:	beq	3fd3c <tcgetattr@plt+0x3e974>
    3bfc:			; <UNDEFINED> instruction: 0xf7ff4640
    3c00:	ldmdavs	r1!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    3c04:	ldrmi	fp, [r3], -r2, asr #4
    3c08:	andscs	pc, r2, r1, lsr r8	; <UNPREDICTABLE>
    3c0c:	andvs	pc, r0, #301989888	; 0x12000000
    3c10:	blx	277c2a <tcgetattr@plt+0x276862>
    3c14:			; <UNDEFINED> instruction: 0xf1aa3a0a
    3c18:			; <UNDEFINED> instruction: 0xe7ef0a30
    3c1c:	sbclt	r7, r0, #2112	; 0x840
    3c20:	smlabble	r1, r1, r2, r4
    3c24:			; <UNDEFINED> instruction: 0xe7e94692
    3c28:	blcs	ba9444 <tcgetattr@plt+0xba807c>
    3c2c:			; <UNDEFINED> instruction: 0x169ef894
    3c30:	mulsgt	r3, r4, r8
    3c34:	orreq	pc, r2, r2, ror #6
    3c38:	ldrne	pc, [lr], r4, lsl #17
    3c3c:	addhi	pc, r4, r0
    3c40:	stmib	r4, {r5, r6, r8, sl, lr}^
    3c44:			; <UNDEFINED> instruction: 0xf0003aaa
    3c48:	mrcne	0, 4, r8, cr10, cr1, {4}
    3c4c:	vpmin.s8	q1, q0, q12
    3c50:	ldm	pc, {r0, r2, r8, pc}^	; <UNPREDICTABLE>
    3c54:	andseq	pc, r0, #18
    3c58:	sbcseq	r0, fp, #-1073741824	; 0xc0000000
    3c5c:			; <UNDEFINED> instruction: 0x01b80103
    3c60:	tsteq	r3, r3, lsl #2
    3c64:	sbcseq	r0, r3, #-1073741824	; 0xc0000000
    3c68:	adcseq	r0, r2, #-1073741824	; 0xc0000000
    3c6c:	tsteq	r3, r3, lsl #2
    3c70:	tsteq	r3, r3, lsl #2
    3c74:	tsteq	r3, r3, lsl #2
    3c78:	tsteq	r3, r3, lsl #2
    3c7c:	tsteq	r3, r3, lsl #2
    3c80:	tsteq	r3, r3, lsl #2
    3c84:	tsteq	r3, r3, lsl #2
    3c88:	tsteq	r3, r3, lsl #2
    3c8c:	tsteq	r3, r3, lsl #2
    3c90:	sbceq	r0, sl, #-1073741824	; 0xc0000000
    3c94:	tsteq	r3, r0, lsl r1
    3c98:	tsteq	r3, r3, lsl #2
    3c9c:	tsteq	r3, r3, lsl #2
    3ca0:			; <UNDEFINED> instruction: 0x01030291
    3ca4:	tsteq	r3, r3, lsl #2
    3ca8:	tsteq	r3, r3, lsl #2
    3cac:	tsteq	r3, r3, lsl #2
    3cb0:	swpeq	r0, lr, [r3]
    3cb4:	tsteq	r3, r3, lsl #2
    3cb8:	tsteq	r3, r3, lsl #2
    3cbc:	tsteq	r3, r3, lsl #2
    3cc0:	tsteq	r3, r3, lsl #2
    3cc4:	orreq	r0, r1, #-1073741824	; 0xc0000000
    3cc8:	tsteq	r3, r3, lsl #2
    3ccc:	tsteq	r3, r5, lsl r1
    3cd0:	tsteq	r3, fp, lsr #2
    3cd4:	tsteq	r3, r3, lsl #2
    3cd8:	tsteq	r3, r3, lsl #2
    3cdc:	tsteq	r3, r3, lsl #2
    3ce0:	tsteq	r3, r3, lsl #2
    3ce4:	tsteq	r3, r3, lsl #2
    3ce8:	tsteq	r3, r3, lsl #2
    3cec:	tsteq	r3, r3, lsl #2
    3cf0:	tsteq	r3, r3, lsl #2
    3cf4:	smlatteq	r3, r5, r3, r0
    3cf8:	tsteq	r3, r3, lsl #2
    3cfc:	tsteq	r3, r3, lsl #2
    3d00:	tsteq	r3, r3, lsl #2
    3d04:	tsteq	r3, r3, lsl #2
    3d08:	tsteq	r3, r3, lsl #2
    3d0c:	tsteq	r3, r3, lsl #2
    3d10:	tsteq	r3, r3, lsl #2
    3d14:	andseq	r0, r0, #-1073741824	; 0xc0000000
    3d18:	sbcseq	r0, fp, #-1073741824	; 0xc0000000
    3d1c:			; <UNDEFINED> instruction: 0x01b80103
    3d20:			; <UNDEFINED> instruction: 0x012b0103
    3d24:	tsteq	r3, r3, lsl #2
    3d28:	tsteq	r3, r3, lsl #2
    3d2c:	addseq	r0, r3, r3, lsl #2
    3d30:	tsteq	r3, r3, lsl #2
    3d34:	smlatteq	r3, r5, r3, r0
    3d38:			; <UNDEFINED> instruction: 0x010301b8
    3d3c:	cmpeq	fp, r3, lsl #2
    3d40:	tsteq	r3, r3, lsl #2
    3d44:	sbceq	r0, sl, #-1073741824	; 0xc0000000
    3d48:	adceq	pc, r8, #212, 16	; 0xd40000
    3d4c:			; <UNDEFINED> instruction: 0xf043b2cb
    3d50:			; <UNDEFINED> instruction: 0xf8d40304
    3d54:	ldmdacs	sl!, {r2, r3, r5, r7, r9, sp, pc}
    3d58:	ldrcc	pc, [lr], r4, lsl #17
    3d5c:	sublt	sp, r3, #73	; 0x49
    3d60:	strbmi	fp, [r0, #-704]!	; 0xfffffd40
    3d64:	bcc	feabe47c <tcgetattr@plt+0xfeabd0b4>
    3d68:	svcge	0x006ff47f
    3d6c:			; <UNDEFINED> instruction: 0xf7fe4620
    3d70:	ldrbmi	pc, [r9], -pc, lsr #26	; <UNPREDICTABLE>
    3d74:			; <UNDEFINED> instruction: 0xf7fe4620
    3d78:	ldr	pc, [ip, -r9, asr #26]!
    3d7c:	addseq	pc, r4, #212, 16	; 0xd40000
    3d80:			; <UNDEFINED> instruction: 0xf0002800
    3d84:			; <UNDEFINED> instruction: 0xf8948396
    3d88:			; <UNDEFINED> instruction: 0xf083369e
    3d8c:			; <UNDEFINED> instruction: 0xf8840304
    3d90:			; <UNDEFINED> instruction: 0xf1ba369e
    3d94:	strtmi	r0, [r0], -r0, lsl #30
    3d98:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    3d9c:	strbmi	fp, [r2], r8, lsl #30
    3da0:	ldc2	7, cr15, [r6, #-1016]	; 0xfffffc08
    3da4:			; <UNDEFINED> instruction: 0x373cf8df
    3da8:	ldmpl	lr!, {r0, r1, r2, r3, r5, sp}^
    3dac:			; <UNDEFINED> instruction: 0xf7fd6831
    3db0:	ldmdavs	r0!, {r1, r3, r6, r7, r9, fp, sp, lr, pc}
    3db4:	addhi	pc, ip, r4, asr #17
    3db8:	stmdb	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3dbc:			; <UNDEFINED> instruction: 0x369ef894
    3dc0:			; <UNDEFINED> instruction: 0xf140075a
    3dc4:			; <UNDEFINED> instruction: 0xf8df822c
    3dc8:	andcs	r3, sp, r0, lsr #14
    3dcc:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    3dd0:	b	feac1dcc <tcgetattr@plt+0xfeac0a04>
    3dd4:	addsne	pc, r4, #212, 16	; 0xd40000
    3dd8:			; <UNDEFINED> instruction: 0x462a4653
    3ddc:			; <UNDEFINED> instruction: 0xf7ff4620
    3de0:			; <UNDEFINED> instruction: 0xf8d4f8c3
    3de4:			; <UNDEFINED> instruction: 0xf1033084
    3de8:	strd	r3, [sl, pc]!
    3dec:	stc2	7, cr15, [lr, #-1016]	; 0xfffffc08
    3df0:			; <UNDEFINED> instruction: 0xf1bce6f6
    3df4:	adcsle	r0, r9, sl, lsr pc
    3df8:	adcscc	pc, r0, #148, 18	; 0x250000
    3dfc:			; <UNDEFINED> instruction: 0xf0002b00
    3e00:	blcs	8648b4 <tcgetattr@plt+0x8634ec>
    3e04:	adcscc	pc, r0, #196, 16	; 0xc40000
    3e08:	blcc	1477ee4 <tcgetattr@plt+0x1476b1c>
    3e0c:	bcs	83097c <tcgetattr@plt+0x82f5b4>
    3e10:	blcs	839ebc <tcgetattr@plt+0x838af4>
    3e14:	ldm	pc, {r0, r1, r2, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3e18:	movweq	pc, #12307	; 0x3013	; <UNPREDICTABLE>
    3e1c:	eoreq	r0, r6, r6, lsr #32
    3e20:	eoreq	r0, r6, r6, lsr #32
    3e24:	eoreq	r0, r6, r6, lsr #32
    3e28:	eoreq	r0, r6, r6, lsr #32
    3e2c:	eoreq	r0, r6, r6, lsr #32
    3e30:	eoreq	r0, r6, r6, lsr #32
    3e34:	eoreq	r0, r6, r6, lsr #32
    3e38:	eoreq	r0, r6, r6, lsr #32
    3e3c:	eoreq	r0, r6, r6, lsr #32
    3e40:	eoreq	r0, r6, r6, lsr #32
    3e44:	ldrdeq	r0, [r6], -pc	; <UNPREDICTABLE>
    3e48:	eoreq	r0, r6, r6, lsr #32
    3e4c:	eoreq	r0, r6, r6, lsr #32
    3e50:	eoreq	r0, r6, r6, lsr #32
    3e54:	eoreq	r0, r6, r3, asr #5
    3e58:	movweq	r0, #12964	; 0x32a4
    3e5c:			; <UNDEFINED> instruction: 0x369ef994
    3e60:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    3e64:			; <UNDEFINED> instruction: 0xf8df824e
    3e68:	andcs	r3, r7, r0, lsl #13
    3e6c:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    3e70:	b	16c1e6c <tcgetattr@plt+0x16c0aa4>
    3e74:			; <UNDEFINED> instruction: 0x4659e6bf
    3e78:			; <UNDEFINED> instruction: 0xf7ff4620
    3e7c:	ldrt	pc, [sl], r5, asr #25	; <UNPREDICTABLE>
    3e80:			; <UNDEFINED> instruction: 0xf7fe4620
    3e84:			; <UNDEFINED> instruction: 0xf8dffca5
    3e88:			; <UNDEFINED> instruction: 0xf8d41664
    3e8c:	mulcs	r1, r0, r0
    3e90:			; <UNDEFINED> instruction: 0xf7fd4479
    3e94:			; <UNDEFINED> instruction: 0xf8dfe9e8
    3e98:			; <UNDEFINED> instruction: 0xf8c4364c
    3e9c:			; <UNDEFINED> instruction: 0xf857008c
    3ea0:			; <UNDEFINED> instruction: 0xf8daa003
    3ea4:			; <UNDEFINED> instruction: 0xf7fd0000
    3ea8:			; <UNDEFINED> instruction: 0xe6a4e8b6
    3eac:			; <UNDEFINED> instruction: 0x369df894
    3eb0:			; <UNDEFINED> instruction: 0xf100065b
    3eb4:			; <UNDEFINED> instruction: 0xf8df82c5
    3eb8:	andcs	r1, r5, #56, 12	; 0x3800000
    3ebc:			; <UNDEFINED> instruction: 0x3634f8df
    3ec0:	ldrbtmi	r2, [r9], #-0
    3ec4:	movwls	r4, #29819	; 0x747b
    3ec8:	stmia	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ecc:			; <UNDEFINED> instruction: 0x2614f8df
    3ed0:	andge	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    3ed4:	ldrdne	pc, [r0], -sl
    3ed8:	b	1641ed4 <tcgetattr@plt+0x1640b0c>
    3edc:	ldrmi	r9, [r8], -r7, lsl #22
    3ee0:	ldmdb	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ee4:			; <UNDEFINED> instruction: 0x1610f8df
    3ee8:	andcs	r2, r0, r5, lsl #4
    3eec:			; <UNDEFINED> instruction: 0xf7fd4479
    3ef0:			; <UNDEFINED> instruction: 0xf8dae8dc
    3ef4:			; <UNDEFINED> instruction: 0xf7fd1000
    3ef8:	blls	1fe828 <tcgetattr@plt+0x1fd460>
    3efc:			; <UNDEFINED> instruction: 0xf7fd4618
    3f00:	ldrbmi	lr, [r9], -sl, asr #18
    3f04:			; <UNDEFINED> instruction: 0xf7fe4620
    3f08:	ldrbt	pc, [r4], -r1, lsl #25	; <UNPREDICTABLE>
    3f0c:			; <UNDEFINED> instruction: 0x369df994
    3f10:	blle	fe8ceb18 <tcgetattr@plt+0xfe8cd750>
    3f14:	ldrdcc	pc, [r4], r4
    3f18:			; <UNDEFINED> instruction: 0x2090f8d4
    3f1c:	ldrbeq	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    3f20:	stmdbcs	r0, {r0, r4, r6, r7, r9, fp, ip}
    3f24:	svclt	0x00c94478
    3f28:	movwcs	r3, #4865	; 0x1301
    3f2c:	bicsvc	lr, r3, #3072	; 0xc00
    3f30:	cmneq	r3, #165888	; 0x28800
    3f34:			; <UNDEFINED> instruction: 0xf7fd461e
    3f38:	strmi	lr, [r2], r8, lsr #18
    3f3c:			; <UNDEFINED> instruction: 0xf990b120
    3f40:	blcs	ff48 <tcgetattr@plt+0xeb80>
    3f44:	orrhi	pc, ip, r0, asr #32
    3f48:	ldreq	pc, [r4, #2271]!	; 0x8df
    3f4c:			; <UNDEFINED> instruction: 0xf7fd4478
    3f50:	pkhbtmi	lr, r2, ip, lsl #18
    3f54:			; <UNDEFINED> instruction: 0xf0402800
    3f58:			; <UNDEFINED> instruction: 0xf8df828b
    3f5c:	ldrbtmi	sl, [sl], #1448	; 0x5a8
    3f60:			; <UNDEFINED> instruction: 0xf8dfa909
    3f64:	subscs	r3, r0, #164, 10	; 0x29000000
    3f68:	ldrbtmi	r9, [fp], #-1536	; 0xfffffa00
    3f6c:	strmi	r4, [r8], -lr, lsl #12
    3f70:			; <UNDEFINED> instruction: 0xf7fd2101
    3f74:			; <UNDEFINED> instruction: 0x4620e95e
    3f78:	stc2	7, cr15, [sl], #-1016	; 0xfffffc08
    3f7c:	ldrdgt	pc, [r0], r4
    3f80:			; <UNDEFINED> instruction: 0x0094f8d4
    3f84:			; <UNDEFINED> instruction: 0xf8df4633
    3f88:	ldrbmi	r1, [r2], -r4, lsl #11
    3f8c:	eoreq	pc, ip, r0, asr r8	; <UNPREDICTABLE>
    3f90:	andls	r4, r0, r9, ror r4
    3f94:			; <UNDEFINED> instruction: 0xf7fd2001
    3f98:			; <UNDEFINED> instruction: 0xf8d4e966
    3f9c:			; <UNDEFINED> instruction: 0xf8d41080
    3fa0:	movwcs	r2, #148	; 0x94
    3fa4:	eorcc	pc, r6, sp, lsl #17
    3fa8:	eoreq	pc, r7, sp, lsl #2
    3fac:	ldrbmi	r9, [r3], -r3, lsl #6
    3fb0:	eorcs	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    3fb4:	andls	r4, r1, r9, asr r6
    3fb8:	strls	r4, [r0], -r0, lsr #12
    3fbc:	ldrbmi	r9, [r2], -r2, lsl #4
    3fc0:	mcr2	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    3fc4:			; <UNDEFINED> instruction: 0xf1bae617
    3fc8:			; <UNDEFINED> instruction: 0xf04f0f00
    3fcc:	svclt	0x0008000d
    3fd0:	beq	80114 <tcgetattr@plt+0x7ed4c>
    3fd4:	svclt	0x00042b66
    3fd8:	ldrdcc	pc, [r4], r4
    3fdc:	blx	2c2bf0 <tcgetattr@plt+0x2c1828>
    3fe0:	strcc	pc, [r0, #-2271]	; 0xfffff721
    3fe4:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    3fe8:	stmib	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3fec:	ldrdcc	pc, [ip], r4
    3ff0:	tstcs	r0, fp, lsl r1
    3ff4:			; <UNDEFINED> instruction: 0xf7fe4620
    3ff8:	ldmdavs	r1!, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    3ffc:			; <UNDEFINED> instruction: 0xf7fd200a
    4000:			; <UNDEFINED> instruction: 0xf894e9a2
    4004:			; <UNDEFINED> instruction: 0x0758369c
    4008:	eorhi	pc, r3, #0, 2
    400c:			; <UNDEFINED> instruction: 0xf8df2205
    4010:	andls	r1, r0, #0, 10
    4014:			; <UNDEFINED> instruction: 0xf8df4653
    4018:	ldrbtmi	r2, [r9], #-1276	; 0xfffffb04
    401c:	ldrbtmi	r2, [sl], #-0
    4020:	stmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4024:			; <UNDEFINED> instruction: 0x46014652
    4028:			; <UNDEFINED> instruction: 0xf7fd2001
    402c:			; <UNDEFINED> instruction: 0xf894e91c
    4030:			; <UNDEFINED> instruction: 0x0759369c
    4034:	andhi	pc, r8, #0, 2
    4038:	andcs	r6, sl, r1, lsr r8
    403c:	stmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4040:	svceq	0x0000f1ba
    4044:	ands	sp, r3, r3, lsl #24
    4048:			; <UNDEFINED> instruction: 0xf0003001
    404c:	svcvs	0x00a38150
    4050:	movwcc	r4, #5672	; 0x1628
    4054:			; <UNDEFINED> instruction: 0xf7fd67a3
    4058:	stmdacs	sl, {r1, r2, r5, r7, r8, fp, sp, lr, pc}
    405c:			; <UNDEFINED> instruction: 0xf8d4d1f4
    4060:			; <UNDEFINED> instruction: 0xf1ba3090
    4064:			; <UNDEFINED> instruction: 0xf1030a01
    4068:			; <UNDEFINED> instruction: 0xf8c40301
    406c:			; <UNDEFINED> instruction: 0xd1ee3090
    4070:	ldrdge	pc, [r4], r4
    4074:			; <UNDEFINED> instruction: 0xf994e065
    4078:	blcs	11af4 <tcgetattr@plt+0x1072c>
    407c:	andhi	pc, lr, #192, 4
    4080:	stmdaeq	r1, {r1, r3, r8, ip, sp, lr, pc}
    4084:			; <UNDEFINED> instruction: 0xf1ba46d1
    4088:	tstle	r4, r0, lsl #30
    408c:	beq	801d0 <tcgetattr@plt+0x7ee08>
    4090:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4094:			; <UNDEFINED> instruction: 0xf8df46d1
    4098:	andcs	r3, sp, ip, asr #8
    409c:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    40a0:	ldmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40a4:	ldrdcc	pc, [ip], r4
    40a8:	tstcs	r0, fp, lsl r1
    40ac:			; <UNDEFINED> instruction: 0xf7fe4620
    40b0:	ldmdavs	r1!, {r0, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}
    40b4:			; <UNDEFINED> instruction: 0xf7fd200a
    40b8:			; <UNDEFINED> instruction: 0xf894e946
    40bc:			; <UNDEFINED> instruction: 0x0759369c
    40c0:	bicshi	pc, r1, r0, lsl #2
    40c4:			; <UNDEFINED> instruction: 0xf8df2105
    40c8:	tstls	r0, r0, asr r4
    40cc:			; <UNDEFINED> instruction: 0xf8df464b
    40d0:	ldrbtmi	r1, [sl], #-1100	; 0xfffffbb4
    40d4:	ldrbtmi	r2, [r9], #-0
    40d8:	ldmdb	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    40dc:			; <UNDEFINED> instruction: 0x46014652
    40e0:			; <UNDEFINED> instruction: 0xf7fd2001
    40e4:			; <UNDEFINED> instruction: 0xf894e8c0
    40e8:			; <UNDEFINED> instruction: 0x075a369c
    40ec:			; <UNDEFINED> instruction: 0x81b6f100
    40f0:	andcs	r6, sl, r1, lsr r8
    40f4:	stmdb	r6!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    40f8:			; <UNDEFINED> instruction: 0x2090f8d4
    40fc:	ldrdvc	pc, [r4], r4
    4100:			; <UNDEFINED> instruction: 0xf8944628
    4104:	blx	1d1b82 <tcgetattr@plt+0x1d07ba>
    4108:			; <UNDEFINED> instruction: 0x065b2718
    410c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4110:	rsbshi	pc, r8, r4, asr #17
    4114:	strbmi	r4, [r1], -r2, asr #12
    4118:			; <UNDEFINED> instruction: 0xf107bf58
    411c:			; <UNDEFINED> instruction: 0xf7fd37ff
    4120:	strtmi	lr, [sl], -r4, lsr #18
    4124:	b	9d59ac <tcgetattr@plt+0x9d45e4>
    4128:			; <UNDEFINED> instruction: 0xf8c471e7
    412c:			; <UNDEFINED> instruction: 0xf7fe8090
    4130:			; <UNDEFINED> instruction: 0xf894f8f3
    4134:			; <UNDEFINED> instruction: 0x065d369d
    4138:			; <UNDEFINED> instruction: 0xf8d4d49a
    413c:			; <UNDEFINED> instruction: 0xf1033084
    4140:	ldmdavs	r1!, {r0, r9, fp}
    4144:			; <UNDEFINED> instruction: 0xf7fd200d
    4148:			; <UNDEFINED> instruction: 0xf8d4e8fe
    414c:			; <UNDEFINED> instruction: 0xf023369c
    4150:	vld2.32	{d6-d9}, [r3], r0
    4154:	vst2.8	{d21-d24}, [r3], r0
    4158:			; <UNDEFINED> instruction: 0xf8c45300
    415c:	bmi	ffc11bd4 <tcgetattr@plt+0xffc1080c>
    4160:	ldrbtmi	r4, [sl], #-3037	; 0xfffff423
    4164:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    4168:	subsmi	r9, sl, sp, lsl fp
    416c:	orrshi	pc, pc, r0, asr #32
    4170:	andslt	r4, pc, r0, asr r6	; <UNPREDICTABLE>
    4174:	svchi	0x00f0e8bd
    4178:			; <UNDEFINED> instruction: 0x369df994
    417c:			; <UNDEFINED> instruction: 0xf6ff2b00
    4180:			; <UNDEFINED> instruction: 0x4620ae72
    4184:	blx	942186 <tcgetattr@plt+0x940dbe>
    4188:	andcs	r4, r5, #3768320	; 0x398000
    418c:	ldrbtmi	r2, [r9], #-0
    4190:	svc	0x008af7fc
    4194:	ldmpl	lr!, {r0, r1, r4, r6, r7, r8, r9, fp, lr}^
    4198:			; <UNDEFINED> instruction: 0xf7fd6831
    419c:			; <UNDEFINED> instruction: 0xf8d4e8f8
    41a0:			; <UNDEFINED> instruction: 0x46281298
    41a4:	strvs	r2, [r1, r0, lsl #4]!
    41a8:	ldm	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    41ac:	addscc	pc, ip, #212, 16	; 0xd40000
    41b0:	ldrdge	pc, [r4], r4
    41b4:	addscc	pc, r0, r4, asr #17
    41b8:			; <UNDEFINED> instruction: 0xf994e7c3
    41bc:	blcs	11c38 <tcgetattr@plt+0x10870>
    41c0:	mrcge	6, 2, APSR_nzcv, cr1, cr15, {7}
    41c4:			; <UNDEFINED> instruction: 0xf7fe4620
    41c8:			; <UNDEFINED> instruction: 0xf8d4fa01
    41cc:	andcs	r1, r0, #160, 4
    41d0:	strvs	r4, [r1, r8, lsr #12]!
    41d4:	stmia	r8, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    41d8:	adccs	pc, r4, #212, 16	; 0xd40000
    41dc:			; <UNDEFINED> instruction: 0xf8d44bc1
    41e0:			; <UNDEFINED> instruction: 0xf8c4a084
    41e4:	ldmpl	lr!, {r4, r7, sp}^
    41e8:			; <UNDEFINED> instruction: 0xf1bae7ab
    41ec:			; <UNDEFINED> instruction: 0xf0400f00
    41f0:	blmi	fef243fc <tcgetattr@plt+0xfef23034>
    41f4:	ldrdge	pc, [r4], r4
    41f8:			; <UNDEFINED> instruction: 0xe7a258fe
    41fc:			; <UNDEFINED> instruction: 0xf1ba4bb9
    4200:	cmnle	sl, r0, lsl #30
    4204:	beq	80348 <tcgetattr@plt+0x7ef80>
    4208:			; <UNDEFINED> instruction: 0xe79a58fe
    420c:			; <UNDEFINED> instruction: 0xf1ba4bb5
    4210:			; <UNDEFINED> instruction: 0xf0400f00
    4214:			; <UNDEFINED> instruction: 0xf8d4809d
    4218:	ldmpl	lr!, {r3, r7, sp, pc}^
    421c:			; <UNDEFINED> instruction: 0xf10de791
    4220:	subcs	r0, lr, #36, 18	; 0x90000
    4224:	strtmi	r2, [r0], -pc, lsr #6
    4228:			; <UNDEFINED> instruction: 0xf7ff4649
    422c:	blmi	febc2648 <tcgetattr@plt+0xfebc1280>
    4230:	ldmpl	fp!, {r0, r2, r3, sp}^
    4234:			; <UNDEFINED> instruction: 0xf7fd6819
    4238:			; <UNDEFINED> instruction: 0xf8d4e878
    423c:			; <UNDEFINED> instruction: 0xf7fc0294
    4240:	strbmi	lr, [r8], -r2, lsl #30
    4244:	svc	0x0036f7fc
    4248:			; <UNDEFINED> instruction: 0xf0002800
    424c:			; <UNDEFINED> instruction: 0xf8c4813d
    4250:			; <UNDEFINED> instruction: 0x46530294
    4254:	strbmi	r4, [r9], -sl, lsr #12
    4258:			; <UNDEFINED> instruction: 0xf7fe4620
    425c:	strb	pc, [r0, #3717]	; 0xe85	; <UNPREDICTABLE>
    4260:	ldrbmi	r2, [r0], -pc, lsr #2
    4264:	stmda	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4268:			; <UNDEFINED> instruction: 0xf0002800
    426c:	stfnep	f0, [r3], {43}	; 0x2b
    4270:	bcs	1da22e0 <tcgetattr@plt+0x1da0f18>
    4274:	ldmdavc	r9, {r1, r2, r8, ip, lr, pc}^
    4278:	tstle	r3, r9, ror #18
    427c:	stmdbcs	r0, {r0, r3, r4, r7, fp, ip, sp, lr}
    4280:	mcrge	4, 3, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
    4284:	tstle	r6, r5, ror #20
    4288:	bcs	1e223f8 <tcgetattr@plt+0x1e21030>
    428c:	ldmvc	fp, {r0, r1, r8, ip, lr, pc}
    4290:			; <UNDEFINED> instruction: 0xf43f2b00
    4294:	stmdbge	r9, {r0, r2, r5, r6, r9, sl, fp, sp, pc}
    4298:	subscs	r4, r0, #166912	; 0x28c00
    429c:	ldrbtmi	r9, [fp], #-1536	; 0xfffffa00
    42a0:	strmi	r4, [r8], -lr, lsl #12
    42a4:			; <UNDEFINED> instruction: 0xf7fc2101
    42a8:	strtmi	lr, [r0], -r4, asr #31
    42ac:	blx	fe4422ac <tcgetattr@plt+0xfe440ee4>
    42b0:	ldrdgt	pc, [r0], r4
    42b4:			; <UNDEFINED> instruction: 0x0094f8d4
    42b8:	ldmibmi	ip, {r0, r1, r4, r5, r9, sl, lr}
    42bc:			; <UNDEFINED> instruction: 0xf8504652
    42c0:	ldrbtmi	r0, [r9], #-44	; 0xffffffd4
    42c4:	andcs	r9, r1, r0
    42c8:	svc	0x00ccf7fc
    42cc:	ldrdgt	pc, [r0], r4
    42d0:			; <UNDEFINED> instruction: 0x0094f8d4
    42d4:	movwls	r2, #8960	; 0x2300
    42d8:			; <UNDEFINED> instruction: 0x46534652
    42dc:			; <UNDEFINED> instruction: 0xf8504659
    42e0:	strls	r0, [r0], -ip, lsr #32
    42e4:	strtmi	r9, [r0], -r1
    42e8:	ldc2l	7, cr15, [sl], #-1016	; 0xfffffc08
    42ec:			; <UNDEFINED> instruction: 0xf04fe483
    42f0:	str	r0, [sl, -r0, lsl #20]!
    42f4:	blmi	1ecf0e4 <tcgetattr@plt+0x1ecdd1c>
    42f8:			; <UNDEFINED> instruction: 0xf8c4d186
    42fc:	ldmpl	lr!, {r2, r7, sp, pc}^
    4300:			; <UNDEFINED> instruction: 0x4620e71f
    4304:	blx	1942304 <tcgetattr@plt+0x1940f3c>
    4308:	subeq	pc, r4, #212, 16	; 0xd40000
    430c:			; <UNDEFINED> instruction: 0xf0002800
    4310:			; <UNDEFINED> instruction: 0xf8d4808a
    4314:	blcs	10c3c <tcgetattr@plt+0xf874>
    4318:	addhi	pc, r5, r0
    431c:	svc	0x00aef7fc
    4320:	andcs	r4, r5, #2146304	; 0x20c000
    4324:	ldrbtmi	r2, [r9], #-0
    4328:	mrc	7, 5, APSR_nzcv, cr14, cr12, {7}
    432c:	andcs	r4, r1, r1, lsl #12
    4330:	svc	0x0098f7fc
    4334:			; <UNDEFINED> instruction: 0x269ef894
    4338:	subne	pc, r0, #134217731	; 0x8000003
    433c:			; <UNDEFINED> instruction: 0xf8d44603
    4340:	bl	c4c68 <tcgetattr@plt+0xc38a0>
    4344:			; <UNDEFINED> instruction: 0xf8c40342
    4348:			; <UNDEFINED> instruction: 0xf7fc308c
    434c:			; <UNDEFINED> instruction: 0xe05eef98
    4350:	addge	pc, r8, r4, asr #17
    4354:			; <UNDEFINED> instruction: 0xe6f458fe
    4358:			; <UNDEFINED> instruction: 0xf7fe4640
    435c:	sublt	pc, r3, #2368	; 0x940
    4360:			; <UNDEFINED> instruction: 0xf994e54f
    4364:	blcs	11de0 <tcgetattr@plt+0x10a18>
    4368:	ldclge	6, cr15, [sp, #-1020]!	; 0xfffffc04
    436c:	andcs	r4, sp, sp, asr fp
    4370:	ldmdavs	r1!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    4374:	svc	0x00e6f7fc
    4378:	ldrdcc	pc, [ip], r4
    437c:	tstcs	r0, fp, lsl r1
    4380:			; <UNDEFINED> instruction: 0xf7fe4620
    4384:			; <UNDEFINED> instruction: 0xf1caf9e3
    4388:			; <UNDEFINED> instruction: 0xf1ba0100
    438c:	tstle	r1, r0, lsl #30
    4390:	mvnscc	pc, pc, asr #32
    4394:			; <UNDEFINED> instruction: 0xf04f4620
    4398:			; <UNDEFINED> instruction: 0xf7fe0a00
    439c:			; <UNDEFINED> instruction: 0xe6d0fd3b
    43a0:	svceq	0x0000f1ba
    43a4:			; <UNDEFINED> instruction: 0xf8d4d109
    43a8:			; <UNDEFINED> instruction: 0xf8d43098
    43ac:	blcc	4c5b4 <tcgetattr@plt+0x4b1ec>
    43b0:	svclt	0x00b8429a
    43b4:	beq	804f8 <tcgetattr@plt+0x7f130>
    43b8:	blmi	12bac88 <tcgetattr@plt+0x12b98c0>
    43bc:	ldmpl	lr!, {r0, r2, r3, sp}^
    43c0:			; <UNDEFINED> instruction: 0xf7fc6831
    43c4:			; <UNDEFINED> instruction: 0xf8d4efc0
    43c8:	tstlt	fp, ip, lsl #1
    43cc:	strtmi	r2, [r0], -r0, lsl #2
    43d0:			; <UNDEFINED> instruction: 0xf9bcf7fe
    43d4:			; <UNDEFINED> instruction: 0xe7dd4651
    43d8:			; <UNDEFINED> instruction: 0xf7fe4620
    43dc:			; <UNDEFINED> instruction: 0xf994f9f9
    43e0:	andcs	r3, r5, #164626432	; 0x9d00000
    43e4:	blle	130efec <tcgetattr@plt+0x130dc24>
    43e8:	andcs	r4, r0, r2, asr r9
    43ec:			; <UNDEFINED> instruction: 0xf7fc4479
    43f0:			; <UNDEFINED> instruction: 0xf8d4ee5c
    43f4:			; <UNDEFINED> instruction: 0xf8d42094
    43f8:			; <UNDEFINED> instruction: 0xf8d46080
    43fc:			; <UNDEFINED> instruction: 0xf8523090
    4400:	strmi	r2, [r1], -r6, lsr #32
    4404:			; <UNDEFINED> instruction: 0xf7fc2001
    4408:			; <UNDEFINED> instruction: 0xf8c4ef2e
    440c:	blmi	d44644 <tcgetattr@plt+0xd4327c>
    4410:	andge	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    4414:	ldrdeq	pc, [r0], -sl
    4418:	ldcl	7, cr15, [ip, #1008]!	; 0x3f0
    441c:	bllt	ffb02420 <tcgetattr@plt+0xffb01058>
    4420:			; <UNDEFINED> instruction: 0xf7fe2000
    4424:	stmdbmi	r4, {r0, r1, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
    4428:	andcs	r2, r0, r5, lsl #4
    442c:			; <UNDEFINED> instruction: 0xf7fc4479
    4430:			; <UNDEFINED> instruction: 0x4601ee3c
    4434:			; <UNDEFINED> instruction: 0xf7fc2001
    4438:			; <UNDEFINED> instruction: 0xf8c4ef16
    443c:	strb	r0, [r6, ip, lsl #1]!
    4440:			; <UNDEFINED> instruction: 0xf7fe4620
    4444:	ldr	pc, [r6, #-2243]!	; 0xfffff73d
    4448:	subeq	pc, r0, #212, 16	; 0xd40000
    444c:	svc	0x0016f7fc
    4450:			; <UNDEFINED> instruction: 0xf8d4e5f2
    4454:			; <UNDEFINED> instruction: 0xf7fc0240
    4458:	ldrb	lr, [r7, #3858]	; 0xf12
    445c:	subeq	pc, r0, #212, 16	; 0xd40000
    4460:	svc	0x000cf7fc
    4464:			; <UNDEFINED> instruction: 0xf8d4e644
    4468:			; <UNDEFINED> instruction: 0xf7fc0240
    446c:	strt	lr, [r9], -r8, lsl #30
    4470:	mulcc	r0, r0, r9
    4474:			; <UNDEFINED> instruction: 0xf47f2b00
    4478:			; <UNDEFINED> instruction: 0xf8dfaef3
    447c:	ldrbtmi	sl, [sl], #192	; 0xc0
    4480:	stmdbls	r6, {r1, r2, r3, r5, r6, r8, sl, sp, lr, pc}
    4484:			; <UNDEFINED> instruction: 0xf7fc2000
    4488:			; <UNDEFINED> instruction: 0xf8d4ee10
    448c:			; <UNDEFINED> instruction: 0x46012090
    4490:			; <UNDEFINED> instruction: 0xf7fc2001
    4494:			; <UNDEFINED> instruction: 0xf8c4eee8
    4498:	ldr	r0, [r8, ip, lsl #1]!
    449c:	andcs	r4, r7, r2, lsl fp
    44a0:	bcc	5e4 <raise@plt-0x9e8>
    44a4:	ldmdavs	r9, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    44a8:	svc	0x003ef7fc
    44ac:			; <UNDEFINED> instruction: 0xf7fce657
    44b0:	stmdbmi	r3!, {r3, r9, sl, fp, sp, lr, pc}
    44b4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    44b8:	ldcl	7, cr15, [r6, #1008]!	; 0x3f0
    44bc:	strtmi	r4, [r0], -r1, lsl #12
    44c0:	blx	17424c0 <tcgetattr@plt+0x17410f8>
    44c4:			; <UNDEFINED> instruction: 0xe6d34653
    44c8:			; <UNDEFINED> instruction: 0x4640491e
    44cc:			; <UNDEFINED> instruction: 0xf7fc4479
    44d0:	svclt	0x0000ee16
    44d4:			; <UNDEFINED> instruction: 0x000122b6
    44d8:	andeq	r0, r0, r8, ror #2
    44dc:	andeq	r2, r1, sl, lsr #5
    44e0:	andeq	r1, r0, ip, asr r5
    44e4:	andeq	r0, r0, ip, ror r1
    44e8:	andeq	r0, r0, ip, ror #2
    44ec:	andeq	r1, r0, r4, lsr r3
    44f0:	andeq	r1, r0, r6, lsr #6
    44f4:	andeq	r1, r0, r8, lsr #7
    44f8:	ldrdeq	r1, [r0], -r0
    44fc:	andeq	r1, r0, r8, lsl #16
    4500:	andeq	r1, r0, r8, ror #15
    4504:	ldrdeq	r1, [r0], -sl
    4508:	ldrdeq	r1, [r0], -r2
    450c:			; <UNDEFINED> instruction: 0x000017b4
    4510:	andeq	r1, r0, r6, lsl #3
    4514:	andeq	r1, r0, sl, ror #2
    4518:	muleq	r0, r2, r0
    451c:	andeq	r1, r0, r2, lsr #1
    4520:	andeq	r1, r1, lr, lsl #26
    4524:	andeq	r1, r0, r6, lsr #32
    4528:			; <UNDEFINED> instruction: 0x000014b2
    452c:	andeq	r1, r0, r2, lsl #9
    4530:	andeq	r1, r0, lr, lsr #8
    4534:	andeq	r0, r0, r0, asr sp
    4538:	andeq	r1, r0, r8, lsr #6
    453c:			; <UNDEFINED> instruction: 0x00000cba
    4540:	andeq	r0, r0, r2, lsl sp
    4544:			; <UNDEFINED> instruction: 0x00000ab4
    4548:	svcmi	0x00f0e92d
    454c:			; <UNDEFINED> instruction: 0xf8df4693
    4550:	umullslt	r2, r3, r4, r6
    4554:			; <UNDEFINED> instruction: 0x3690f8df
    4558:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    455c:	ldmpl	r3, {r8}^
    4560:	tstls	r1, #1769472	; 0x1b0000
    4564:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4568:	pkhtbcc	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    456c:	movwls	r4, #29819	; 0x747b
    4570:	svceq	0x0000f1bb
    4574:			; <UNDEFINED> instruction: 0xf8cdbfc4
    4578:	stcls	0, cr11, [r0], {8}
    457c:	sbcshi	pc, r1, r0, asr #6
    4580:			; <UNDEFINED> instruction: 0x369df894
    4584:	tsteq	r0, #19	; <UNPREDICTABLE>
    4588:	sbchi	pc, fp, r0, asr #32
    458c:	movwcc	lr, #39373	; 0x99cd
    4590:	svcvs	0x00a34620
    4594:			; <UNDEFINED> instruction: 0xf7fe9304
    4598:	svcvs	0x00a3fcbf
    459c:	movwcc	r9, #6145	; 0x1801
    45a0:			; <UNDEFINED> instruction: 0xf8d467a3
    45a4:			; <UNDEFINED> instruction: 0xf7fc8230
    45a8:			; <UNDEFINED> instruction: 0xf8dfeefe
    45ac:	ldrbtmi	r2, [sl], #-1604	; 0xfffff9bc
    45b0:			; <UNDEFINED> instruction: 0xf1a06852
    45b4:	strmi	r0, [r7], -sl, lsl #6
    45b8:			; <UNDEFINED> instruction: 0xf383fab3
    45bc:	bcs	6b30 <tcgetattr@plt+0x5768>
    45c0:	movwcs	fp, #3848	; 0xf08
    45c4:			; <UNDEFINED> instruction: 0xf0402b00
    45c8:	ldmib	r4, {r0, r1, r2, r3, r4, r5, r7, r9, pc}^
    45cc:	bcc	51004 <tcgetattr@plt+0x4fc3c>
    45d0:	ldrmi	r4, [r8, #1043]	; 0x413
    45d4:	sbchi	pc, fp, #128	; 0x80
    45d8:			; <UNDEFINED> instruction: 0xf10d2500
    45dc:			; <UNDEFINED> instruction: 0x46a90a34
    45e0:	strls	r4, [r3, #-1723]	; 0xfffff945
    45e4:			; <UNDEFINED> instruction: 0x369df894
    45e8:	cmpeq	r3, #102400	; 0x19000
    45ec:	msrhi	SPSR_fx, r0, asr #32
    45f0:	svccc	0x00fff1bb
    45f4:	addshi	pc, r6, #0
    45f8:	svceq	0x000af1bb
    45fc:	addhi	pc, r9, #0
    4600:	svceq	0x0009f1bb
    4604:	blx	13d5f24 <tcgetattr@plt+0x13d4b5c>
    4608:			; <UNDEFINED> instruction: 0xf806f78b
    460c:			; <UNDEFINED> instruction: 0xf0007b01
    4610:			; <UNDEFINED> instruction: 0xf1ab8124
    4614:	sfmcs	f0, 4, [r0, #-32]	; 0xffffffe0
    4618:			; <UNDEFINED> instruction: 0xf282fab2
    461c:	subsne	lr, r2, #323584	; 0x4f000
    4620:	andcs	fp, r0, #216, 30	; 0x360
    4624:			; <UNDEFINED> instruction: 0xf0002a00
    4628:	stfccd	f0, [r1, #-8]
    462c:	addscc	pc, r0, #212, 16	; 0xd40000
    4630:	sfmle	f4, 4, [r3], {171}	; 0xab
    4634:			; <UNDEFINED> instruction: 0x369df894
    4638:	ldrle	r0, [r8], #-1945	; 0xfffff867
    463c:	svceq	0x0000f1b9
    4640:	rscshi	pc, r0, r0, asr #32
    4644:	addcc	lr, ip, #212, 18	; 0x350000
    4648:	ldrmi	r3, [r3], #-2565	; 0xfffff5fb
    464c:	andle	r4, lr, #-536870903	; 0xe0000009
    4650:	ldrtmi	r6, [r0], r7, lsr #31
    4654:	strcc	r9, [r1, -r1, lsl #16]
    4658:			; <UNDEFINED> instruction: 0xf7fc67a7
    465c:	strmi	lr, [r3], r4, lsr #29
    4660:	addcc	lr, ip, #212, 18	; 0x350000
    4664:	ldrmi	r3, [r3], #-2561	; 0xfffff5ff
    4668:			; <UNDEFINED> instruction: 0xd3bb4598
    466c:			; <UNDEFINED> instruction: 0xf8d44646
    4670:	addsmi	r3, sp, #144, 4
    4674:	blcs	3451c <tcgetattr@plt+0x33154>
    4678:	andshi	pc, r4, #0, 6
    467c:			; <UNDEFINED> instruction: 0xf000429d
    4680:			; <UNDEFINED> instruction: 0xf8df81e7
    4684:	andcs	r3, r0, #112, 10	; 0x1c000000
    4688:	subsvs	r4, sl, fp, ror r4
    468c:	eorscs	pc, r0, #212, 16	; 0xd40000
    4690:	eorsvc	r2, r3, r0, lsl #6
    4694:			; <UNDEFINED> instruction: 0x1c6f1ab6
    4698:	mvnhi	pc, r0
    469c:			; <UNDEFINED> instruction: 0x369ef894
    46a0:			; <UNDEFINED> instruction: 0xf1000718
    46a4:			; <UNDEFINED> instruction: 0xf8df8209
    46a8:			; <UNDEFINED> instruction: 0xf8943550
    46ac:	ldrbtmi	r2, [fp], #-1692	; 0xfffff964
    46b0:			; <UNDEFINED> instruction: 0x601e07d1
    46b4:	bichi	pc, r0, r0, lsl #2
    46b8:	subcc	pc, r4, #212, 16	; 0xd40000
    46bc:			; <UNDEFINED> instruction: 0xf993b123
    46c0:	blcs	8106c8 <tcgetattr@plt+0x80f300>
    46c4:	eorshi	pc, sl, #0
    46c8:	strle	r0, [r3, #-1874]	; 0xfffff8ae
    46cc:	subeq	pc, r0, #212, 16	; 0xd40000
    46d0:	ldcl	7, cr15, [r4, #1008]	; 0x3f0
    46d4:	eorsne	pc, r0, #212, 16	; 0xd40000
    46d8:			; <UNDEFINED> instruction: 0x46204632
    46dc:	ldc2l	7, cr15, [r4, #-1016]!	; 0xfffffc08
    46e0:	ldrdcc	pc, [ip], r4
    46e4:	svclt	0x00dc42ab
    46e8:			; <UNDEFINED> instruction: 0xf8c42300
    46ec:	stcle	0, cr3, [r4, #-560]	; 0xfffffdd0
    46f0:			; <UNDEFINED> instruction: 0x4629b11b
    46f4:			; <UNDEFINED> instruction: 0xf7fe4620
    46f8:			; <UNDEFINED> instruction: 0xf8d4f829
    46fc:	adcmi	r3, fp, #144, 4
    4700:			; <UNDEFINED> instruction: 0xf894dc03
    4704:			; <UNDEFINED> instruction: 0x079b369d
    4708:			; <UNDEFINED> instruction: 0xf8dfd406
    470c:	andcs	r1, r1, #240, 8	; 0xf0000000
    4710:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    4714:	ldc2l	7, cr15, [r8, #-1016]	; 0xfffffc08
    4718:	blcc	6b328 <tcgetattr@plt+0x69f60>
    471c:			; <UNDEFINED> instruction: 0xf47f9302
    4720:	blls	303e4 <tcgetattr@plt+0x2f01c>
    4724:			; <UNDEFINED> instruction: 0x369ff893
    4728:	strle	r0, [sl, #-1944]	; 0xfffff868
    472c:			; <UNDEFINED> instruction: 0xf8d49c00
    4730:			; <UNDEFINED> instruction: 0xf7fc0250
    4734:			; <UNDEFINED> instruction: 0xf894eda4
    4738:	vmin.u32	d19, d31, d15
    473c:			; <UNDEFINED> instruction: 0xf8840341
    4740:	bls	1d21c4 <tcgetattr@plt+0x1d0dfc>
    4744:	ldrtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    4748:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    474c:	stcl	7, cr15, [r2], #-1008	; 0xfffffc10
    4750:	stmdals	r1, {r9, fp, ip, pc}
    4754:	movwcc	r6, #8083	; 0x1f93
    4758:			; <UNDEFINED> instruction: 0xf7fc6793
    475c:	mcrrne	14, 2, lr, r7, cr4
    4760:			; <UNDEFINED> instruction: 0xf0004604
    4764:	blls	24d94 <tcgetattr@plt+0x239cc>
    4768:			; <UNDEFINED> instruction: 0x269cf8b3
    476c:	movweq	pc, #16961	; 0x4241	; <UNPREDICTABLE>
    4770:			; <UNDEFINED> instruction: 0xd1044393
    4774:			; <UNDEFINED> instruction: 0xf8d39b00
    4778:			; <UNDEFINED> instruction: 0xf7fc028c
    477c:	stcls	13, cr14, [r0, #-512]	; 0xfffffe00
    4780:	stmdbls	r1, {r5, r9, sl, lr}
    4784:	blcc	60638 <tcgetattr@plt+0x5f270>
    4788:			; <UNDEFINED> instruction: 0xf7fc67ab
    478c:			; <UNDEFINED> instruction: 0xf105ed46
    4790:	smlatbcs	r1, r8, r0, r0
    4794:			; <UNDEFINED> instruction: 0xf7fc9500
    4798:	smlabtcs	r0, r0, sp, lr
    479c:	bls	6bba4 <tcgetattr@plt+0x6a7dc>
    47a0:			; <UNDEFINED> instruction: 0x369cf8d5
    47a4:	vld1.8	{d4-d6}, [r3 :128], r8
    47a8:	vld2.32	{d1-d4}, [r3], r0
    47ac:			; <UNDEFINED> instruction: 0xf8c55380
    47b0:			; <UNDEFINED> instruction: 0xf7ff369c
    47b4:			; <UNDEFINED> instruction: 0x4683f9f7
    47b8:			; <UNDEFINED> instruction: 0xf0002800
    47bc:	stflsd	f0, [r0], {103}	; 0x67
    47c0:			; <UNDEFINED> instruction: 0x369df894
    47c4:	strle	r0, [r9, #-1821]	; 0xfffff8e3
    47c8:	ldrdcs	pc, [ip], r4
    47cc:	vstrle	s4, [r5, #-0]
    47d0:	strtmi	r2, [r0], -r0, lsl #2
    47d4:			; <UNDEFINED> instruction: 0xffbaf7fd
    47d8:			; <UNDEFINED> instruction: 0x369df894
    47dc:	strle	r0, [ip, #-1624]	; 0xfffff9a8
    47e0:			; <UNDEFINED> instruction: 0xf8d29a00
    47e4:	ldrbmi	r3, [fp, #-132]	; 0xffffff7c
    47e8:			; <UNDEFINED> instruction: 0xf892dc07
    47ec:			; <UNDEFINED> instruction: 0x0759369c
    47f0:			; <UNDEFINED> instruction: 0xf8d2d50c
    47f4:			; <UNDEFINED> instruction: 0xf7fc025c
    47f8:	stmdbls	r0, {r1, r6, r8, sl, fp, sp, lr, pc}
    47fc:			; <UNDEFINED> instruction: 0x2090f8d1
    4800:			; <UNDEFINED> instruction: 0xf8c16f8b
    4804:			; <UNDEFINED> instruction: 0xf8c122a4
    4808:	ldrt	r3, [r1], r0, lsr #5
    480c:			; <UNDEFINED> instruction: 0xf7fd9800
    4810:	ubfx	pc, sp, #29, #19
    4814:			; <UNDEFINED> instruction: 0x369df894
    4818:			; <UNDEFINED> instruction: 0xf53f079b
    481c:	strbmi	sl, [r6], -r7, lsr #30
    4820:	movwls	r2, #13057	; 0x3301
    4824:	ldrtmi	r6, [r0], r7, lsr #31
    4828:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    482c:			; <UNDEFINED> instruction: 0xf1bbe712
    4830:			; <UNDEFINED> instruction: 0xf0000f0d
    4834:			; <UNDEFINED> instruction: 0xf1bb80ee
    4838:			; <UNDEFINED> instruction: 0xf0000f0c
    483c:			; <UNDEFINED> instruction: 0xf89480a6
    4840:			; <UNDEFINED> instruction: 0x079b369d
    4844:	adcshi	pc, r5, r0, lsl #2
    4848:	stcl	7, cr15, [r8], {252}	; 0xfc
    484c:			; <UNDEFINED> instruction: 0xf8336803
    4850:	ldrbeq	r3, [r8], #-27	; 0xffffffe5
    4854:	strcc	fp, [r1, #-3912]	; 0xfffff0b8
    4858:			; <UNDEFINED> instruction: 0xf894e6e8
    485c:			; <UNDEFINED> instruction: 0x075a369d
    4860:			; <UNDEFINED> instruction: 0xf8d4d509
    4864:	adcmi	r2, sl, #140	; 0x8c
    4868:	ldreq	sp, [pc, -r1, lsl #26]
    486c:			; <UNDEFINED> instruction: 0xf045d519
    4870:	strcc	r0, [r1, #-1287]	; 0xfffffaf9
    4874:	ldrdcs	lr, [r0, -sl]!
    4878:	strcc	lr, [r1, #-4]
    487c:	blne	828a4 <tcgetattr@plt+0x814dc>
    4880:	andle	r0, r5, r8, ror #14
    4884:	addcc	lr, ip, #212, 18	; 0x350000
    4888:	ldrmi	r3, [r3], #-2561	; 0xfffff5ff
    488c:	mvnsle	r4, #152, 10	; 0x26000000
    4890:	ldrdcc	pc, [ip], r4
    4894:	adcmi	r4, fp, #73400320	; 0x4600000
    4898:	movwcs	fp, #4060	; 0xfdc
    489c:	addcc	pc, ip, r4, asr #17
    48a0:			; <UNDEFINED> instruction: 0xf8d4e6c4
    48a4:	stmdacs	r0, {r6, r9}
    48a8:			; <UNDEFINED> instruction: 0xf894d0e5
    48ac:			; <UNDEFINED> instruction: 0xf013369c
    48b0:	mvnle	r0, r8, lsl #14
    48b4:	streq	pc, [r7, #-69]	; 0xffffffbb
    48b8:	stcl	7, cr15, [r0], #1008	; 0x3f0
    48bc:			; <UNDEFINED> instruction: 0xf8c43501
    48c0:	ldrt	r7, [r3], ip, lsl #1
    48c4:	ldc	7, cr15, [sl], #-1008	; 0xfffffc10
    48c8:			; <UNDEFINED> instruction: 0xf67f2801
    48cc:	blls	130318 <tcgetattr@plt+0x12ef50>
    48d0:	bls	d61f0 <tcgetattr@plt+0xd4e28>
    48d4:	stmdbeq	r8, {r0, r1, r5, r7, r8, r9, fp, sp, lr, pc}
    48d8:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    48dc:	vmovne	sl, r7, d2
    48e0:	ldm	r8, {r0, r1, r4, sl, lr}
    48e4:			; <UNDEFINED> instruction: 0xf8030003
    48e8:	blge	2f3940 <tcgetattr@plt+0x2f2578>
    48ec:	andeq	lr, r3, r3, lsl #17
    48f0:	stmdage	r8, {r0, r4, r6, r9, sl, lr}
    48f4:	ldrtmi	r4, [sl], -r3, asr #12
    48f8:	ldc	7, cr15, [sl], #-1008	; 0xfffffc10
    48fc:	bleq	27f51c <tcgetattr@plt+0x27e154>
    4900:			; <UNDEFINED> instruction: 0xf0001c81
    4904:	andcc	r8, r1, r0, ror #1
    4908:	rschi	pc, r6, r0
    490c:			; <UNDEFINED> instruction: 0xf7fc9808
    4910:			; <UNDEFINED> instruction: 0xf8d4eb88
    4914:	bl	15135c <tcgetattr@plt+0x14ff94>
    4918:	ldrmi	r0, [ip, #3072]	; 0xc00
    491c:	msrhi	LR_mon, r0
    4920:	ldrdcs	lr, [ip, r4]
    4924:	strmi	r3, [sl], #-2305	; 0xfffff6ff
    4928:	svclt	0x00182f00
    492c:	svclt	0x00384296
    4930:	rndeqs	f7, #5.0
    4934:			; <UNDEFINED> instruction: 0x4672d216
    4938:	svccc	0x0001f91e
    493c:	bl	fe89114c <tcgetattr@plt+0xfe88fd84>
    4940:			; <UNDEFINED> instruction: 0xf806020a
    4944:	ldmib	r4, {r0, r8, r9, fp, ip, sp}^
    4948:	stmdbcc	r1, {r2, r3, r7, r8, ip, sp}
    494c:	addsmi	r4, lr, #184549376	; 0xb000000
    4950:	movwcs	fp, #3884	; 0xf2c
    4954:	addsmi	r2, r7, #67108864	; 0x4000000
    4958:	movwcs	fp, #3992	; 0xf98
    495c:	mvnle	r2, r0, lsl #22
    4960:	addscc	pc, r0, #212, 16	; 0xd40000
    4964:	svclt	0x00c82800
    4968:			; <UNDEFINED> instruction: 0xf04f4665
    496c:	adcmi	r0, fp, #0, 18
    4970:	mrcge	7, 3, APSR_nzcv, cr15, cr15, {3}
    4974:	stmib	sp, {r4, r5, r7, r9, sl, lr}^
    4978:	svcvs	0x00a37b03
    497c:	movwcc	r9, #6145	; 0x1801
    4980:			; <UNDEFINED> instruction: 0xf7fc67a3
    4984:	pkhbtmi	lr, r3, r0, lsl #26
    4988:			; <UNDEFINED> instruction: 0xf894e66a
    498c:			; <UNDEFINED> instruction: 0x065a369e
    4990:	svcge	0x0055f57f
    4994:	cmpcs	lr, #73400320	; 0x4600000
    4998:	blcc	c29b8 <tcgetattr@plt+0xc15f0>
    499c:			; <UNDEFINED> instruction: 0xf888234c
    49a0:	strcc	r3, [r2, #-1]
    49a4:			; <UNDEFINED> instruction: 0x369df894
    49a8:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    49ac:	ldrcc	pc, [sp], r4, lsl #17
    49b0:			; <UNDEFINED> instruction: 0xf7fce63c
    49b4:	stmdacs	r1, {r2, r6, r7, r8, r9, fp, sp, lr, pc}
    49b8:	svcge	0x0046f67f
    49bc:			; <UNDEFINED> instruction: 0xf10dab09
    49c0:	andcs	r0, r1, #44, 22	; 0xb000
    49c4:	stceq	0, cr15, [r0], {79}	; 0x4f
    49c8:	muleq	r3, r3, r8
    49cc:	stmib	sl, {r1, r2, r8, r9, ip, pc}^
    49d0:	stm	fp, {sl, fp, lr, pc}
    49d4:	stmdage	r8, {r0, r1}
    49d8:			; <UNDEFINED> instruction: 0xf8ca4651
    49dc:			; <UNDEFINED> instruction: 0xf8cac008
    49e0:			; <UNDEFINED> instruction: 0xf88dc00c
    49e4:			; <UNDEFINED> instruction: 0xf7fc7034
    49e8:	blls	1bf900 <tcgetattr@plt+0x1be538>
    49ec:			; <UNDEFINED> instruction: 0xf0001c87
    49f0:	ldrdcc	r8, [r1], -r5
    49f4:	sbchi	pc, sl, r0
    49f8:			; <UNDEFINED> instruction: 0xf7fc9808
    49fc:	stmdacs	r0, {r1, r4, r8, r9, fp, sp, lr, pc}
    4a00:	movwcs	fp, #8156	; 0x1fdc
    4a04:			; <UNDEFINED> instruction: 0xf77f9303
    4a08:	movwcs	sl, #7697	; 0x1e11
    4a0c:	movwls	r4, #13317	; 0x3405
    4a10:	svcvs	0x00a3e60c
    4a14:	movwcc	r9, #6145	; 0x1801
    4a18:	andls	r6, r5, #42729472	; 0x28c0000
    4a1c:	stcl	7, cr15, [r2], {252}	; 0xfc
    4a20:	stmdacs	sl, {r0, r2, r9, fp, ip, pc}
    4a24:	svcvs	0x00a3d075
    4a28:	stmdbls	r1, {r3, r4, r6, r9, sl, lr}
    4a2c:	blcc	56288 <tcgetattr@plt+0x54ec0>
    4a30:			; <UNDEFINED> instruction: 0xf7fc67a3
    4a34:	ldrb	lr, [r9, #3058]!	; 0xbf2
    4a38:	ldrdcc	pc, [ip], r4
    4a3c:			; <UNDEFINED> instruction: 0xf43f2b00
    4a40:	tstcs	r0, r3, asr #28
    4a44:			; <UNDEFINED> instruction: 0xf7fd4620
    4a48:			; <UNDEFINED> instruction: 0xf894fe81
    4a4c:			; <UNDEFINED> instruction: 0xe63b269c
    4a50:			; <UNDEFINED> instruction: 0x369df894
    4a54:			; <UNDEFINED> instruction: 0xf57f079b
    4a58:	blmi	1ab02b0 <tcgetattr@plt+0x1aaeee8>
    4a5c:			; <UNDEFINED> instruction: 0xf8d42210
    4a60:			; <UNDEFINED> instruction: 0xf2c1169c
    4a64:	ldrbtmi	r0, [fp], #-512	; 0xfffffe00
    4a68:	subsvs	r2, r8, r1
    4a6c:	movweq	lr, #6706	; 0x1a32
    4a70:	movwcs	fp, #44804	; 0xaf04
    4a74:	blcc	82a94 <tcgetattr@plt+0x816cc>
    4a78:	bls	3e2a0 <tcgetattr@plt+0x3ced8>
    4a7c:			; <UNDEFINED> instruction: 0x369cf892
    4a80:	strle	r0, [r3, #-1886]	; 0xfffff8a2
    4a84:	addeq	pc, ip, #13762560	; 0xd20000
    4a88:	bl	ffe42a80 <tcgetattr@plt+0xffe416b8>
    4a8c:	blmi	159740c <tcgetattr@plt+0x1596044>
    4a90:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4a94:	blls	45eb04 <tcgetattr@plt+0x45d73c>
    4a98:			; <UNDEFINED> instruction: 0xf040405a
    4a9c:	andslt	r8, r3, r1, lsr #1
    4aa0:	svchi	0x00f0e8bd
    4aa4:			; <UNDEFINED> instruction: 0x269ff894
    4aa8:	svclt	0x005e06d2
    4aac:			; <UNDEFINED> instruction: 0xf806230a
    4ab0:			; <UNDEFINED> instruction: 0xf8d43b01
    4ab4:	strb	r3, [r1, #656]!	; 0x290
    4ab8:	ldrbtmi	r4, [fp], #-2900	; 0xfffff4ac
    4abc:	teqmi	r3, #1769472	; 0x1b0000
    4ac0:	cfldrdge	mvd15, [r1, #508]!	; 0x1fc
    4ac4:	stmdbls	ip, {r2, r3, r4, r6, r8, sl, sp, lr, pc}
    4ac8:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4acc:			; <UNDEFINED> instruction: 0xf8d4980b
    4ad0:	stm	r8, {r4, r7, r9, ip, sp}
    4ad4:	strb	r0, [sl, -r3]
    4ad8:	mlascc	r4, sp, r9, pc	; <UNPREDICTABLE>
    4adc:	ldmib	sp, {r0, r8, sl, ip, sp}^
    4ae0:			; <UNDEFINED> instruction: 0xf806010b
    4ae4:	bl	1936f0 <tcgetattr@plt+0x192328>
    4ae8:			; <UNDEFINED> instruction: 0xf8d40b09
    4aec:	stm	r8, {r4, r7, r9, ip, sp}
    4af0:	addsmi	r0, sp, #3
    4af4:	svccc	0x0001da63
    4af8:	teqeq	r5, sp, lsl #2	; <UNPREDICTABLE>
    4afc:			; <UNDEFINED> instruction: 0x46502310
    4b00:			; <UNDEFINED> instruction: 0xf7fc463a
    4b04:	svccs	0x0000ea9a
    4b08:	movwcs	sp, #101	; 0x65
    4b0c:	andcc	pc, sl, r7, lsl #16
    4b10:			; <UNDEFINED> instruction: 0xf8d4e6ee
    4b14:			; <UNDEFINED> instruction: 0x46462090
    4b18:	addscc	pc, r0, #212, 16	; 0xd40000
    4b1c:			; <UNDEFINED> instruction: 0xf8c43201
    4b20:	str	r2, [r6, #144]!	; 0x90
    4b24:	eorscc	pc, r0, #212, 16	; 0xd40000
    4b28:	adcle	r4, r6, #281018368	; 0x10c00000
    4b2c:			; <UNDEFINED> instruction: 0xf8882300
    4b30:			; <UNDEFINED> instruction: 0xf8d43000
    4b34:	bl	fea1d3fc <tcgetattr@plt+0xfea1c034>
    4b38:	str	r0, [ip, #1542]!	; 0x606
    4b3c:	ldrdcc	pc, [ip], r4
    4b40:			; <UNDEFINED> instruction: 0xf73f2b00
    4b44:	ldr	sl, [pc, #3966]!	; 5aca <tcgetattr@plt+0x4702>
    4b48:			; <UNDEFINED> instruction: 0x2090f8d4
    4b4c:	andcc	r6, r1, #652	; 0x28c
    4b50:	movwcc	r9, #6145	; 0x1801
    4b54:	addscs	pc, r0, r4, asr #17
    4b58:			; <UNDEFINED> instruction: 0xf7fc67a3
    4b5c:	ldmib	r4, {r2, r5, sl, fp, sp, lr, pc}^
    4b60:	bcc	51598 <tcgetattr@plt+0x501d0>
    4b64:	ldrmi	r4, [r8, #1043]	; 0x413
    4b68:			; <UNDEFINED> instruction: 0xf4ff4607
    4b6c:			; <UNDEFINED> instruction: 0xf8d4ad35
    4b70:			; <UNDEFINED> instruction: 0x46463290
    4b74:	ldrb	r2, [ip, #-1280]!	; 0xfffffb00
    4b78:	ldrbmi	r9, [r9], -r1, lsl #16
    4b7c:			; <UNDEFINED> instruction: 0xf8c42200
    4b80:			; <UNDEFINED> instruction: 0xf7fcb078
    4b84:			; <UNDEFINED> instruction: 0xf8d4ebf2
    4b88:	ldrb	r3, [r2, #-656]!	; 0xfffffd70
    4b8c:	muleq	r3, fp, r8
    4b90:	strcc	r2, [r1, #-513]	; 0xfffffdff
    4b94:	stm	r3, {r0, r1, r9, ip, pc}
    4b98:	strb	r0, [r7, #-3]
    4b9c:	addscs	pc, r0, #212, 16	; 0xd40000
    4ba0:	muleq	r3, fp, r8
    4ba4:	adcmi	r6, sl, #668	; 0x29c
    4ba8:	andeq	lr, r3, r3, lsl #17
    4bac:	mvnscc	pc, #-1073741823	; 0xc0000001
    4bb0:			; <UNDEFINED> instruction: 0xf77f9304
    4bb4:	movwcs	sl, #7727	; 0x1e2f
    4bb8:	ldrmi	r9, [r9], r3, lsl #6
    4bbc:	stmdals	r1, {r1, r3, r6, r8, sl, sp, lr, pc}
    4bc0:	ldrbmi	r2, [r9], -r0, lsl #4
    4bc4:	rsbslt	pc, r8, r4, asr #17
    4bc8:	bl	ff3c2bc0 <tcgetattr@plt+0xff3c17f8>
    4bcc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    4bd0:	addscc	pc, r0, #212, 16	; 0xd40000
    4bd4:	ldrtmi	lr, [r0], fp, asr #13
    4bd8:	stmib	sp, {r0, r3, r4, r5, r7, r9, sl, lr}^
    4bdc:	strb	r7, [ip], r3, lsl #22
    4be0:	b	1bc2bd8 <tcgetattr@plt+0x1bc1810>
    4be4:	andeq	r1, r1, r8, lsl r9
    4be8:	andeq	r0, r0, r8, ror #2
    4bec:	andeq	r1, r1, r4, lsl #18
    4bf0:	andeq	r1, r1, lr, asr sl
    4bf4:	andeq	r1, r1, r4, lsl #19
    4bf8:	andeq	r1, r1, r6, asr r9
    4bfc:	andeq	r0, r0, lr, lsr #21
    4c00:	andeq	r0, r0, ip, ror r1
    4c04:	andeq	r1, r1, r6, lsr #11
    4c08:	andeq	r1, r1, r0, ror #7
    4c0c:	andeq	r1, r1, sl, asr #10
    4c10:			; <UNDEFINED> instruction: 0xf0002900
    4c14:	b	fe025114 <tcgetattr@plt+0xfe023d4c>
    4c18:	svclt	0x00480c01
    4c1c:	cdpne	2, 4, cr4, cr10, cr9, {2}
    4c20:	tsthi	pc, r0	; <UNPREDICTABLE>
    4c24:	svclt	0x00480003
    4c28:	addmi	r4, fp, #805306372	; 0x30000004
    4c2c:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    4c30:			; <UNDEFINED> instruction: 0xf0004211
    4c34:	blx	fece50c8 <tcgetattr@plt+0xfece3d00>
    4c38:	blx	fec8164c <tcgetattr@plt+0xfec80284>
    4c3c:	bl	fe840e48 <tcgetattr@plt+0xfe83fa80>
    4c40:			; <UNDEFINED> instruction: 0xf1c20202
    4c44:	andge	r0, r4, pc, lsl r2
    4c48:	andne	lr, r2, #0, 22
    4c4c:	andeq	pc, r0, pc, asr #32
    4c50:	svclt	0x00004697
    4c54:	andhi	pc, r0, pc, lsr #7
    4c58:	svcvc	0x00c1ebb3
    4c5c:	bl	1034864 <tcgetattr@plt+0x103349c>
    4c60:	svclt	0x00280000
    4c64:	bicvc	lr, r1, #166912	; 0x28c00
    4c68:	svcvc	0x0081ebb3
    4c6c:	bl	1034874 <tcgetattr@plt+0x10334ac>
    4c70:	svclt	0x00280000
    4c74:	orrvc	lr, r1, #166912	; 0x28c00
    4c78:	svcvc	0x0041ebb3
    4c7c:	bl	1034884 <tcgetattr@plt+0x10334bc>
    4c80:	svclt	0x00280000
    4c84:	movtvc	lr, #7075	; 0x1ba3
    4c88:	svcvc	0x0001ebb3
    4c8c:	bl	1034894 <tcgetattr@plt+0x10334cc>
    4c90:	svclt	0x00280000
    4c94:	movwvc	lr, #7075	; 0x1ba3
    4c98:	svcvs	0x00c1ebb3
    4c9c:	bl	10348a4 <tcgetattr@plt+0x10334dc>
    4ca0:	svclt	0x00280000
    4ca4:	bicvs	lr, r1, #166912	; 0x28c00
    4ca8:	svcvs	0x0081ebb3
    4cac:	bl	10348b4 <tcgetattr@plt+0x10334ec>
    4cb0:	svclt	0x00280000
    4cb4:	orrvs	lr, r1, #166912	; 0x28c00
    4cb8:	svcvs	0x0041ebb3
    4cbc:	bl	10348c4 <tcgetattr@plt+0x10334fc>
    4cc0:	svclt	0x00280000
    4cc4:	movtvs	lr, #7075	; 0x1ba3
    4cc8:	svcvs	0x0001ebb3
    4ccc:	bl	10348d4 <tcgetattr@plt+0x103350c>
    4cd0:	svclt	0x00280000
    4cd4:	movwvs	lr, #7075	; 0x1ba3
    4cd8:	svcpl	0x00c1ebb3
    4cdc:	bl	10348e4 <tcgetattr@plt+0x103351c>
    4ce0:	svclt	0x00280000
    4ce4:	bicpl	lr, r1, #166912	; 0x28c00
    4ce8:	svcpl	0x0081ebb3
    4cec:	bl	10348f4 <tcgetattr@plt+0x103352c>
    4cf0:	svclt	0x00280000
    4cf4:	orrpl	lr, r1, #166912	; 0x28c00
    4cf8:	svcpl	0x0041ebb3
    4cfc:	bl	1034904 <tcgetattr@plt+0x103353c>
    4d00:	svclt	0x00280000
    4d04:	movtpl	lr, #7075	; 0x1ba3
    4d08:	svcpl	0x0001ebb3
    4d0c:	bl	1034914 <tcgetattr@plt+0x103354c>
    4d10:	svclt	0x00280000
    4d14:	movwpl	lr, #7075	; 0x1ba3
    4d18:	svcmi	0x00c1ebb3
    4d1c:	bl	1034924 <tcgetattr@plt+0x103355c>
    4d20:	svclt	0x00280000
    4d24:	bicmi	lr, r1, #166912	; 0x28c00
    4d28:	svcmi	0x0081ebb3
    4d2c:	bl	1034934 <tcgetattr@plt+0x103356c>
    4d30:	svclt	0x00280000
    4d34:	orrmi	lr, r1, #166912	; 0x28c00
    4d38:	svcmi	0x0041ebb3
    4d3c:	bl	1034944 <tcgetattr@plt+0x103357c>
    4d40:	svclt	0x00280000
    4d44:	movtmi	lr, #7075	; 0x1ba3
    4d48:	svcmi	0x0001ebb3
    4d4c:	bl	1034954 <tcgetattr@plt+0x103358c>
    4d50:	svclt	0x00280000
    4d54:	movwmi	lr, #7075	; 0x1ba3
    4d58:	svccc	0x00c1ebb3
    4d5c:	bl	1034964 <tcgetattr@plt+0x103359c>
    4d60:	svclt	0x00280000
    4d64:	biccc	lr, r1, #166912	; 0x28c00
    4d68:	svccc	0x0081ebb3
    4d6c:	bl	1034974 <tcgetattr@plt+0x10335ac>
    4d70:	svclt	0x00280000
    4d74:	orrcc	lr, r1, #166912	; 0x28c00
    4d78:	svccc	0x0041ebb3
    4d7c:	bl	1034984 <tcgetattr@plt+0x10335bc>
    4d80:	svclt	0x00280000
    4d84:	movtcc	lr, #7075	; 0x1ba3
    4d88:	svccc	0x0001ebb3
    4d8c:	bl	1034994 <tcgetattr@plt+0x10335cc>
    4d90:	svclt	0x00280000
    4d94:	movwcc	lr, #7075	; 0x1ba3
    4d98:	svccs	0x00c1ebb3
    4d9c:	bl	10349a4 <tcgetattr@plt+0x10335dc>
    4da0:	svclt	0x00280000
    4da4:	biccs	lr, r1, #166912	; 0x28c00
    4da8:	svccs	0x0081ebb3
    4dac:	bl	10349b4 <tcgetattr@plt+0x10335ec>
    4db0:	svclt	0x00280000
    4db4:	orrcs	lr, r1, #166912	; 0x28c00
    4db8:	svccs	0x0041ebb3
    4dbc:	bl	10349c4 <tcgetattr@plt+0x10335fc>
    4dc0:	svclt	0x00280000
    4dc4:	movtcs	lr, #7075	; 0x1ba3
    4dc8:	svccs	0x0001ebb3
    4dcc:	bl	10349d4 <tcgetattr@plt+0x103360c>
    4dd0:	svclt	0x00280000
    4dd4:	movwcs	lr, #7075	; 0x1ba3
    4dd8:	svcne	0x00c1ebb3
    4ddc:	bl	10349e4 <tcgetattr@plt+0x103361c>
    4de0:	svclt	0x00280000
    4de4:	bicne	lr, r1, #166912	; 0x28c00
    4de8:	svcne	0x0081ebb3
    4dec:	bl	10349f4 <tcgetattr@plt+0x103362c>
    4df0:	svclt	0x00280000
    4df4:	orrne	lr, r1, #166912	; 0x28c00
    4df8:	svcne	0x0041ebb3
    4dfc:	bl	1034a04 <tcgetattr@plt+0x103363c>
    4e00:	svclt	0x00280000
    4e04:	movtne	lr, #7075	; 0x1ba3
    4e08:	svcne	0x0001ebb3
    4e0c:	bl	1034a14 <tcgetattr@plt+0x103364c>
    4e10:	svclt	0x00280000
    4e14:	movwne	lr, #7075	; 0x1ba3
    4e18:	svceq	0x00c1ebb3
    4e1c:	bl	1034a24 <tcgetattr@plt+0x103365c>
    4e20:	svclt	0x00280000
    4e24:	biceq	lr, r1, #166912	; 0x28c00
    4e28:	svceq	0x0081ebb3
    4e2c:	bl	1034a34 <tcgetattr@plt+0x103366c>
    4e30:	svclt	0x00280000
    4e34:	orreq	lr, r1, #166912	; 0x28c00
    4e38:	svceq	0x0041ebb3
    4e3c:	bl	1034a44 <tcgetattr@plt+0x103367c>
    4e40:	svclt	0x00280000
    4e44:	movteq	lr, #7075	; 0x1ba3
    4e48:	svceq	0x0001ebb3
    4e4c:	bl	1034a54 <tcgetattr@plt+0x103368c>
    4e50:	svclt	0x00280000
    4e54:	movweq	lr, #7075	; 0x1ba3
    4e58:	svceq	0x0000f1bc
    4e5c:	submi	fp, r0, #72, 30	; 0x120
    4e60:	b	fe716c28 <tcgetattr@plt+0xfe715860>
    4e64:	svclt	0x00480f00
    4e68:	ldrbmi	r4, [r0, -r0, asr #4]!
    4e6c:	andcs	fp, r0, r8, lsr pc
    4e70:	b	13f4a88 <tcgetattr@plt+0x13f36c0>
    4e74:			; <UNDEFINED> instruction: 0xf04070ec
    4e78:	ldrbmi	r0, [r0, -r1]!
    4e7c:			; <UNDEFINED> instruction: 0xf281fab1
    4e80:	andseq	pc, pc, #-2147483600	; 0x80000030
    4e84:	svceq	0x0000f1bc
    4e88:			; <UNDEFINED> instruction: 0xf002fa23
    4e8c:	submi	fp, r0, #72, 30	; 0x120
    4e90:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    4e94:			; <UNDEFINED> instruction: 0xf06fbfc8
    4e98:	svclt	0x00b84000
    4e9c:	andmi	pc, r0, pc, asr #32
    4ea0:	stmdalt	lr, {ip, sp, lr, pc}
    4ea4:	rscsle	r2, r4, r0, lsl #18
    4ea8:	andmi	lr, r3, sp, lsr #18
    4eac:	mrc2	7, 5, pc, cr3, cr15, {7}
    4eb0:			; <UNDEFINED> instruction: 0x4006e8bd
    4eb4:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    4eb8:	smlatbeq	r3, r1, fp, lr
    4ebc:	svclt	0x00004770
    4ec0:			; <UNDEFINED> instruction: 0xf04fb502
    4ec4:			; <UNDEFINED> instruction: 0xf7fc0008
    4ec8:	stclt	8, cr14, [r2, #-520]	; 0xfffffdf8
    4ecc:	mvnsmi	lr, #737280	; 0xb4000
    4ed0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    4ed4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    4ed8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    4edc:	stmda	r6!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ee0:	blne	1d960dc <tcgetattr@plt+0x1d94d14>
    4ee4:	strhle	r1, [sl], -r6
    4ee8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    4eec:	svccc	0x0004f855
    4ef0:	strbmi	r3, [sl], -r1, lsl #8
    4ef4:	ldrtmi	r4, [r8], -r1, asr #12
    4ef8:	adcmi	r4, r6, #152, 14	; 0x2600000
    4efc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    4f00:	svclt	0x000083f8
    4f04:	andeq	r0, r1, sl, lsl #29
    4f08:	andeq	r0, r1, r0, lsl #29
    4f0c:	svclt	0x00004770
    4f10:	tstcs	r0, r2, lsl #22
    4f14:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    4f18:	ldmiblt	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4f1c:	andeq	r1, r1, ip, ror #1

Disassembly of section .fini:

00004f20 <.fini>:
    4f20:	push	{r3, lr}
    4f24:	pop	{r3, pc}
