// Seed: 1685184843
module module_2 (
    output wand id_0,
    input tri id_1,
    output tri0 module_0,
    output tri1 id_3,
    output wor id_4,
    input tri id_5,
    output tri id_6,
    input tri0 id_7,
    input tri id_8,
    input wor id_9,
    input wand id_10,
    input supply1 id_11,
    input supply1 id_12,
    output wire id_13,
    output wor id_14
);
  id_16(
      .id_0(id_7), .id_1(1), .id_2(id_6), .id_3(id_3 == id_3), .id_4(1), .id_5(1)
  );
  wire id_17;
  wire id_18;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    input supply0 id_5,
    input wand id_6,
    output tri0 id_7,
    output wor id_8,
    input uwire id_9,
    input uwire id_10,
    output wire id_11,
    input uwire id_12,
    input tri0 id_13,
    input tri1 id_14,
    input tri0 id_15,
    input uwire id_16,
    input wire id_17
);
  wor id_19 = 1;
  nand (
      id_11, id_5, id_6, id_10, id_2, id_15, id_19, id_12, id_9, id_3, id_16, id_14, id_17, id_13
  );
  module_0(
      id_0, id_10, id_1, id_11, id_1, id_3, id_7, id_9, id_2, id_3, id_14, id_17, id_13, id_7, id_11
  );
endmodule
