/** ==================================================================
 *  @file   l4per_cm2_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   L4PER_CM2
 *
 *  @Filename:    l4per_cm2_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __L4PER_CM2_CRED_H
#define __L4PER_CM2_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance L4PER_CM2 of component L4PER_CM2 mapped in MONICA at address 0x4A009400
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component L4PER_CM2
     *
     */

    /* 
     *  List of bundle arrays for component L4PER_CM2
     *
     */

    /* 
     *  List of bundles for component L4PER_CM2
     *
     */

    /* 
     * List of registers for component L4PER_CM2
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL
 *
 * @BRIEF        This register enables the domain power state transition. It 
 *               controls the HW supervised domain power state transition 
 *               between ON-ACTIVE and ON-INACTIVE states. It also hold one 
 *               status bit per clock input of the domain. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL                      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DYNAMICDEP
 *
 * @BRIEF        This register controls the dynamic domain depedencies from 
 *               L4PER domain towards 'target' domains. It is relevant only 
 *               for domain having OCP master port(s). 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DYNAMICDEP                     0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_ADC_CLKCTRL
 *
 * @BRIEF        This register manages the ADC clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_ADC_CLKCTRL                    0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL
 *
 * @BRIEF        This register manages the DMTIMER10 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL              0x28ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL
 *
 * @BRIEF        This register manages the DMTIMER11 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL              0x30ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL
 *
 * @BRIEF        This register manages the DMTIMER2 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL               0x38ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL
 *
 * @BRIEF        This register manages the DMTIMER3 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL               0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL
 *
 * @BRIEF        This register manages the DMTIMER4 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL               0x48ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL
 *
 * @BRIEF        This register manages the DMTIMER9 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL               0x50ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_ELM_CLKCTRL
 *
 * @BRIEF        This register manages the ELM clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_ELM_CLKCTRL                    0x58ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL
 *
 * @BRIEF        This register manages the GPIO2 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL                  0x60ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL
 *
 * @BRIEF        This register manages the GPIO3 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL                  0x68ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL
 *
 * @BRIEF        This register manages the GPIO4 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL                  0x70ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL
 *
 * @BRIEF        This register manages the GPIO5 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL                  0x78ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL
 *
 * @BRIEF        This register manages the GPIO6 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL                  0x80ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL
 *
 * @BRIEF        This register manages the HDQ1W clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL                  0x88ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HECC1_CLKCTRL
 *
 * @BRIEF        This register manages the HECC1 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HECC1_CLKCTRL                  0x90ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HECC2_CLKCTRL
 *
 * @BRIEF        This register manages the HECC2 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HECC2_CLKCTRL                  0x98ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C1_CLKCTRL
 *
 * @BRIEF        This register manages the I2C1 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C1_CLKCTRL                   0xA0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C2_CLKCTRL
 *
 * @BRIEF        This register manages the I2C2 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C2_CLKCTRL                   0xA8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C3_CLKCTRL
 *
 * @BRIEF        This register manages the I2C3 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C3_CLKCTRL                   0xB0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C4_CLKCTRL
 *
 * @BRIEF        This register manages the I2C4 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C4_CLKCTRL                   0xB8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_L4PER_CLKCTRL
 *
 * @BRIEF        This register manages the L4PER clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_L4PER_CLKCTRL                  0xC0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL
 *
 * @BRIEF        This register manages the MCASP2 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL                 0xD0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL
 *
 * @BRIEF        This register manages the MCASP3 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL                 0xD8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL
 *
 * @BRIEF        This register manages the MCBSP4 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL                 0xE0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MGATE_CLKCTRL
 *
 * @BRIEF        This register manages the MGATE clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MGATE_CLKCTRL                  0xE8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL
 *
 * @BRIEF        This register manages the MCSPI1 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL                 0xF0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL
 *
 * @BRIEF        This register manages the MCSPI2 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL                 0xF8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL
 *
 * @BRIEF        This register manages the MCSPI3 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL                 0x100ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL
 *
 * @BRIEF        This register manages the MCSPI4 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL                 0x108ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL
 *
 * @BRIEF        This register manages the MMCSD3 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL                 0x120ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL
 *
 * @BRIEF        This register manages the MMCSD4 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL                 0x128ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MSPROHG_CLKCTRL
 *
 * @BRIEF        This register manages the MSPROHG clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MSPROHG_CLKCTRL                0x130ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL
 *
 * @BRIEF        This register manages the SLIMBUS2 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL               0x138ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART1_CLKCTRL
 *
 * @BRIEF        This register manages the UART1 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART1_CLKCTRL                  0x140ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART2_CLKCTRL
 *
 * @BRIEF        This register manages the UART2 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART2_CLKCTRL                  0x148ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART3_CLKCTRL
 *
 * @BRIEF        This register manages the UART3 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART3_CLKCTRL                  0x150ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART4_CLKCTRL
 *
 * @BRIEF        This register manages the UART4 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART4_CLKCTRL                  0x158ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL
 *
 * @BRIEF        This register manages the MMCSD5 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL                 0x160ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C5_CLKCTRL
 *
 * @BRIEF        This register manages the I2C5 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C5_CLKCTRL                   0x168ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CLKSTCTRL
 *
 * @BRIEF        This register enables the domain power state transition. It 
 *               controls the HW supervised domain power state transition 
 *               between ON-ACTIVE and ON-INACTIVE states. It also hold one 
 *               status bit per clock input of the domain. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CLKSTCTRL                      0x180ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_STATICDEP
 *
 * @BRIEF        This register controls the static domain depedencies from 
 *               L4SEC domain towards 'target' domains. It is relevant only 
 *               for domain having system initiator(s). 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_STATICDEP                      0x184ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_DYNAMICDEP
 *
 * @BRIEF        This register controls the dynamic domain depedencies from 
 *               L4SEC domain towards 'target' domains. It is relevant only 
 *               for domain having OCP master port(s). 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_DYNAMICDEP                     0x188ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES1_CLKCTRL
 *
 * @BRIEF        This register manages the AES1 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES1_CLKCTRL                   0x1A0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES2_CLKCTRL
 *
 * @BRIEF        This register manages the AES2 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES2_CLKCTRL                   0x1A8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL
 *
 * @BRIEF        This register manages the DES3DES clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL                0x1B0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL
 *
 * @BRIEF        This register manages the PKAEIP29 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL               0x1B8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_RNG_CLKCTRL
 *
 * @BRIEF        This register manages the RNG clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_RNG_CLKCTRL                    0x1C0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL
 *
 * @BRIEF        This register manages the SHA2MD51 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL               0x1C8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL
 *
 * @BRIEF        This register manages the CryptoDMA clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL              0x1D8ul

    /* 
     * List of register bitfields for component L4PER_CM2
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_ABE_24M_GFCLK   
 *
 * @BRIEF        This field indicates the state of the PER_ABE_24M_GFCLK  
 *               clock in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_ABE_24M_GFCLK BITFIELD(25, 25)
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_ABE_24M_GFCLK__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_SYS_GFCLK   
 *
 * @BRIEF        This field indicates the state of the PER_SYS_GFCLK  clock 
 *               in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_SYS_GFCLK BITFIELD(24, 24)
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_SYS_GFCLK__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCBSP4_GFCLK   
 *
 * @BRIEF        This field indicates the state of the PER_MCBSP4_GFCLK  
 *               clock in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCBSP4_GFCLK BITFIELD(22, 22)
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCBSP4_GFCLK__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCASP3_GFCLK   
 *
 * @BRIEF        This field indicates the state of the PER_MCASP3_GFCLK  
 *               clock in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCASP3_GFCLK BITFIELD(21, 21)
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCASP3_GFCLK__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCASP2_GFCLK   
 *
 * @BRIEF        This field indicates the state of the PER_MCASP2_GFCLK  
 *               clock in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCASP2_GFCLK BITFIELD(20, 20)
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCASP2_GFCLK__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_96M_GFCLK   
 *
 * @BRIEF        This field indicates the state of the PER_96M_GFCLK  clock 
 *               in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_96M_GFCLK BITFIELD(19, 19)
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_96M_GFCLK__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_48M_GFCLK   
 *
 * @BRIEF        This field indicates the state of the PER_48M_GFCLK  clock 
 *               in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_48M_GFCLK BITFIELD(18, 18)
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_48M_GFCLK__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_32K_GFCLK   
 *
 * @BRIEF        This field indicates the state of the PER_32K_GFCLK  clock 
 *               in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_32K_GFCLK BITFIELD(17, 17)
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_32K_GFCLK__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_24MC_GFCLK   
 *
 * @BRIEF        This field indicates the state of the PER_24MC_GFCLK  clock 
 *               in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_24MC_GFCLK BITFIELD(16, 16)
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_24MC_GFCLK__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_FUNC_12M_GFCLK   
 *
 * @BRIEF        This field indicates the state of the FUNC_12M_GFCLK  clock 
 *               in the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_FUNC_12M_GFCLK BITFIELD(15, 15)
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_FUNC_12M_GFCLK__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT9_GFCLK   
 *
 * @BRIEF        This field indicates the state of the DMT9_GFCLK  clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT9_GFCLK BITFIELD(14, 14)
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT9_GFCLK__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT4_GFCLK   
 *
 * @BRIEF        This field indicates the state of the DMT4_GFCLK  clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT4_GFCLK BITFIELD(13, 13)
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT4_GFCLK__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT3_GFCLK   
 *
 * @BRIEF        This field indicates the state of the DMT3_GFCLK  clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT3_GFCLK BITFIELD(12, 12)
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT3_GFCLK__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT2_GFCLK   
 *
 * @BRIEF        This field indicates the state of the DMT2_GFCLK  clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT2_GFCLK BITFIELD(11, 11)
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT2_GFCLK__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT11_GFCLK   
 *
 * @BRIEF        This field indicates the state of the DMT11_GFCLK  clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT11_GFCLK BITFIELD(10, 10)
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT11_GFCLK__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT10_GFCLK   
 *
 * @BRIEF        This field indicates the state of the DMT10_GFCLK  clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT10_GFCLK BITFIELD(9, 9)
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT10_GFCLK__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_L4_PER_GICLK   
 *
 * @BRIEF        This field indicates the state of the L4_PER_GICLK  clock in 
 *               the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_L4_PER_GICLK BITFIELD(8, 8)
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_L4_PER_GICLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKTRCTRL   
 *
 * @BRIEF        Controls the clock state transition of the L4PER clock 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKTRCTRL      BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKTRCTRL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DYNAMICDEP__WINDOWSIZE   
 *
 * @BRIEF        Size of sliding window  used to monitor OCP interface 
 *               activity for determination of auto-sleep feature. Time unit 
 *               defined by CM_DYN_DEP_PRESCAL register. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DYNAMICDEP__WINDOWSIZE    BITFIELD(27, 24)
#define L4PER_CM2__CM_L4PER_DYNAMICDEP__WINDOWSIZE__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DYNAMICDEP__L4SEC_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards L4SEC clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DYNAMICDEP__L4SEC_DYNDEP  BITFIELD(14, 14)
#define L4PER_CM2__CM_L4PER_DYNAMICDEP__L4SEC_DYNDEP__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DYNAMICDEP__DSS_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards DSS clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DYNAMICDEP__DSS_DYNDEP    BITFIELD(8, 8)
#define L4PER_CM2__CM_L4PER_DYNAMICDEP__DSS_DYNDEP__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DYNAMICDEP__L3INIT_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards L3INIT clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DYNAMICDEP__L3INIT_DYNDEP BITFIELD(7, 7)
#define L4PER_CM2__CM_L4PER_DYNAMICDEP__L3INIT_DYNDEP__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_ADC_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_ADC_CLKCTRL__IDLEST       BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_ADC_CLKCTRL__IDLEST__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_ADC_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_ADC_CLKCTRL__MODULEMODE   BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_ADC_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__CLKSEL   
 *
 * @BRIEF        Select the source of the functional clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__CLKSEL BITFIELD(24, 24)
#define L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__CLKSEL__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__IDLEST BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__CLKSEL   
 *
 * @BRIEF        Select the source of the functional clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__CLKSEL BITFIELD(24, 24)
#define L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__CLKSEL__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__IDLEST BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__CLKSEL   
 *
 * @BRIEF        Select the source of the functional clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__CLKSEL  BITFIELD(24, 24)
#define L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__CLKSEL__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__IDLEST  BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__CLKSEL   
 *
 * @BRIEF        Select the source of the functional clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__CLKSEL  BITFIELD(24, 24)
#define L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__CLKSEL__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__IDLEST  BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__CLKSEL   
 *
 * @BRIEF        Select the source of the functional clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__CLKSEL  BITFIELD(24, 24)
#define L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__CLKSEL__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__IDLEST  BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__CLKSEL   
 *
 * @BRIEF        Select the source of the functional clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__CLKSEL  BITFIELD(24, 24)
#define L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__CLKSEL__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__IDLEST  BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_ELM_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_ELM_CLKCTRL__IDLEST       BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_ELM_CLKCTRL__IDLEST__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_ELM_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_ELM_CLKCTRL__MODULEMODE   BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_ELM_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__OPTFCLKEN_DBCLK   
 *
 * @BRIEF        Optional functional clock control. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__OPTFCLKEN_DBCLK BITFIELD(8, 8)
#define L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__OPTFCLKEN_DBCLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__OPTFCLKEN_DBCLK   
 *
 * @BRIEF        Optional functional clock control. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__OPTFCLKEN_DBCLK BITFIELD(8, 8)
#define L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__OPTFCLKEN_DBCLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__OPTFCLKEN_DBCLK   
 *
 * @BRIEF        Optional functional clock control. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__OPTFCLKEN_DBCLK BITFIELD(8, 8)
#define L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__OPTFCLKEN_DBCLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__OPTFCLKEN_DBCLK   
 *
 * @BRIEF        Optional functional clock control. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__OPTFCLKEN_DBCLK BITFIELD(8, 8)
#define L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__OPTFCLKEN_DBCLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__OPTFCLKEN_DBCLK   
 *
 * @BRIEF        Optional functional clock control. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__OPTFCLKEN_DBCLK BITFIELD(8, 8)
#define L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__OPTFCLKEN_DBCLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HECC1_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HECC1_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_HECC1_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HECC1_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HECC1_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_HECC1_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HECC2_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HECC2_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_HECC2_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HECC2_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HECC2_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_HECC2_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__IDLEST      BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__MODULEMODE  BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__IDLEST      BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__MODULEMODE  BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__IDLEST      BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__MODULEMODE  BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__IDLEST      BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__MODULEMODE  BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_L4PER_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_L4PER_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_L4PER_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_L4PER_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_L4PER_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_L4PER_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__CLKSEL   
 *
 * @BRIEF        Selects the source of the functional clock. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__CLKSEL    BITFIELD(24, 24)
#define L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__CLKSEL__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__CLKSEL   
 *
 * @BRIEF        Selects the source of the functional clock. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__CLKSEL    BITFIELD(24, 24)
#define L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__CLKSEL__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__CLKSEL_INTERNAL_SOURCE   
 *
 * @BRIEF        Selects the internal clock to be used as the functional 
 *               clock in case CLKSEL_SOURCE selects the internal clock 
 *               source as the functional clock source. (Other Enumerations=> 
 *               Reserved) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__CLKSEL_INTERNAL_SOURCE BITFIELD(25, 25)
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__CLKSEL_INTERNAL_SOURCE__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__CLKSEL_SOURCE   
 *
 * @BRIEF        Selects the source of the functional clock between, internal 
 *               source and CLKS pad. 
 *               The switching between the clocks is not guaranteed to be 
 *               glitchless. (Other Enumerations=> Reserved) - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__CLKSEL_SOURCE BITFIELD(24, 24)
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__CLKSEL_SOURCE__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MGATE_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MGATE_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_MGATE_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MGATE_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MGATE_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_MGATE_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MSPROHG_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MSPROHG_CLKCTRL__IDLEST   BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_MSPROHG_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MSPROHG_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MSPROHG_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_MSPROHG_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__IDLEST  BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_SLIMBUS_CLK   
 *
 * @BRIEF        Optional functional clock control. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_SLIMBUS_CLK BITFIELD(10, 10)
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_SLIMBUS_CLK__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_PERABE24M_GFCLK   
 *
 * @BRIEF        Optional functional clock control for PER_ABE_24M_GFCLK 
 *               clock. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_PERABE24M_GFCLK BITFIELD(9, 9)
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_PERABE24M_GFCLK__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_PER24MC_GFCLK   
 *
 * @BRIEF        Optional functional clock control for PER_24MC_GFCLK clock. 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_PER24MC_GFCLK BITFIELD(8, 8)
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_PER24MC_GFCLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART1_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART1_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_UART1_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART1_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART1_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_UART1_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART2_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART2_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_UART2_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART2_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART2_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_UART2_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART3_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART3_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_UART3_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART3_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART3_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_UART3_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART4_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART4_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_UART4_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART4_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART4_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_UART4_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__IDLEST    BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__IDLEST      BITFIELD(17, 16)
#define L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__MODULEMODE  BITFIELD(1, 0)
#define L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKACTIVITY_L4_SECURE_GICLK   
 *
 * @BRIEF        This field indicates the state of the L4_SECURE_GICLK  clock 
 *               in the domain. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKACTIVITY_L4_SECURE_GICLK BITFIELD(9, 9)
#define L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKACTIVITY_L4_SECURE_GICLK__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKACTIVITY_L3_SECURE_GICLK   
 *
 * @BRIEF        This field indicates the state of the L3_SECURE_GICLK  clock 
 *               in the domain. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKACTIVITY_L3_SECURE_GICLK BITFIELD(8, 8)
#define L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKACTIVITY_L3_SECURE_GICLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKTRCTRL   
 *
 * @BRIEF        Controls the clock state transition of the L4SEC clock 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKTRCTRL      BITFIELD(1, 0)
#define L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKTRCTRL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_STATICDEP__L4PER_STATDEP   
 *
 * @BRIEF        Static dependency towards L4PER clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_STATICDEP__L4PER_STATDEP  BITFIELD(13, 13)
#define L4PER_CM2__CM_L4SEC_STATICDEP__L4PER_STATDEP__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_STATICDEP__L3_2_STATDEP   
 *
 * @BRIEF        Static dependency towards L3_2 clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_STATICDEP__L3_2_STATDEP   BITFIELD(6, 6)
#define L4PER_CM2__CM_L4SEC_STATICDEP__L3_2_STATDEP__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_STATICDEP__L3_1_STATDEP   
 *
 * @BRIEF        Static dependency towards L3_1 clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_STATICDEP__L3_1_STATDEP   BITFIELD(5, 5)
#define L4PER_CM2__CM_L4SEC_STATICDEP__L3_1_STATDEP__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_STATICDEP__MEMIF_STATDEP   
 *
 * @BRIEF        Static dependency towards MEMIF clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_STATICDEP__MEMIF_STATDEP  BITFIELD(4, 4)
#define L4PER_CM2__CM_L4SEC_STATICDEP__MEMIF_STATDEP__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_DYNAMICDEP__L3_2_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards L3_2 clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_DYNAMICDEP__L3_2_DYNDEP   BITFIELD(6, 6)
#define L4PER_CM2__CM_L4SEC_DYNAMICDEP__L3_2_DYNDEP__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__IDLEST      BITFIELD(17, 16)
#define L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__MODULEMODE  BITFIELD(1, 0)
#define L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__IDLEST      BITFIELD(17, 16)
#define L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__MODULEMODE  BITFIELD(1, 0)
#define L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__IDLEST   BITFIELD(17, 16)
#define L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__IDLEST  BITFIELD(17, 16)
#define L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__IDLEST       BITFIELD(17, 16)
#define L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__IDLEST__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__MODULEMODE   BITFIELD(1, 0)
#define L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__IDLEST  BITFIELD(17, 16)
#define L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__STBYST BITFIELD(18, 18)
#define L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__STBYST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__IDLEST BITFIELD(17, 16)
#define L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__MODULEMODE__POS 0

    /* 
     * List of register bitfields values for component L4PER_CM2
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_ABE_24M_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_ABE_24M_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_ABE_24M_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_ABE_24M_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_SYS_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_SYS_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_SYS_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_SYS_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCBSP4_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCBSP4_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCBSP4_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCBSP4_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCASP3_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCASP3_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCASP3_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCASP3_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCASP2_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCASP2_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCASP2_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_MCASP2_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_96M_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_96M_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_96M_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_96M_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_48M_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_48M_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_48M_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_48M_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_32K_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_32K_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_32K_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_32K_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_24MC_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_24MC_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_24MC_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_PER_24MC_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_FUNC_12M_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_FUNC_12M_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_FUNC_12M_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_FUNC_12M_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT9_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT9_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT9_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT9_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT4_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT4_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT4_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT4_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT3_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT3_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT3_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT3_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT2_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT2_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT2_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT2_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT11_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT11_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT11_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT11_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT10_GFCLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT10_GFCLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT10_GFCLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_DMT10_GFCLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_L4_PER_GICLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_L4_PER_GICLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_L4_PER_GICLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKACTIVITY_L4_PER_GICLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKTRCTRL__NO_SLEEP
 *
 * @BRIEF        NO_SLEEP: Sleep transition cannot be initiated. Wakeup 
 *               transition may however occur. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKTRCTRL__NO_SLEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKTRCTRL__SW_SLEEP
 *
 * @BRIEF        SW_SLEEP: Start a software forced sleep transition on the 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKTRCTRL__SW_SLEEP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKTRCTRL__SW_WKUP
 *
 * @BRIEF        SW_WKUP: Start a software forced wake-up transition on the 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKTRCTRL__SW_WKUP 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKTRCTRL__HW_AUTO
 *
 * @BRIEF        HW_AUTO: Automatic transition is enabled. Sleep and wakeup 
 *               transition are based upon hardware conditions. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_CLKSTCTRL__CLKTRCTRL__HW_AUTO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DYNAMICDEP__L4SEC_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DYNAMICDEP__L4SEC_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DYNAMICDEP__DSS_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DYNAMICDEP__DSS_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DYNAMICDEP__L3INIT_DYNDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DYNAMICDEP__L3INIT_DYNDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_ADC_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_ADC_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_ADC_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_ADC_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_ADC_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_ADC_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_ADC_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_ADC_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_ADC_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disabled (not present). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_ADC_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__CLKSEL__SEL_SYS_CLK
 *
 * @BRIEF        Selects the SYS_CLK as the source - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__CLKSEL__SEL_SYS_CLK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__CLKSEL__SEL_32K_CLK
 *
 * @BRIEF        Selects the 32KHz as the source - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__CLKSEL__SEL_32K_CLK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER10_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__CLKSEL__SEL_SYS_CLK
 *
 * @BRIEF        Selects the SYS_CLK as the source - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__CLKSEL__SEL_SYS_CLK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__CLKSEL__SEL_32K_CLK
 *
 * @BRIEF        Selects the 32KHz as the source - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__CLKSEL__SEL_32K_CLK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER11_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__CLKSEL__SEL_SYS_CLK
 *
 * @BRIEF        Selects the SYS_CLK as the source - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__CLKSEL__SEL_SYS_CLK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__CLKSEL__SEL_32K_CLK
 *
 * @BRIEF        Selects the 32KHz as the source - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__CLKSEL__SEL_32K_CLK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER2_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__CLKSEL__SEL_SYS_CLK
 *
 * @BRIEF        Selects the SYS_CLK as the source - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__CLKSEL__SEL_SYS_CLK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__CLKSEL__SEL_32K_CLK
 *
 * @BRIEF        Selects the 32KHz as the source - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__CLKSEL__SEL_32K_CLK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER3_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__CLKSEL__SEL_SYS_CLK
 *
 * @BRIEF        Selects the SYS_CLK as the source - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__CLKSEL__SEL_SYS_CLK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__CLKSEL__SEL_32K_CLK
 *
 * @BRIEF        Selects the 32KHz as the source - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__CLKSEL__SEL_32K_CLK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER4_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__CLKSEL__SEL_SYS_CLK
 *
 * @BRIEF        Selects the SYS_CLK as the source - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__CLKSEL__SEL_SYS_CLK 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__CLKSEL__SEL_32K_CLK
 *
 * @BRIEF        Selects the 32KHz as the source - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__CLKSEL__SEL_32K_CLK 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_DMTIMER9_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_ELM_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_ELM_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_ELM_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_ELM_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_ELM_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_ELM_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_ELM_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_ELM_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_ELM_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_ELM_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__OPTFCLKEN_DBCLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__OPTFCLKEN_DBCLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__OPTFCLKEN_DBCLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__OPTFCLKEN_DBCLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__MODULEMODE__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__MODULEMODE__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO2_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__OPTFCLKEN_DBCLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__OPTFCLKEN_DBCLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__OPTFCLKEN_DBCLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__OPTFCLKEN_DBCLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__MODULEMODE__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__MODULEMODE__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO3_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__OPTFCLKEN_DBCLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__OPTFCLKEN_DBCLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__OPTFCLKEN_DBCLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__OPTFCLKEN_DBCLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__MODULEMODE__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__MODULEMODE__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO4_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__OPTFCLKEN_DBCLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__OPTFCLKEN_DBCLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__OPTFCLKEN_DBCLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__OPTFCLKEN_DBCLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__MODULEMODE__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__MODULEMODE__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO5_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__OPTFCLKEN_DBCLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__OPTFCLKEN_DBCLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__OPTFCLKEN_DBCLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__OPTFCLKEN_DBCLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__MODULEMODE__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__MODULEMODE__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_GPIO6_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HDQ1W_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HECC1_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HECC1_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HECC1_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HECC1_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HECC1_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HECC1_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HECC1_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HECC1_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HECC1_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disabled (not present). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HECC1_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HECC2_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HECC2_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HECC2_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HECC2_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HECC2_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HECC2_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HECC2_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HECC2_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_HECC2_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disabled (not present). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_HECC2_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C1_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C2_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C3_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C4_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_L4PER_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_L4PER_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_L4PER_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_L4PER_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_L4PER_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_L4PER_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_L4PER_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_L4PER_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_L4PER_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_L4PER_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__CLKSEL__SEL_PER_96M
 *
 * @BRIEF        96MHz clock derived from DPLL_PER is selected - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__CLKSEL__SEL_PER_96M 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disabled (not present). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCASP2_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__CLKSEL__SEL_PER_96M
 *
 * @BRIEF        96MHz clock derived from DPLL_PER is selected - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__CLKSEL__SEL_PER_96M 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disabled (not present). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCASP3_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_PER_96M
 *
 * @BRIEF        96MHz clock derived from DPLL_PER is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_PER_96M 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_98M
 *
 * @BRIEF        98MHz clock derived from DPLL_ABE is selected - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__CLKSEL_INTERNAL_SOURCE__SEL_ABE_98M 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__CLKSEL_SOURCE__SEL_INTERNAL
 *
 * @BRIEF        Functional clock is sourced from an internal clock - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__CLKSEL_SOURCE__SEL_INTERNAL 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__CLKSEL_SOURCE__SEL_CLKS
 *
 * @BRIEF        Functional clock is sourced from CLKS pad - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__CLKSEL_SOURCE__SEL_CLKS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCBSP4_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MGATE_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MGATE_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MGATE_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MGATE_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MGATE_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MGATE_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MGATE_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MGATE_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MGATE_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disabled (not present). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MGATE_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI1_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI2_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI3_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MCSPI4_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD3_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD4_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MSPROHG_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MSPROHG_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MSPROHG_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MSPROHG_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MSPROHG_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MSPROHG_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MSPROHG_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MSPROHG_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MSPROHG_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disabled (not present). - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MSPROHG_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_SLIMBUS_CLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_SLIMBUS_CLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_SLIMBUS_CLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_SLIMBUS_CLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_PERABE24M_GFCLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_PERABE24M_GFCLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_PERABE24M_GFCLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_PERABE24M_GFCLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_PER24MC_GFCLK__FCLK_DIS
 *
 * @BRIEF        Optional functional clock is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_PER24MC_GFCLK__FCLK_DIS 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_PER24MC_GFCLK__FCLK_EN
 *
 * @BRIEF        Optional functional clock is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__OPTFCLKEN_PER24MC_GFCLK__FCLK_EN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_SLIMBUS2_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART1_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART1_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART1_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART1_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART1_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART1_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART1_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART1_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART1_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART1_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART1_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART1_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART1_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART1_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART1_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART1_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART2_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART2_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART2_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART2_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART2_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART2_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART2_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART2_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART2_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART2_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART2_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART2_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART2_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART2_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART2_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART2_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART3_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART3_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART3_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART3_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART3_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART3_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART3_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART3_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART3_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART3_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART3_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART3_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART3_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART3_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART3_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART3_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART4_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART4_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART4_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART4_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART4_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART4_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART4_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART4_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART4_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART4_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART4_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART4_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART4_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART4_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_UART4_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_UART4_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_MMCSD5_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4PER_I2C5_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKACTIVITY_L4_SECURE_GICLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKACTIVITY_L4_SECURE_GICLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKACTIVITY_L4_SECURE_GICLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKACTIVITY_L4_SECURE_GICLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKACTIVITY_L3_SECURE_GICLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKACTIVITY_L3_SECURE_GICLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKACTIVITY_L3_SECURE_GICLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKACTIVITY_L3_SECURE_GICLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKTRCTRL__NO_SLEEP
 *
 * @BRIEF        NO_SLEEP: Sleep transition cannot be initiated. Wakeup 
 *               transition may however occur. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKTRCTRL__NO_SLEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKTRCTRL__SW_SLEEP
 *
 * @BRIEF        SW_SLEEP: Start a software forced sleep transition on the 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKTRCTRL__SW_SLEEP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKTRCTRL__SW_WKUP
 *
 * @BRIEF        SW_WKUP: Start a software forced wake-up transition on the 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKTRCTRL__SW_WKUP 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKTRCTRL__HW_AUTO
 *
 * @BRIEF        HW_AUTO: Automatic transition is enabled. Sleep and wakeup 
 *               transition are based upon hardware conditions. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CLKSTCTRL__CLKTRCTRL__HW_AUTO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_STATICDEP__L4PER_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_STATICDEP__L4PER_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_STATICDEP__L4PER_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_STATICDEP__L4PER_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_STATICDEP__L3_2_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_STATICDEP__L3_2_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_STATICDEP__L3_1_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_STATICDEP__L3_1_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_STATICDEP__L3_1_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_STATICDEP__L3_1_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_STATICDEP__MEMIF_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_STATICDEP__MEMIF_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_STATICDEP__MEMIF_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_STATICDEP__MEMIF_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_DYNAMICDEP__L3_2_DYNDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_DYNAMICDEP__L3_2_DYNDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES1_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_AES2_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_DES3DES_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_PKAEIP29_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__MODULEMODE__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__MODULEMODE__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_RNG_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__MODULEMODE__RESERVED_1
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__MODULEMODE__RESERVED_1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__MODULEMODE__ENABLE
 *
 * @BRIEF        Module is explicitly enabled. Interface clock (if not used 
 *               for functions) may be gated according to the clock domain 
 *               state. Functional clocks are guarantied to stay present. As 
 *               long as in this configuration, power domain sleep transition 
 *               cannot happen. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__MODULEMODE__ENABLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_SHA2MD51_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__STBYST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define L4PER_CM2__CM_L4SEC_CRYPTODMA_CLKCTRL__MODULEMODE__AUTO 0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __L4PER_CM2_CRED_H 
                                                            */
