<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/ise/CPU/main_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="main_tb" />
            <top_module name="numeric_std" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_unsigned" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="16" />
   <wvobject fp_name="/main_tb/uut/Inst_u_cpu/cpu_clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">cpu_clk</obj_property>
      <obj_property name="ObjectShortName">cpu_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/reset" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/uut/Inst_u_cpu/addr" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addr[4:0]</obj_property>
      <obj_property name="ObjectShortName">addr[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/uut/Inst_u_cpu/data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data[4:0]</obj_property>
      <obj_property name="ObjectShortName">data[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/uut/Inst_u_cpu/we" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">we</obj_property>
      <obj_property name="ObjectShortName">we</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/uut/Inst_u_cpu/q" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">q[4:0]</obj_property>
      <obj_property name="ObjectShortName">q[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/uut/Inst_u_cpu/ir" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">ir[4:0]</obj_property>
      <obj_property name="ObjectShortName">ir[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/uut/Inst_u_cpu/pc" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">pc[4:0]</obj_property>
      <obj_property name="ObjectShortName">pc[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/uut/Inst_u_cpu/mar" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">mar[4:0]</obj_property>
      <obj_property name="ObjectShortName">mar[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/uut/Inst_u_cpu/reg_a" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">reg_a[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg_a[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/uut/Inst_u_cpu/reg_b" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">reg_b[4:0]</obj_property>
      <obj_property name="ObjectShortName">reg_b[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/uut/Inst_u_cpu/state" type="other" db_ref_id="1">
      <obj_property name="ElementShortName">state</obj_property>
      <obj_property name="ObjectShortName">state</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/uut/Inst_u_cpu/Inst_alu/enable" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">enable</obj_property>
      <obj_property name="ObjectShortName">enable</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/uut/Inst_u_cpu/Inst_alu/alu_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">alu_out[4:0]</obj_property>
      <obj_property name="ObjectShortName">alu_out[4:0]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/uut/Inst_u_memory/ram_block[28]" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">[28]</obj_property>
      <obj_property name="ObjectShortName">ram_block[28]</obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/main_tb/uut/Inst_u_cpu/alu_zero_reg" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">alu_zero_reg</obj_property>
      <obj_property name="ObjectShortName">alu_zero_reg</obj_property>
   </wvobject>
</wave_config>
