m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/questasim64_10.7c/examples/VERILOG CODES/GRAND TEST/FUNCTONALITY
T_opt
!s110 1760351757
Vd^SZ`ATZ9F@IQ^AU^mT?e3
04 7 4 work GATE_tb fast 0
=1-84144d0ea3d5-68ecd60d-1ec-43cc
Z1 o-quiet -auto_acc_if_foreign -work work
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;10.7c;67
R0
T_opt1
!s110 1760359634
V4g`;nOCdF0FFJiT7abP[92
04 13 4 work FUNCTIONALITY fast 0
=1-84144d0ea3d5-68ecf4d2-259-f74
R1
R2
n@_opt1
R3
vCMOS
Z4 !s110 1760359612
!i10b 1
!s100 PSRQ^=JXBLeEh[a9LERhM0
IKCX8mFIf<>7G1Sl3@LS@41
Z5 VDg1SIo80bB@j0V0VzS_@n1
R0
Z6 w1760349372
Z7 8CMOS.v
Z8 FCMOS.v
L0 1
Z9 OL;L;10.7c;67
r1
!s85 0
31
Z10 !s108 1760359612.000000
Z11 !s107 GATE.v|CMOS.v|FUNCTIONALITY.v|
Z12 !s90 -reportprogress|300|FUNCTIONALITY.v|
!i113 0
Z13 o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
n@c@m@o@s
vCMOS_tb
R4
!i10b 1
!s100 6?>GX?m`YVj;5:g;7g>GY1
Ih[Oo_RETj:`P_n=XmEQQl3
R5
R0
R6
R7
R8
L0 19
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
n@c@m@o@s_tb
vFUNCTIONALITY
R4
!i10b 1
!s100 mmE6]Z`j:C4KUzz`o@OI22
I1iH7?^jlG1z>idmzBo3jO2
R5
R0
w1760359606
8FUNCTIONALITY.v
FFUNCTIONALITY.v
L0 3
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
n@f@u@n@c@t@i@o@n@a@l@i@t@y
vGATE
R4
!i10b 1
!s100 H;N^BN1VZ9Zkjh0=nBeFW0
I_BMC26@J=Ve?>fdoehWLP3
R5
R0
Z14 w1760350267
Z15 8GATE.v
Z16 FGATE.v
L0 1
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
n@g@a@t@e
vGATE_tb
R4
!i10b 1
!s100 WRFjV<oPLcnm5b@VEzKAA2
IX@@dah_l]PPT]:=;>f7ji0
R5
R0
R14
R15
R16
L0 12
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
n@g@a@t@e_tb
