{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79964,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79983,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000360466,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000291595,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 9.65864e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000291595,
	"finish__design__instance__count__class:antenna_cell": 1,
	"finish__design__instance__area__class:antenna_cell": 2.5024,
	"finish__design__instance__count__class:buffer": 169,
	"finish__design__instance__area__class:buffer": 1248.7,
	"finish__design__instance__count__class:clock_buffer": 17,
	"finish__design__instance__area__class:clock_buffer": 425.408,
	"finish__design__instance__count__class:timing_repair_buffer": 487,
	"finish__design__instance__area__class:timing_repair_buffer": 2821.46,
	"finish__design__instance__count__class:inverter": 38,
	"finish__design__instance__area__class:inverter": 156.4,
	"finish__design__instance__count__class:clock_inverter": 14,
	"finish__design__instance__area__class:clock_inverter": 162.656,
	"finish__design__instance__count__class:sequential_cell": 165,
	"finish__design__instance__area__class:sequential_cell": 4929.73,
	"finish__design__instance__count__class:multi_input_combinational_cell": 1112,
	"finish__design__instance__area__class:multi_input_combinational_cell": 7599.79,
	"finish__design__instance__count": 2003,
	"finish__design__instance__area": 17346.6,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.523254,
	"finish__clock__skew__setup": 0.00904279,
	"finish__clock__skew__hold": 0.00904279,
	"finish__timing__drv__max_slew_limit": 0.391888,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.612149,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00259186,
	"finish__power__switching__total": 0.00131181,
	"finish__power__leakage__total": 5.96427e-09,
	"finish__power__total": 0.00390367,
	"finish__design__io": 342,
	"finish__design__die__area": 23918.2,
	"finish__design__core__area": 22778.1,
	"finish__design__instance__count": 2316,
	"finish__design__instance__area": 17738.3,
	"finish__design__instance__count__stdcell": 2316,
	"finish__design__instance__area__stdcell": 17738.3,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.778742,
	"finish__design__instance__utilization__stdcell": 0.778742,
	"finish__design__rows": 55,
	"finish__design__rows:unithd": 55,
	"finish__design__sites": 18205,
	"finish__design__sites:unithd": 18205,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}