{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703725058115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703725058141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 21:57:37 2023 " "Processing started: Wed Dec 27 21:57:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703725058141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725058141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725058160 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703725059877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703725059888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl2.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PBL2 " "Found entity 1: PBL2" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_7seg " "Found entity 1: decod_7seg" {  } { { "decod_7seg.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.v 0 0 " "Found 0 design units, including 0 entities, in source file contador.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_linha_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_linha_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_linha_matriz " "Found entity 1: decod_linha_matriz" {  } { { "decod_linha_matriz.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_linha_matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/mux8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clk " "Found entity 1: divisor_clk" {  } { { "divisor_clk.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/divisor_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verf_ataque.v 0 0 " "Found 0 design units, including 0 entities, in source file verf_ataque.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_modo_de_jogo.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_modo_de_jogo.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_modo_de_jogo " "Found entity 1: decod_modo_de_jogo" {  } { { "decod_modo_de_jogo.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_modo_de_jogo.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_linha_numero.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_linha_numero.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_linha_numero " "Found entity 1: decod_linha_numero" {  } { { "decod_linha_numero.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_linha_numero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_coluna_letra.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_coluna_letra.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_coluna_letra " "Found entity 1: decod_coluna_letra" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_coluna_letra.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sin_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_sin_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sin_3bit " "Found entity 1: contador_sin_3bit" {  } { { "contador_sin_3bit.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/contador_sin_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sin_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_sin_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sin_2bit " "Found entity 1: contador_sin_2bit" {  } { { "contador_sin_2bit.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/contador_sin_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_cordenadas.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_cordenadas.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_cordenadas " "Found entity 1: decod_cordenadas" {  } { { "decod_cordenadas.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_cordenadas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_2_pra_4.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_2_pra_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_2_pra_4 " "Found entity 1: decod_2_pra_4" {  } { { "decod_2_pra_4.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_2_pra_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_3_pra_8.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_3_pra_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_3_pra_8 " "Found entity 1: decod_3_pra_8" {  } { { "decod_3_pra_8.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_3_pra_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conf_chave.v 1 1 " "Found 1 design units, including 1 entities, in source file conf_chave.v" { { "Info" "ISGN_ENTITY_NAME" "1 conf_chave " "Found entity 1: conf_chave" {  } { { "conf_chave.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/conf_chave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_2_pra_4_not_invert.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_2_pra_4_not_invert.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_2_pra_4_not_invert " "Found entity 1: decod_2_pra_4_not_invert" {  } { { "decod_2_pra_4_not_invert.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_2_pra_4_not_invert.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acender_led.v 0 0 " "Found 0 design units, including 0 entities, in source file acender_led.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verf_acerto_ataque.v 1 1 " "Found 1 design units, including 1 entities, in source file verf_acerto_ataque.v" { { "Info" "ISGN_ENTITY_NAME" "1 verf_acerto_ataque " "Found entity 1: verf_acerto_ataque" {  } { { "verf_acerto_ataque.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/verf_acerto_ataque.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_mapa.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_mapa.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_mapa " "Found entity 1: decod_mapa" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_num_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_num_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_num_7seg " "Found entity 1: decod_num_7seg" {  } { { "decod_num_7seg.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_num_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teste.v 1 1 " "Found 1 design units, including 1 entities, in source file teste.v" { { "Info" "ISGN_ENTITY_NAME" "1 TESTE " "Found entity 1: TESTE" {  } { { "TESTE.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/TESTE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinalizar_acerto_erro.v 1 1 " "Found 1 design units, including 1 entities, in source file sinalizar_acerto_erro.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinalizar_acerto_erro " "Found entity 1: sinalizar_acerto_erro" {  } { { "sinalizar_acerto_erro.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/sinalizar_acerto_erro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_modos.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_modos.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_modos " "Found entity 1: decod_modos" {  } { { "decod_modos.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_modos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_linha_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_linha_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_linha_7seg " "Found entity 1: decod_linha_7seg" {  } { { "decod_linha_7seg.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_linha_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703725079503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725079503 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1_not PBL2.v(55) " "Verilog HDL Implicit Net warning at PBL2.v(55): created implicit net for \"B1_not\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_debouncer PBL2.v(60) " "Verilog HDL Implicit Net warning at PBL2.v(60): created implicit net for \"B_debouncer\"" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T5 decod_coluna_letra.v(35) " "Verilog HDL Implicit Net warning at decod_coluna_letra.v(35): created implicit net for \"T5\"" {  } { { "decod_coluna_letra.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_coluna_letra.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out0_inv decod_mapa.v(222) " "Verilog HDL Implicit Net warning at decod_mapa.v(222): created implicit net for \"out0_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 222 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out1_inv decod_mapa.v(227) " "Verilog HDL Implicit Net warning at decod_mapa.v(227): created implicit net for \"out1_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 227 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079505 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out2_inv decod_mapa.v(231) " "Verilog HDL Implicit Net warning at decod_mapa.v(231): created implicit net for \"out2_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 231 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out3_inv decod_mapa.v(237) " "Verilog HDL Implicit Net warning at decod_mapa.v(237): created implicit net for \"out3_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 237 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out4_inv decod_mapa.v(241) " "Verilog HDL Implicit Net warning at decod_mapa.v(241): created implicit net for \"out4_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 241 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out5_inv decod_mapa.v(248) " "Verilog HDL Implicit Net warning at decod_mapa.v(248): created implicit net for \"out5_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out6_inv decod_mapa.v(255) " "Verilog HDL Implicit Net warning at decod_mapa.v(255): created implicit net for \"out6_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out7_inv decod_mapa.v(259) " "Verilog HDL Implicit Net warning at decod_mapa.v(259): created implicit net for \"out7_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 259 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out8_inv decod_mapa.v(264) " "Verilog HDL Implicit Net warning at decod_mapa.v(264): created implicit net for \"out8_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 264 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out9_inv decod_mapa.v(271) " "Verilog HDL Implicit Net warning at decod_mapa.v(271): created implicit net for \"out9_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out10_inv decod_mapa.v(276) " "Verilog HDL Implicit Net warning at decod_mapa.v(276): created implicit net for \"out10_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 276 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out11_inv decod_mapa.v(283) " "Verilog HDL Implicit Net warning at decod_mapa.v(283): created implicit net for \"out11_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 283 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out12_inv decod_mapa.v(287) " "Verilog HDL Implicit Net warning at decod_mapa.v(287): created implicit net for \"out12_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 287 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out13_inv decod_mapa.v(292) " "Verilog HDL Implicit Net warning at decod_mapa.v(292): created implicit net for \"out13_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 292 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out14_inv decod_mapa.v(299) " "Verilog HDL Implicit Net warning at decod_mapa.v(299): created implicit net for \"out14_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 299 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out15_inv decod_mapa.v(306) " "Verilog HDL Implicit Net warning at decod_mapa.v(306): created implicit net for \"out15_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 306 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out16_inv decod_mapa.v(314) " "Verilog HDL Implicit Net warning at decod_mapa.v(314): created implicit net for \"out16_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 314 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out17_inv decod_mapa.v(320) " "Verilog HDL Implicit Net warning at decod_mapa.v(320): created implicit net for \"out17_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 320 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out18_inv decod_mapa.v(324) " "Verilog HDL Implicit Net warning at decod_mapa.v(324): created implicit net for \"out18_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 324 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out19_inv decod_mapa.v(331) " "Verilog HDL Implicit Net warning at decod_mapa.v(331): created implicit net for \"out19_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 331 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out20_inv decod_mapa.v(339) " "Verilog HDL Implicit Net warning at decod_mapa.v(339): created implicit net for \"out20_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 339 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out21_inv decod_mapa.v(346) " "Verilog HDL Implicit Net warning at decod_mapa.v(346): created implicit net for \"out21_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 346 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out22_inv decod_mapa.v(350) " "Verilog HDL Implicit Net warning at decod_mapa.v(350): created implicit net for \"out22_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 350 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out23_inv decod_mapa.v(354) " "Verilog HDL Implicit Net warning at decod_mapa.v(354): created implicit net for \"out23_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 354 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out24_inv decod_mapa.v(358) " "Verilog HDL Implicit Net warning at decod_mapa.v(358): created implicit net for \"out24_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 358 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out25_inv decod_mapa.v(362) " "Verilog HDL Implicit Net warning at decod_mapa.v(362): created implicit net for \"out25_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 362 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out26_inv decod_mapa.v(369) " "Verilog HDL Implicit Net warning at decod_mapa.v(369): created implicit net for \"out26_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 369 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out27_inv decod_mapa.v(376) " "Verilog HDL Implicit Net warning at decod_mapa.v(376): created implicit net for \"out27_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 376 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out28_inv decod_mapa.v(380) " "Verilog HDL Implicit Net warning at decod_mapa.v(380): created implicit net for \"out28_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 380 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out29_inv decod_mapa.v(387) " "Verilog HDL Implicit Net warning at decod_mapa.v(387): created implicit net for \"out29_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 387 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out30_inv decod_mapa.v(393) " "Verilog HDL Implicit Net warning at decod_mapa.v(393): created implicit net for \"out30_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 393 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out31_inv decod_mapa.v(399) " "Verilog HDL Implicit Net warning at decod_mapa.v(399): created implicit net for \"out31_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 399 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out32_inv decod_mapa.v(406) " "Verilog HDL Implicit Net warning at decod_mapa.v(406): created implicit net for \"out32_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 406 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out33_inv decod_mapa.v(411) " "Verilog HDL Implicit Net warning at decod_mapa.v(411): created implicit net for \"out33_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 411 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "out34_inv decod_mapa.v(419) " "Verilog HDL Implicit Net warning at decod_mapa.v(419): created implicit net for \"out34_inv\"" {  } { { "decod_mapa.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_mapa.v" 419 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T6 decod_linha_7seg.v(29) " "Verilog HDL Implicit Net warning at decod_linha_7seg.v(29): created implicit net for \"T6\"" {  } { { "decod_linha_7seg.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_linha_7seg.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T7 decod_linha_7seg.v(36) " "Verilog HDL Implicit Net warning at decod_linha_7seg.v(36): created implicit net for \"T7\"" {  } { { "decod_linha_7seg.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_linha_7seg.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "T8 decod_linha_7seg.v(37) " "Verilog HDL Implicit Net warning at decod_linha_7seg.v(37): created implicit net for \"T8\"" {  } { { "decod_linha_7seg.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_linha_7seg.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725079509 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PBL2 " "Elaborating entity \"PBL2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703725079769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clk divisor_clk:divisor_clk " "Elaborating entity \"divisor_clk\" for hierarchy \"divisor_clk:divisor_clk\"" {  } { { "PBL2.v" "divisor_clk" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725080015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff divisor_clk:divisor_clk\|d_ff:d0 " "Elaborating entity \"d_ff\" for hierarchy \"divisor_clk:divisor_clk\|d_ff:d0\"" {  } { { "divisor_clk.v" "d0" { Text "C:/Users/peedr/Downloads/PROJETO 2/divisor_clk.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725080026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_sin_3bit contador_sin_3bit:contador_3bit " "Elaborating entity \"contador_sin_3bit\" for hierarchy \"contador_sin_3bit:contador_3bit\"" {  } { { "PBL2.v" "contador_3bit" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725080055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_sin_2bit contador_sin_2bit:contador_2bit " "Elaborating entity \"contador_sin_2bit\" for hierarchy \"contador_sin_2bit:contador_2bit\"" {  } { { "PBL2.v" "contador_2bit" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725080066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_modos decod_modos:verf_modo_jogo " "Elaborating entity \"decod_modos\" for hierarchy \"decod_modos:verf_modo_jogo\"" {  } { { "PBL2.v" "verf_modo_jogo" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725080077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncer0 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncer0\"" {  } { { "PBL2.v" "debouncer0" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725080088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_mapa decod_mapa:decod_mapas " "Elaborating entity \"decod_mapa\" for hierarchy \"decod_mapa:decod_mapas\"" {  } { { "PBL2.v" "decod_mapas" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725080101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_modo_de_jogo decod_modo_de_jogo:d_modo_jogo " "Elaborating entity \"decod_modo_de_jogo\" for hierarchy \"decod_modo_de_jogo:d_modo_jogo\"" {  } { { "PBL2.v" "d_modo_jogo" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725080114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_linha_7seg decod_linha_7seg:d_linha_numero " "Elaborating entity \"decod_linha_7seg\" for hierarchy \"decod_linha_7seg:d_linha_numero\"" {  } { { "PBL2.v" "d_linha_numero" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725080125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_num_7seg decod_num_7seg:d_mapa_numero " "Elaborating entity \"decod_num_7seg\" for hierarchy \"decod_num_7seg:d_mapa_numero\"" {  } { { "PBL2.v" "d_mapa_numero" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725080138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_coluna_letra decod_coluna_letra:d_coluna_letra " "Elaborating entity \"decod_coluna_letra\" for hierarchy \"decod_coluna_letra:d_coluna_letra\"" {  } { { "PBL2.v" "d_coluna_letra" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725080151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 mux4_1:mux_7segmentos " "Elaborating entity \"mux4_1\" for hierarchy \"mux4_1:mux_7segmentos\"" {  } { { "PBL2.v" "mux_7segmentos" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725080162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_2_pra_4 decod_2_pra_4:decod_digitos_7seg " "Elaborating entity \"decod_2_pra_4\" for hierarchy \"decod_2_pra_4:decod_digitos_7seg\"" {  } { { "PBL2.v" "decod_digitos_7seg" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725080174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_cordenadas decod_cordenadas:decod_cordenadas " "Elaborating entity \"decod_cordenadas\" for hierarchy \"decod_cordenadas:decod_cordenadas\"" {  } { { "PBL2.v" "decod_cordenadas" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725080186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "verf_acerto_ataque verf_acerto_ataque:verf_unidade0 " "Elaborating entity \"verf_acerto_ataque\" for hierarchy \"verf_acerto_ataque:verf_unidade0\"" {  } { { "PBL2.v" "verf_unidade0" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725080199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_1 mux8_1:mux8_1 " "Elaborating entity \"mux8_1\" for hierarchy \"mux8_1:mux8_1\"" {  } { { "PBL2.v" "mux8_1" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725080231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_3_pra_8 decod_3_pra_8:decod_linhas_matriz " "Elaborating entity \"decod_3_pra_8\" for hierarchy \"decod_3_pra_8:decod_linhas_matriz\"" {  } { { "PBL2.v" "decod_linhas_matriz" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725080245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinalizar_acerto_erro sinalizar_acerto_erro:sinal_acerto_erro " "Elaborating entity \"sinalizar_acerto_erro\" for hierarchy \"sinalizar_acerto_erro:sinal_acerto_erro\"" {  } { { "PBL2.v" "sinal_acerto_erro" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703725080257 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1703725081059 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703725081828 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703725081828 ""} { "Info" "ICUT_CUT_TM_LCELLS" "219 " "Implemented 219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703725081828 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703725081828 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703725083186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 21:58:03 2023 " "Processing ended: Wed Dec 27 21:58:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703725083186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703725083186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703725083186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703725083186 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1703725090361 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703725090362 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 21:58:07 2023 " "Processing started: Wed Dec 27 21:58:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703725090362 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1703725090362 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PBL2 -c PBL2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1703725090362 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1703725092977 ""}
{ "Info" "0" "" "Project  = PBL2" {  } {  } 0 0 "Project  = PBL2" 0 0 "Fitter" 0 0 1703725093035 ""}
{ "Info" "0" "" "Revision = PBL2" {  } {  } 0 0 "Revision = PBL2" 0 0 "Fitter" 0 0 1703725093037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1703725093209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1703725093210 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PBL2 EPM240T100C5 " "Selected device EPM240T100C5 for design \"PBL2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1703725093308 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703725093555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1703725093555 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1703725094026 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1703725094138 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703725095271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703725095271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703725095271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703725095271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1703725095271 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1703725095271 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL2.sdc " "Synopsys Design Constraints File file not found: 'PBL2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1703725095968 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1703725095985 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1703725096050 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1703725096050 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 16 clocks " "Found 16 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703725096051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703725096051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000           B0 " "   1.000           B0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703725096051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703725096051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 debouncer:debouncer0\|d_ff:d0\|q " "   1.000 debouncer:debouncer0\|d_ff:d0\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703725096051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d0\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d0\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703725096051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d1\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703725096051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d2\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d2\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703725096051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d3\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703725096051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d4\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703725096051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d5\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703725096051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d6\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d6\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703725096051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d7\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703725096051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d8\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d8\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703725096051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d9\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d9\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703725096051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d10\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d10\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703725096051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d11\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d11\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703725096051 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 divisor_clk:divisor_clk\|d_ff:d12\|q " "   1.000 divisor_clk:divisor_clk\|d_ff:d12\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1703725096051 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1703725096051 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703725096162 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1703725096162 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1703725096208 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "B0 Global clock " "Automatically promoted signal \"B0\" to use Global clock" {  } { { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 10 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1703725096254 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "B0 " "Pin \"B0\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "d:/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/quartus/quartus/bin64/pin_planner.ppl" { B0 } } } { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B0" } } } } { "PBL2.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/PBL2.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/peedr/Downloads/PROJETO 2/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1703725096254 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "divisor_clk:divisor_clk\|d_ff:d12\|q Global clock " "Automatically promoted some destinations of signal \"divisor_clk:divisor_clk\|d_ff:d12\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "divisor_clk:divisor_clk\|d_ff:d12\|q " "Destination \"divisor_clk:divisor_clk\|d_ff:d12\|q\" may be non-global or may not use global clock" {  } { { "d_ff.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/d_ff.v" 4 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1703725096254 ""}  } { { "d_ff.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/d_ff.v" 4 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1703725096254 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "debouncer:debouncer0\|out Global clock " "Automatically promoted signal \"debouncer:debouncer0\|out\" to use Global clock" {  } { { "debouncer.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/debouncer.v" 3 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1703725096254 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "decod_modos:verf_modo_jogo\|And1 Global clock " "Automatically promoted signal \"decod_modos:verf_modo_jogo\|And1\" to use Global clock" {  } { { "decod_modos.v" "" { Text "C:/Users/peedr/Downloads/PROJETO 2/decod_modos.v" 10 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1703725096255 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1703725096255 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1703725096283 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1703725096362 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1703725096412 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1703725096413 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1703725096413 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1703725096413 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B2 " "Node \"B2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1703725096611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "B3 " "Node \"B3\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1703725096611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED0 " "Node \"LED0\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1703725096611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED1 " "Node \"LED1\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1703725096611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED2 " "Node \"LED2\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1703725096611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED3 " "Node \"LED3\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1703725096611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED4 " "Node \"LED4\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1703725096611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED5 " "Node \"LED5\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1703725096611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED6 " "Node \"LED6\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1703725096611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED7 " "Node \"LED7\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1703725096611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED8 " "Node \"LED8\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1703725096611 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED9 " "Node \"LED9\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1703725096611 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1703725096611 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703725096611 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1703725096765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1703725097248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703725097552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1703725097603 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1703725098248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703725098248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1703725098303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "20 " "Router estimated average interconnect usage is 20% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/peedr/Downloads/PROJETO 2/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1703725098589 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1703725098589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1703725098908 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1703725098908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703725098910 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.40 " "Total time spent on timing analysis during the Fitter is 0.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1703725099018 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1703725099074 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1703725099133 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1703725099171 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/peedr/Downloads/PROJETO 2/output_files/PBL2.fit.smsg " "Generated suppressed messages file C:/Users/peedr/Downloads/PROJETO 2/output_files/PBL2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1703725099450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5344 " "Peak virtual memory: 5344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703725099505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 21:58:19 2023 " "Processing ended: Wed Dec 27 21:58:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703725099505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703725099505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703725099505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1703725099505 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1703725102924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703725102925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 21:58:22 2023 " "Processing started: Wed Dec 27 21:58:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703725102925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1703725102925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PBL2 -c PBL2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1703725102925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1703725103490 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1703725103783 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1703725103803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703725104380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 21:58:24 2023 " "Processing ended: Wed Dec 27 21:58:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703725104380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703725104380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703725104380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1703725104380 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1703725105443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1703725106979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703725106980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 27 21:58:25 2023 " "Processing started: Wed Dec 27 21:58:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703725106980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1703725106980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PBL2 -c PBL2 " "Command: quartus_sta PBL2 -c PBL2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1703725106981 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1703725107310 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1703725107557 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1703725107557 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703725107626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703725107627 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1703725107732 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1703725108001 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PBL2.sdc " "Synopsys Design Constraints File file not found: 'PBL2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1703725108071 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1703725108071 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d12\|q divisor_clk:divisor_clk\|d_ff:d12\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d12\|q divisor_clk:divisor_clk\|d_ff:d12\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703725108073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d11\|q divisor_clk:divisor_clk\|d_ff:d11\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d11\|q divisor_clk:divisor_clk\|d_ff:d11\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703725108073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer:debouncer0\|d_ff:d0\|q debouncer:debouncer0\|d_ff:d0\|q " "create_clock -period 1.000 -name debouncer:debouncer0\|d_ff:d0\|q debouncer:debouncer0\|d_ff:d0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703725108073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d10\|q divisor_clk:divisor_clk\|d_ff:d10\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d10\|q divisor_clk:divisor_clk\|d_ff:d10\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703725108073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name B0 B0 " "create_clock -period 1.000 -name B0 B0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703725108073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d9\|q divisor_clk:divisor_clk\|d_ff:d9\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d9\|q divisor_clk:divisor_clk\|d_ff:d9\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703725108073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d8\|q divisor_clk:divisor_clk\|d_ff:d8\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d8\|q divisor_clk:divisor_clk\|d_ff:d8\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703725108073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d7\|q divisor_clk:divisor_clk\|d_ff:d7\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d7\|q divisor_clk:divisor_clk\|d_ff:d7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703725108073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d6\|q divisor_clk:divisor_clk\|d_ff:d6\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d6\|q divisor_clk:divisor_clk\|d_ff:d6\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703725108073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d5\|q divisor_clk:divisor_clk\|d_ff:d5\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d5\|q divisor_clk:divisor_clk\|d_ff:d5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703725108073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d4\|q divisor_clk:divisor_clk\|d_ff:d4\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d4\|q divisor_clk:divisor_clk\|d_ff:d4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703725108073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d3\|q divisor_clk:divisor_clk\|d_ff:d3\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d3\|q divisor_clk:divisor_clk\|d_ff:d3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703725108073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d2\|q divisor_clk:divisor_clk\|d_ff:d2\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d2\|q divisor_clk:divisor_clk\|d_ff:d2\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703725108073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d1\|q divisor_clk:divisor_clk\|d_ff:d1\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d1\|q divisor_clk:divisor_clk\|d_ff:d1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703725108073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d0\|q divisor_clk:divisor_clk\|d_ff:d0\|q " "create_clock -period 1.000 -name divisor_clk:divisor_clk\|d_ff:d0\|q divisor_clk:divisor_clk\|d_ff:d0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703725108073 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1703725108073 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1703725108073 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1703725108095 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1703725108142 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1703725108146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.313 " "Worst-case setup slack is -7.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.313            -159.833 B0  " "   -7.313            -159.833 B0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.478              -6.105 debouncer:debouncer0\|d_ff:d0\|q  " "   -2.478              -6.105 debouncer:debouncer0\|d_ff:d0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.705              -5.665 divisor_clk:divisor_clk\|d_ff:d12\|q  " "   -1.705              -5.665 divisor_clk:divisor_clk\|d_ff:d12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 divisor_clk:divisor_clk\|d_ff:d2\|q  " "    0.203               0.000 divisor_clk:divisor_clk\|d_ff:d2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 divisor_clk:divisor_clk\|d_ff:d9\|q  " "    0.457               0.000 divisor_clk:divisor_clk\|d_ff:d9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 divisor_clk:divisor_clk\|d_ff:d0\|q  " "    0.466               0.000 divisor_clk:divisor_clk\|d_ff:d0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisor_clk:divisor_clk\|d_ff:d4\|q  " "    0.467               0.000 divisor_clk:divisor_clk\|d_ff:d4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 divisor_clk:divisor_clk\|d_ff:d6\|q  " "    0.467               0.000 divisor_clk:divisor_clk\|d_ff:d6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687               0.000 divisor_clk:divisor_clk\|d_ff:d11\|q  " "    0.687               0.000 divisor_clk:divisor_clk\|d_ff:d11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 divisor_clk:divisor_clk\|d_ff:d5\|q  " "    0.801               0.000 divisor_clk:divisor_clk\|d_ff:d5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 divisor_clk:divisor_clk\|d_ff:d8\|q  " "    0.816               0.000 divisor_clk:divisor_clk\|d_ff:d8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.228               0.000 divisor_clk:divisor_clk\|d_ff:d1\|q  " "    1.228               0.000 divisor_clk:divisor_clk\|d_ff:d1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.545               0.000 divisor_clk:divisor_clk\|d_ff:d10\|q  " "    1.545               0.000 divisor_clk:divisor_clk\|d_ff:d10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.642               0.000 divisor_clk:divisor_clk\|d_ff:d3\|q  " "    1.642               0.000 divisor_clk:divisor_clk\|d_ff:d3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.839               0.000 divisor_clk:divisor_clk\|d_ff:d7\|q  " "    1.839               0.000 divisor_clk:divisor_clk\|d_ff:d7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108151 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.924               0.000 clk  " "    2.924               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108151 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703725108151 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.978 " "Worst-case hold slack is -2.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.978              -2.978 clk  " "   -2.978              -2.978 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.351              -2.351 divisor_clk:divisor_clk\|d_ff:d12\|q  " "   -2.351              -2.351 divisor_clk:divisor_clk\|d_ff:d12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.893              -1.893 divisor_clk:divisor_clk\|d_ff:d7\|q  " "   -1.893              -1.893 divisor_clk:divisor_clk\|d_ff:d7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.696              -1.696 divisor_clk:divisor_clk\|d_ff:d3\|q  " "   -1.696              -1.696 divisor_clk:divisor_clk\|d_ff:d3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.599              -1.599 divisor_clk:divisor_clk\|d_ff:d10\|q  " "   -1.599              -1.599 divisor_clk:divisor_clk\|d_ff:d10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.282              -1.282 divisor_clk:divisor_clk\|d_ff:d1\|q  " "   -1.282              -1.282 divisor_clk:divisor_clk\|d_ff:d1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870              -0.870 divisor_clk:divisor_clk\|d_ff:d8\|q  " "   -0.870              -0.870 divisor_clk:divisor_clk\|d_ff:d8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.855              -0.855 divisor_clk:divisor_clk\|d_ff:d5\|q  " "   -0.855              -0.855 divisor_clk:divisor_clk\|d_ff:d5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.741              -0.741 divisor_clk:divisor_clk\|d_ff:d11\|q  " "   -0.741              -0.741 divisor_clk:divisor_clk\|d_ff:d11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisor_clk:divisor_clk\|d_ff:d4\|q  " "   -0.521              -0.521 divisor_clk:divisor_clk\|d_ff:d4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 divisor_clk:divisor_clk\|d_ff:d6\|q  " "   -0.521              -0.521 divisor_clk:divisor_clk\|d_ff:d6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 divisor_clk:divisor_clk\|d_ff:d0\|q  " "   -0.520              -0.520 divisor_clk:divisor_clk\|d_ff:d0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511              -0.511 divisor_clk:divisor_clk\|d_ff:d9\|q  " "   -0.511              -0.511 divisor_clk:divisor_clk\|d_ff:d9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.257              -0.257 divisor_clk:divisor_clk\|d_ff:d2\|q  " "   -0.257              -0.257 divisor_clk:divisor_clk\|d_ff:d2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.292               0.000 B0  " "    1.292               0.000 B0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.956               0.000 debouncer:debouncer0\|d_ff:d0\|q  " "    1.956               0.000 debouncer:debouncer0\|d_ff:d0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703725108163 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703725108171 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1703725108179 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 B0  " "   -2.289              -2.289 B0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 debouncer:debouncer0\|d_ff:d0\|q  " "    0.234               0.000 debouncer:debouncer0\|d_ff:d0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d0\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d10\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d10\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d11\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d11\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d12\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d12\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d1\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d2\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d3\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d4\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d5\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d6\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d6\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d7\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d8\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d9\|q  " "    0.234               0.000 divisor_clk:divisor_clk\|d_ff:d9\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1703725108188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1703725108188 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1703725108516 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703725108565 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1703725108568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703725108647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 27 21:58:28 2023 " "Processing ended: Wed Dec 27 21:58:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703725108647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703725108647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703725108647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1703725108647 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Quartus Prime Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1703725109374 ""}
