;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 210, 60
	CMP @121, 103
	SPL 1
	SLT 274, @60
	CMP 1, 0
	JMZ 201, 106
	SLT 274, @60
	SPL 0, <-2
	SUB @14, @1
	ADD 210, @967
	MOV -1, 0
	MOV -1, 0
	JMZ @12, #200
	DJN -1, @-20
	SLT 274, @60
	SLT -1, <-20
	SUB 1, 0
	SLT 120, 0
	MOV -7, <-20
	SUB 12, @10
	MOV -7, <-20
	ADD 130, 9
	SUB @127, 106
	CMP 1, 0
	SUB @127, 106
	SUB @121, 106
	ADD 130, 9
	SUB 0, <-1
	SUB 1, 0
	MOV -7, <-20
	JMP 274, #60
	SLT 120, 0
	SUB @14, @1
	SUB @127, 106
	SLT 274, @60
	SLT 120, 0
	ADD 130, 9
	MOV -7, <-20
	MOV -7, <-20
	SUB 12, @10
	SPL 0, <-2
	JMP @12, #200
	SPL 0, <-2
	JMP @12, #200
	DJN -1, @-20
	MOV -1, <-20
