$comment
	File created using the following command:
		vcd file xorSIMPLES.msim.vcd -direction
$end
$date
	Sun Mar 26 16:35:03 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module xorSIMPLES_vlg_vec_tst $end
$var reg 1 ! entrada01 $end
$var reg 1 " entrada02 $end
$var wire 1 # Sout $end
$var wire 1 $ sampler $end
$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + Sout~output_o $end
$var wire 1 , entrada01~input_o $end
$var wire 1 - entrada02~input_o $end
$var wire 1 . Sout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
x$
0%
1&
x'
1(
1)
1*
0+
0,
0-
0.
$end
#25000
1"
1-
0$
1.
1+
1#
#50000
1!
0"
1,
0-
1$
#75000
1"
1-
0$
0.
0+
0#
#100000
0!
0"
0,
0-
1$
#125000
1"
1-
0$
1.
1+
1#
#150000
1!
0"
1,
0-
1$
#175000
1"
1-
0$
0.
0+
0#
#200000
0!
0"
0,
0-
1$
#225000
1"
1-
0$
1.
1+
1#
#250000
1!
0"
1,
0-
1$
#275000
1"
1-
0$
0.
0+
0#
#300000
0!
0"
0,
0-
1$
#325000
1"
1-
0$
1.
1+
1#
#350000
1!
0"
1,
0-
1$
#375000
1"
1-
0$
0.
0+
0#
#400000
0!
0"
0,
0-
1$
#425000
1"
1-
0$
1.
1+
1#
#450000
1!
0"
1,
0-
1$
#475000
1"
1-
0$
0.
0+
0#
#500000
0!
0"
0,
0-
1$
#525000
1"
1-
0$
1.
1+
1#
#550000
1!
0"
1,
0-
1$
#575000
1"
1-
0$
0.
0+
0#
#600000
0!
0"
0,
0-
1$
#625000
1"
1-
0$
1.
1+
1#
#650000
1!
0"
1,
0-
1$
#675000
1"
1-
0$
0.
0+
0#
#700000
0!
0"
0,
0-
1$
#725000
1"
1-
0$
1.
1+
1#
#750000
1!
0"
1,
0-
1$
#775000
1"
1-
0$
0.
0+
0#
#800000
0!
0"
0,
0-
1$
#825000
1"
1-
0$
1.
1+
1#
#850000
1!
0"
1,
0-
1$
#875000
1"
1-
0$
0.
0+
0#
#900000
0!
0"
0,
0-
1$
#925000
1"
1-
0$
1.
1+
1#
#950000
1!
0"
1,
0-
1$
#975000
1"
1-
0$
0.
0+
0#
#1000000
