# Advanced Synthesis and STA with DC

<details>
<summary>Introduction to Course</summary>
<br>
  
## Agenda

![image](https://github.com/user-attachments/assets/465e7ccd-0e4f-49a3-8499-9ac8be780f3b)

## Tools Used

![image](https://github.com/user-attachments/assets/c39fbdc8-eb36-461b-afae-dcfc6a5b533b)

## Prerequisites required

![image](https://github.com/user-attachments/assets/4c74f209-d0e4-4c10-b9fb-1f3ef7c845ec)

## Outcomes of the course

![image](https://github.com/user-attachments/assets/c4630ed1-c4f6-452c-8f39-a79e89545f7a)

</details>

<details>
<summary>Basics of Digital Logic Design and Synthesis</summary>
<br>

![image](https://github.com/user-attachments/assets/6739f061-1dc8-4d20-b09d-ed649f272e4c)

## The specifications are written in Hardware Description Language

![image](https://github.com/user-attachments/assets/c7514fe8-8341-488d-8690-ca332dce3413)

### Every design starts with target specification. This decides the architecture of the chip.

### This specification represented in programming language is the RTL (Register Transfer Logic)

### Example of RTL. It is nothing but a code

![image](https://github.com/user-attachments/assets/3ab0f50f-b4dc-4b00-b811-17e1be156847)

# What is Synthesis?

![image](https://github.com/user-attachments/assets/9133ceaa-a321-438d-8404-a0b80b180d65)

# What is .lib?

![image](https://github.com/user-attachments/assets/a4722537-28b5-409b-9b93-52caa6356201)

# Why different flavours of gate?

![image](https://github.com/user-attachments/assets/d7d91bd4-58b8-486f-9cbc-a04ae6c4a959)

# Why we need Slow cells?

![image](https://github.com/user-attachments/assets/1318fc94-8234-4f5c-8267-17c5f00d8955)

# Faster Cells Vs Slower Cells

![image](https://github.com/user-attachments/assets/0a6cb594-b2e7-4437-b30d-43edfd3eb2cc)

# Selection of Cells

![image](https://github.com/user-attachments/assets/9d6247f9-bd64-4ac0-8394-4447f142ffa0)

# Synthesis

![image](https://github.com/user-attachments/assets/42b0489c-65d5-42c6-bfea-539d6ddb3ea0)

</details>

<details>
<summary>Logic Synthesis Basics</summary>

## Example

![image](https://github.com/user-attachments/assets/21b0683c-e15b-4de5-9d34-ae4e983b1c37)

## Let us find which is the correct implementation with the following standard cell details

![image](https://github.com/user-attachments/assets/b38c534b-7db0-45c3-a519-5f45ec8abac1)

## Comparison of Implementations

![image](https://github.com/user-attachments/assets/eff8e5f2-f0f7-4df1-8b45-b6a779cddd1e)

# Goals of Logic Synthesis

![image](https://github.com/user-attachments/assets/c3ad1d35-9ca8-4fe0-b92f-2d9d22deaf33)

![image](https://github.com/user-attachments/assets/be39e294-bdab-4897-8164-9e032cae0d42)

</details>

<details>
<summary>Introduction to Design Compiler (DC)</summary>
<br>

## What is DC?

![image](https://github.com/user-attachments/assets/e92a467a-219b-46cb-8373-928c9be94d6a)

## Common Terminologies associated with DC

![image](https://github.com/user-attachments/assets/09f82b5c-7095-4f9b-9807-af1876a47fc6)

## Synopsys Design Constraints (SDC)

![image](https://github.com/user-attachments/assets/0b50a80d-5dc5-4788-8a8e-48fd4bd6990b)

# DC Setup

![image](https://github.com/user-attachments/assets/6e16877b-3593-430c-acb3-5fa1075753b6)

# Implementation flow of ASIC ----> Steps in converting RTL to the Physical database(GDS)

![image](https://github.com/user-attachments/assets/d757a911-6e08-4b7c-bdcc-76d507e668f2)

# DC Synthesis Flow

![image](https://github.com/user-attachments/assets/e68dc3ba-3c2b-4fce-9f80-14a307d63495)

</details>

<details>
<summary>Lab 1: Invoking DC Basic Setup</summary>
<br>

## 

</details>


<details>
<summary>Lab 2: ddc gui with design_vision</summary>
<br>

## 

</details>

<details>
<summary>Lab 3: dc synopsys dc setup</summary>
<br>

## 

</details>

<details>
<summary>TCL Quick Refresher</summary>
<br>

## Set
#### For set $ is not used.
  
![image](https://github.com/user-attachments/assets/aeea0bc9-3618-4422-94a7-9e4630a91faa)

## Conditional Statements
#### Note: Strictly follow the syntax to avoid errors
##### if statement
  
![image](https://github.com/user-attachments/assets/41f23848-58cd-4511-8b1a-d69c5c98fcec)

##### while statement
![image](https://github.com/user-attachments/assets/e9986d69-ba64-476d-a4bd-a174c4b7d836)

##### for loop
![image](https://github.com/user-attachments/assets/4fdf1c9a-e2b0-44bb-b88d-fc55369b44e6)


</details>


<details>
<summary>Lab 4: tcl scripting</summary>
<br>

## 

</details>










