$date
	Fri Sep 27 10:42:32 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Full_Subtractor_tb $end
$var wire 4 ! sc [3:0] $end
$var reg 4 " ab [3:0] $end
$scope module u1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var reg 1 % c $end
$var reg 1 & s $end
$upscope $end
$scope module u2 $end
$var wire 1 ' Cin $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * s $end
$var wire 1 + Cout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
b0 "
b0 !
$end
#20
b1 !
1&
1#
b1 "
#40
1*
0+
1'
b111 !
1%
0#
1$
b10 "
#60
0*
0+
0'
0%
b0 !
0&
1#
b11 "
#80
b100 !
1*
0#
0$
1(
b100 "
#100
b101 !
1&
1#
b101 "
#120
0*
1+
1'
b1011 !
1%
0#
1$
b110 "
#140
1*
0+
0'
0%
b100 !
0&
1#
b111 "
#160
0#
0$
0(
1)
b1000 "
#180
b101 !
1&
1#
b1001 "
#200
0*
0+
1'
b11 !
1%
0#
1$
b1010 "
#220
1*
0+
0'
0%
b100 !
0&
1#
b1011 "
#240
b0 !
0*
0#
0$
1(
b1100 "
#260
b1 !
1&
1#
b1101 "
#280
1*
1+
1'
b1111 !
1%
0#
1$
b1110 "
#300
0*
0+
0'
0%
b0 !
0&
1#
b1111 "
#320
