

================================================================
== Vitis HLS Report for 'gesummv_Pipeline_lp4'
================================================================
* Date:           Mon Dec  2 12:52:39 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      265|      265|  2.650 us|  2.650 us|  265|  265|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp4     |      263|      263|        16|          8|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 8, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add6815 = alloca i32 1"   --->   Operation 19 'alloca' 'add6815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_1 = alloca i32 1" [src/gesummv.c:6]   --->   Operation 20 'alloca' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta"   --->   Operation 21 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_2_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i_2"   --->   Operation 22 'read' 'i_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%select_ln33_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %select_ln33"   --->   Operation 23 'read' 'select_ln33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %j_1" [src/gesummv.c:6]   --->   Operation 24 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %select_ln33_read, i32 %add6815"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j = load i7 %j_1" [src/gesummv.c:32]   --->   Operation 27 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j, i32 6" [src/gesummv.c:32]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %tmp, void %for.inc69.split, void %for.inc72.exitStub" [src/gesummv.c:32]   --->   Operation 29 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%lshr_ln6_5 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j, i32 1, i32 5" [src/gesummv.c:6]   --->   Operation 30 'partselect' 'lshr_ln6_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i5 %lshr_ln6_5" [src/gesummv.c:6]   --->   Operation 31 'zext' 'zext_ln6' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_2_read, i5 %lshr_ln6_5" [src/gesummv.c:33]   --->   Operation 32 'bitconcatenate' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i11 %tmp_s" [src/gesummv.c:33]   --->   Operation 33 'zext' 'zext_ln33' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buff_B_addr = getelementptr i32 %buff_B, i64 0, i64 %zext_ln33" [src/gesummv.c:33]   --->   Operation 34 'getelementptr' 'buff_B_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buff_B_1_addr = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln33" [src/gesummv.c:33]   --->   Operation 35 'getelementptr' 'buff_B_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%buff_B_load = load i11 %buff_B_addr" [src/gesummv.c:33]   --->   Operation 36 'load' 'buff_B_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%buff_x_addr = getelementptr i32 %buff_x, i64 0, i64 %zext_ln6" [src/gesummv.c:33]   --->   Operation 37 'getelementptr' 'buff_x_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.23ns)   --->   "%buff_x_load = load i5 %buff_x_addr" [src/gesummv.c:33]   --->   Operation 38 'load' 'buff_x_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%buff_B_1_load = load i11 %buff_B_1_addr" [src/gesummv.c:33]   --->   Operation 39 'load' 'buff_B_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%buff_x_1_addr = getelementptr i32 %buff_x_1, i64 0, i64 %zext_ln6" [src/gesummv.c:33]   --->   Operation 40 'getelementptr' 'buff_x_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%buff_x_1_load = load i5 %buff_x_1_addr" [src/gesummv.c:33]   --->   Operation 41 'load' 'buff_x_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 42 [1/1] (0.77ns)   --->   "%add_ln32 = add i7 %j, i7 2" [src/gesummv.c:32]   --->   Operation 42 'add' 'add_ln32' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln32, i7 %j_1" [src/gesummv.c:6]   --->   Operation 43 'store' 'store_ln6' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%buff_B_load = load i11 %buff_B_addr" [src/gesummv.c:33]   --->   Operation 44 'load' 'buff_B_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%buff_x_load = load i5 %buff_x_addr" [src/gesummv.c:33]   --->   Operation 45 'load' 'buff_x_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%buff_B_1_load = load i11 %buff_B_1_addr" [src/gesummv.c:33]   --->   Operation 46 'load' 'buff_B_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%buff_x_1_load = load i5 %buff_x_1_addr" [src/gesummv.c:33]   --->   Operation 47 'load' 'buff_x_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 48 [3/3] (7.01ns)   --->   "%mul2 = fmul i32 %buff_B_load, i32 %beta_read" [src/gesummv.c:33]   --->   Operation 48 'fmul' 'mul2' <Predicate = (!tmp)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 49 [2/3] (7.01ns)   --->   "%mul2 = fmul i32 %buff_B_load, i32 %beta_read" [src/gesummv.c:33]   --->   Operation 49 'fmul' 'mul2' <Predicate = (!tmp)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [3/3] (7.01ns)   --->   "%mul62_1 = fmul i32 %buff_B_1_load, i32 %beta_read" [src/gesummv.c:33]   --->   Operation 50 'fmul' 'mul62_1' <Predicate = (!tmp)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 51 [1/3] (7.01ns)   --->   "%mul2 = fmul i32 %buff_B_load, i32 %beta_read" [src/gesummv.c:33]   --->   Operation 51 'fmul' 'mul2' <Predicate = (!tmp)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [2/3] (7.01ns)   --->   "%mul62_1 = fmul i32 %buff_B_1_load, i32 %beta_read" [src/gesummv.c:33]   --->   Operation 52 'fmul' 'mul62_1' <Predicate = (!tmp)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 53 [3/3] (7.01ns)   --->   "%mul3 = fmul i32 %mul2, i32 %buff_x_load" [src/gesummv.c:33]   --->   Operation 53 'fmul' 'mul3' <Predicate = (!tmp)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/3] (7.01ns)   --->   "%mul62_1 = fmul i32 %buff_B_1_load, i32 %beta_read" [src/gesummv.c:33]   --->   Operation 54 'fmul' 'mul62_1' <Predicate = (!tmp)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 55 [2/3] (7.01ns)   --->   "%mul3 = fmul i32 %mul2, i32 %buff_x_load" [src/gesummv.c:33]   --->   Operation 55 'fmul' 'mul3' <Predicate = (!tmp)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [3/3] (7.01ns)   --->   "%mul65_1 = fmul i32 %mul62_1, i32 %buff_x_1_load" [src/gesummv.c:33]   --->   Operation 56 'fmul' 'mul65_1' <Predicate = (!tmp)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 57 [1/3] (7.01ns)   --->   "%mul3 = fmul i32 %mul2, i32 %buff_x_load" [src/gesummv.c:33]   --->   Operation 57 'fmul' 'mul3' <Predicate = (!tmp)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [2/3] (7.01ns)   --->   "%mul65_1 = fmul i32 %mul62_1, i32 %buff_x_1_load" [src/gesummv.c:33]   --->   Operation 58 'fmul' 'mul65_1' <Predicate = (!tmp)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%add6815_load_1 = load i32 %add6815"   --->   Operation 74 'load' 'add6815_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add6815_out, i32 %add6815_load_1"   --->   Operation 75 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%add6815_load = load i32 %add6815" [src/gesummv.c:33]   --->   Operation 59 'load' 'add6815_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [4/4] (6.43ns)   --->   "%add2 = fadd i32 %add6815_load, i32 %mul3" [src/gesummv.c:33]   --->   Operation 60 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [1/3] (7.01ns)   --->   "%mul65_1 = fmul i32 %mul62_1, i32 %buff_x_1_load" [src/gesummv.c:33]   --->   Operation 61 'fmul' 'mul65_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 62 [3/4] (6.43ns)   --->   "%add2 = fadd i32 %add6815_load, i32 %mul3" [src/gesummv.c:33]   --->   Operation 62 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 63 [2/4] (6.43ns)   --->   "%add2 = fadd i32 %add6815_load, i32 %mul3" [src/gesummv.c:33]   --->   Operation 63 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 64 [1/4] (6.43ns)   --->   "%add2 = fadd i32 %add6815_load, i32 %mul3" [src/gesummv.c:33]   --->   Operation 64 'fadd' 'add2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 65 [4/4] (6.43ns)   --->   "%add68_1 = fadd i32 %add2, i32 %mul65_1" [src/gesummv.c:33]   --->   Operation 65 'fadd' 'add68_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 66 [3/4] (6.43ns)   --->   "%add68_1 = fadd i32 %add2, i32 %mul65_1" [src/gesummv.c:33]   --->   Operation 66 'fadd' 'add68_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 67 [2/4] (6.43ns)   --->   "%add68_1 = fadd i32 %add2, i32 %mul65_1" [src/gesummv.c:33]   --->   Operation 67 'fadd' 'add68_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.86>
ST_16 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln6 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [src/gesummv.c:6]   --->   Operation 68 'specpipeline' 'specpipeline_ln6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/gesummv.c:6]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/gesummv.c:32]   --->   Operation 70 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 71 [1/4] (6.43ns)   --->   "%add68_1 = fadd i32 %add2, i32 %mul65_1" [src/gesummv.c:33]   --->   Operation 71 'fadd' 'add68_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln33 = store i32 %add68_1, i32 %add6815" [src/gesummv.c:33]   --->   Operation 72 'store' 'store_ln33' <Predicate = true> <Delay = 0.42>
ST_16 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc69" [src/gesummv.c:32]   --->   Operation 73 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln33]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buff_x_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ add6815_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add6815               (alloca           ) [ 01111111111111111]
j_1                   (alloca           ) [ 01000000000000000]
beta_read             (read             ) [ 00111110000000000]
i_2_read              (read             ) [ 00000000000000000]
select_ln33_read      (read             ) [ 00000000000000000]
store_ln6             (store            ) [ 00000000000000000]
store_ln0             (store            ) [ 00000000000000000]
br_ln0                (br               ) [ 00000000000000000]
j                     (load             ) [ 00000000000000000]
tmp                   (bitselect        ) [ 01111111100000000]
br_ln32               (br               ) [ 00000000000000000]
lshr_ln6_5            (partselect       ) [ 00000000000000000]
zext_ln6              (zext             ) [ 00000000000000000]
tmp_s                 (bitconcatenate   ) [ 00000000000000000]
zext_ln33             (zext             ) [ 00000000000000000]
buff_B_addr           (getelementptr    ) [ 00100000000000000]
buff_B_1_addr         (getelementptr    ) [ 00100000000000000]
buff_x_addr           (getelementptr    ) [ 00100000000000000]
buff_x_1_addr         (getelementptr    ) [ 00100000000000000]
add_ln32              (add              ) [ 00000000000000000]
store_ln6             (store            ) [ 00000000000000000]
buff_B_load           (load             ) [ 00011100000000000]
buff_x_load           (load             ) [ 00011111100000000]
buff_B_1_load         (load             ) [ 00011110000000000]
buff_x_1_load         (load             ) [ 01011111110000000]
mul2                  (fmul             ) [ 00000011100000000]
mul62_1               (fmul             ) [ 01000001110000000]
mul3                  (fmul             ) [ 01111000011110000]
add6815_load          (load             ) [ 00111000001110000]
mul65_1               (fmul             ) [ 00111111101111111]
add2                  (fadd             ) [ 00000111100001111]
specpipeline_ln6      (specpipeline     ) [ 00000000000000000]
speclooptripcount_ln6 (speclooptripcount) [ 00000000000000000]
specloopname_ln32     (specloopname     ) [ 00000000000000000]
add68_1               (fadd             ) [ 00000000000000000]
store_ln33            (store            ) [ 00000000000000000]
br_ln32               (br               ) [ 00000000000000000]
add6815_load_1        (load             ) [ 00000000000000000]
write_ln0             (write            ) [ 00000000000000000]
ret_ln0               (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln33">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln33"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff_B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff_B_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="beta">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="buff_x">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buff_x_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_x_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="add6815_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add6815_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="add6815_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add6815/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="j_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="beta_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="i_2_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="6" slack="0"/>
<pin id="72" dir="0" index="1" bw="6" slack="0"/>
<pin id="73" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_2_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="select_ln33_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln33_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln0_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/8 "/>
</bind>
</comp>

<comp id="89" class="1004" name="buff_B_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="11" slack="0"/>
<pin id="93" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buff_B_1_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="11" slack="0"/>
<pin id="100" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_1_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="11" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_load/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="buff_x_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="5" slack="0"/>
<pin id="113" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_x_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_x_load/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_1_load/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buff_x_1_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="5" slack="0"/>
<pin id="132" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_x_1_addr/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_x_1_load/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="1"/>
<pin id="144" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add2/9 add68_1/13 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="1"/>
<pin id="147" dir="0" index="1" bw="32" slack="2"/>
<pin id="148" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul2/3 mul62_1/4 mul3/6 mul65_1/7 "/>
</bind>
</comp>

<comp id="149" class="1005" name="reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul2 mul3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln6_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="7" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="j_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="lshr_ln6_5_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="7" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="0" index="3" bw="4" slack="0"/>
<pin id="181" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6_5/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln6_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_s_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="0"/>
<pin id="194" dir="0" index="1" bw="6" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln33_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="11" slack="0"/>
<pin id="202" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="add_ln32_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="0"/>
<pin id="209" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln6_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="7" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add6815_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="8"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add6815_load/9 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln33_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="15"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/16 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add6815_load_1_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="7"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add6815_load_1/8 "/>
</bind>
</comp>

<comp id="230" class="1005" name="add6815_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add6815 "/>
</bind>
</comp>

<comp id="238" class="1005" name="j_1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="0"/>
<pin id="240" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="245" class="1005" name="beta_read_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2"/>
<pin id="247" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="250" class="1005" name="tmp_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="254" class="1005" name="buff_B_addr_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="1"/>
<pin id="256" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_addr "/>
</bind>
</comp>

<comp id="259" class="1005" name="buff_B_1_addr_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="1"/>
<pin id="261" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_1_addr "/>
</bind>
</comp>

<comp id="264" class="1005" name="buff_x_addr_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="1"/>
<pin id="266" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buff_x_addr "/>
</bind>
</comp>

<comp id="269" class="1005" name="buff_x_1_addr_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="1"/>
<pin id="271" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="buff_x_1_addr "/>
</bind>
</comp>

<comp id="274" class="1005" name="buff_B_load_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_load "/>
</bind>
</comp>

<comp id="279" class="1005" name="buff_x_load_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="4"/>
<pin id="281" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="buff_x_load "/>
</bind>
</comp>

<comp id="284" class="1005" name="buff_B_1_load_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2"/>
<pin id="286" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buff_B_1_load "/>
</bind>
</comp>

<comp id="289" class="1005" name="buff_x_1_load_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="5"/>
<pin id="291" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="buff_x_1_load "/>
</bind>
</comp>

<comp id="294" class="1005" name="mul62_1_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul62_1 "/>
</bind>
</comp>

<comp id="299" class="1005" name="add6815_load_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add6815_load "/>
</bind>
</comp>

<comp id="304" class="1005" name="mul65_1_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="4"/>
<pin id="306" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul65_1 "/>
</bind>
</comp>

<comp id="309" class="1005" name="add2_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="34" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="34" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="89" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="34" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="96" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="152"><net_src comp="145" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="159"><net_src comp="22" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="76" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="165" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="165" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="189"><net_src comp="176" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="191"><net_src comp="186" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="197"><net_src comp="32" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="70" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="176" pin="4"/><net_sink comp="192" pin=2"/></net>

<net id="203"><net_src comp="192" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="205"><net_src comp="200" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="210"><net_src comp="165" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="217" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="225"><net_src comp="141" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="226" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="233"><net_src comp="56" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="236"><net_src comp="230" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="241"><net_src comp="60" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="243"><net_src comp="238" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="244"><net_src comp="238" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="248"><net_src comp="64" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="253"><net_src comp="168" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="89" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="262"><net_src comp="96" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="267"><net_src comp="109" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="272"><net_src comp="128" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="277"><net_src comp="103" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="282"><net_src comp="116" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="287"><net_src comp="122" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="292"><net_src comp="135" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="297"><net_src comp="145" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="302"><net_src comp="217" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="307"><net_src comp="145" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="312"><net_src comp="141" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="141" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add6815_out | {8 }
 - Input state : 
	Port: gesummv_Pipeline_lp4 : select_ln33 | {1 }
	Port: gesummv_Pipeline_lp4 : i_2 | {1 }
	Port: gesummv_Pipeline_lp4 : buff_B | {1 2 }
	Port: gesummv_Pipeline_lp4 : buff_B_1 | {1 2 }
	Port: gesummv_Pipeline_lp4 : beta | {1 }
	Port: gesummv_Pipeline_lp4 : buff_x | {1 2 }
	Port: gesummv_Pipeline_lp4 : buff_x_1 | {1 2 }
  - Chain level:
	State 1
		store_ln6 : 1
		j : 1
		tmp : 2
		br_ln32 : 3
		lshr_ln6_5 : 2
		zext_ln6 : 3
		tmp_s : 3
		zext_ln33 : 4
		buff_B_addr : 5
		buff_B_1_addr : 5
		buff_B_load : 6
		buff_x_addr : 4
		buff_x_load : 5
		buff_B_1_load : 6
		buff_x_1_addr : 4
		buff_x_1_load : 5
		add_ln32 : 2
		store_ln6 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		write_ln0 : 1
	State 9
		add2 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		store_ln33 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_141         |    2    |   227   |   214   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_145         |    3    |   128   |   135   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln32_fu_206       |    0    |    0    |    14   |
|----------|-----------------------------|---------|---------|---------|
|          |     beta_read_read_fu_64    |    0    |    0    |    0    |
|   read   |     i_2_read_read_fu_70     |    0    |    0    |    0    |
|          | select_ln33_read_read_fu_76 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_82    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|          tmp_fu_168         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|      lshr_ln6_5_fu_176      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |       zext_ln6_fu_186       |    0    |    0    |    0    |
|          |       zext_ln33_fu_200      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_s_fu_192        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   355   |   363   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     add2_reg_309    |   32   |
| add6815_load_reg_299|   32   |
|   add6815_reg_230   |   32   |
|  beta_read_reg_245  |   32   |
|buff_B_1_addr_reg_259|   11   |
|buff_B_1_load_reg_284|   32   |
| buff_B_addr_reg_254 |   11   |
| buff_B_load_reg_274 |   32   |
|buff_x_1_addr_reg_269|    5   |
|buff_x_1_load_reg_289|   32   |
| buff_x_addr_reg_264 |    5   |
| buff_x_load_reg_279 |   32   |
|     j_1_reg_238     |    7   |
|   mul62_1_reg_294   |   32   |
|   mul65_1_reg_304   |   32   |
|       reg_149       |   32   |
|     tmp_reg_250     |    1   |
+---------------------+--------+
|        Total        |   392  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_103 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_116 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_122 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_135 |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_141    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_141    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_145    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_145    |  p1  |   3  |  32  |   96   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   448  ||  3.612  ||    93   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   363  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   93   |
|  Register |    -   |    -   |   392  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   747  |   456  |
+-----------+--------+--------+--------+--------+
