[23:54:30] INFO     Running containerized command:                                                         container.py:282
[07:54:30] INFO     Starting a new run of the 'Classic' flow with    flow.py:655
                    the tag 'wokwi'.                                            
[07:54:30] INFO     Starting…                                  sequential.py:294
──────────────────────────────── Verilator Lint ────────────────────────────────
[07:54:30] VERBOSE  Running 'Verilator.Lint' at                     step.py:1146
                    'runs/wokwi/01-verilator-lint'…                             
[07:54:31] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/01-verilator-lint/verilator-lint.lo             
                    g'…                                                         
%Warning-WIDTHTRUNC:                                                            
/home/ashvin/Documents/viterbi-decoder/src/expected_bits.v:30:22: Operator VAR  
'G1_MASK' expects 5 bits on the Initial value, but Initial value's VARREF       
'G1_OCT' generates 32 or 6 bits.                                                
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.expect0'        
30 |   localparam [K-1:0] G1_MASK = G1_OCT;                                     
|                      ^~~~~~~                                                  
... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.018   
... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to      
disable this message.                                                           
%Warning-WIDTHTRUNC:                                                            
/home/ashvin/Documents/viterbi-decoder/src/traceback.v:80:29: Operator ASSIGNDLY
expects 5 bits on the Assign RHS, but Assign RHS's COND generates 32 or 6 bits. 
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.tb_core'        
80 |                     tb_time <= (tb_time == 0) ? (D-1) : (tb_time - 1);     
|                             ^~                                                
%Warning-WIDTHEXPAND:                                                           
/home/ashvin/Documents/viterbi-decoder/src/traceback.v:92:34: Operator EQ       
expects 32 or 6 bits on the LHS, but LHS's VARREF 'tb_count' generates 5 bits.  
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.tb_core'        
92 |                     if (tb_count == D - 1) begin                           
|                                  ^~                                           
%Warning-WIDTHEXPAND:                                                           
/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:38:18: Operator EQ    
expects 32 or 6 bits on the LHS, but LHS's VARREF 'wr_ptr' generates 5 bits.    
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem'       
38 |       if (wr_ptr == D - 1)                                                 
|                  ^~                                                           
%Warning-WIDTHEXPAND:                                                           
/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:77:38: Operator EQ    
expects 32 bits on the LHS, but LHS's VARREF 'sweep_idx' generates 4 bits.      
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst'                
77 |     assign last_idx     = (sweep_idx == S-1);                              
|                                      ^~                                       
%Warning-UNUSEDSIGNAL:                                                          
/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:67:35: Signal is not  
used: 'prev_bank_sel'                                                           
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst'                
67 |     logic                         prev_bank_sel;                           
|                                   ^~~~~~~~~~~~~                               
%Warning-UNUSEDPARAM:                                                           
/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:5:15: Parameter is not
used: 'Wm'                                                                      
: ... note: In instance 'tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem'       
5 |     parameter Wm = 8,                                                       
|               ^~                                                              
%Warning-SYNCASYNCNET:                                                          
/home/ashvin/Documents/viterbi-decoder/src/project.v:40:18: Signal flopped as   
both synchronous and async: 'tt_um_ashvin_viterbi.rst_i'                        
/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:84:13: ... Location of
async usage                                                                     
84 |         if (rst) begin                                                     
|             ^~~                                                               
/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:40:9: ... Location of sync 
usage                                                                           
40 |     if (rst) begin                                                         
|         ^~~                                                                   
────────────────────────── Lint Timing Errors Checker ──────────────────────────
[07:54:31] VERBOSE  Running 'Checker.LintTimingConstructs' at       step.py:1146
                    'runs/wokwi/02-checker-linttimingconstructs'…               
[07:54:31] INFO     Check for Lint Timing Errors clear.           checker.py:404
───────────────────────────── Lint Errors Checker ──────────────────────────────
[07:54:31] VERBOSE  Running 'Checker.LintErrors' at                 step.py:1146
                    'runs/wokwi/03-checker-linterrors'…                         
[07:54:31] INFO     Check for Lint errors clear.                  checker.py:132
──────────────────────────── Lint Warnings Checker ─────────────────────────────
[07:54:31] VERBOSE  Running 'Checker.LintWarnings' at               step.py:1146
                    'runs/wokwi/04-checker-lintwarnings'…                       
[07:54:31] WARNING  8 Lint warnings found.                        checker.py:123
───────────────────────────── Generate JSON Header ─────────────────────────────
[07:54:31] VERBOSE  Running 'Yosys.JsonHeader' at                   step.py:1146
                    'runs/wokwi/05-yosys-jsonheader'…                           
[07:54:31] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/05-yosys-jsonheader/yosys-jsonheade             
                    r.log'…                                                     
                                                                                
/----------------------------------------------------------------------------\  
|  yosys -- Yosys Open SYnthesis Suite                                       |  
|  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |  
|  Distributed under an ISC-like license, type "license" to see terms        |  
\----------------------------------------------------------------------------/  
Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6   
-fPIC -O3)                                                                      
Loaded SDC plugin                                                               
                                                                                
1. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/4cc1cc59b602408eb76341e895
7fbb33.bb.v                                                                     
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/4cc1cc59b602408eb76341e89
57fbb33.bb.v' to AST representation.                                            
Generating RTLIL representation for module `\sky130_ef_sc_hd__decap_12'.        
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_12'.         
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_4'.          
Generating RTLIL representation for module `\sky130_ef_sc_hd__fill_8'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111o_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_0'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2111oi_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211o_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a211oi_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21bo_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_0'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21boi_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a21oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221o_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a221oi_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a222oi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a22oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2o_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a2bb2oi_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311o_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a311oi_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a31oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a32oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41o_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__a41oi_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_0'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and2b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and3b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__and4bb_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_12'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_16'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_6'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__buf_8'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_16'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufbuf_8'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_16'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__bufinv_8'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_16'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkbuf_8'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_1'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s15_2'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_1'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s18_2'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_1'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s25_2'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_1'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkdlybuf4s50_2'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_16'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinv_8'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_2'.      
Generating RTLIL representation for module `\sky130_fd_sc_hd__clkinvlp_4'.      
Generating RTLIL representation for module `\sky130_fd_sc_hd__conb_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_12'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_3'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_6'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__decap_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfbbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrbp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfrtp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfsbp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfstp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxbp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dfxtp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__diode_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlclkp_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrbp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtn_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlrtp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxbp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtn_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlxtp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd1_1'.   
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd2_1'.   
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlygate4sd3_1'.   
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s2s_1'.  
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s4s_1'.  
Generating RTLIL representation for module `\sky130_fd_sc_hd__dlymetal6s6s_1'.  
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__ebufn_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__edfxtp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_0'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvn_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__einvp_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_1'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_2'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__fa_4'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__fah_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcin_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__fahcon_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__fill_8'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_1'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_2'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__ha_4'.            
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_12'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_16'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_6'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__inv_8'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__lpflow_bleeder_1'.
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_1'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_16'.                                      
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_2'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_4'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkbufkapwr_8'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_1'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_16'.                                      
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_2'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_4'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_clkinvkapwr_8'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_12'.                                       
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_3'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_4'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_6'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_decapkapwr_8'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso0n_1'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso0p_1'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso1n_1'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputiso1p_1'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_inputisolatch_1'.                                     
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_1'.                                         
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_16'.                                        
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_2'.                                         
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_4'.                                         
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrc_8'.                                         
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_isobufsrckapwr_16'.                                   
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1'.                           
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2'.                           
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4'.                           
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4'.                                  
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1'.                              
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2'.                              
Generating RTLIL representation for module                                      
`\sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4'.                              
Generating RTLIL representation for module `\sky130_fd_sc_hd__macro_sparecell'. 
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__maj3_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2_8'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux2i_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__mux4_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2_8'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand2b_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand3b_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4b_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__nand4bb_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2_8'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor2b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor3b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4b_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__nor4bb_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111a_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2111ai_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211a_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o211ai_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_0'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21ba_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o21bai_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221a_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o221ai_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o22ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2a_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o2bb2ai_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311a_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_0'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o311ai_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o31ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o32ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41a_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__o41ai_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_0'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or2b_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or3b_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4_4'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4b_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__or4bb_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__probe_p_8'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__probec_p_8'.      
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbn_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfbbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrbp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtn_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfrtp_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfsbp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfstp_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxbp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_1'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_2'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdfxtp_4'.        
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sdlclkp_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxbp_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_2'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__sedfxtp_4'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_1'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__tap_2'.           
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd2_1'.      
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvgnd_1'.       
Generating RTLIL representation for module `\sky130_fd_sc_hd__tapvpwrvgnd_1'.   
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor2_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_1'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_2'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xnor3_4'.         
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor2_4'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_1'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_2'.          
Generating RTLIL representation for module `\sky130_fd_sc_hd__xor3_4'.          
Successfully finished Verilog frontend.                                         
                                                                                
2. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/project.v                            
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/project.v' to AST representation.   
Storing AST representation for module `$abstract\tt_um_ashvin_viterbi'.         
Successfully finished Verilog frontend.                                         
                                                                                
3. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v                       
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v' to AST              
representation.                                                                 
Storing AST representation for module `$abstract\tt_um_viterbi_core'.           
Successfully finished Verilog frontend.                                         
                                                                                
4. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/branch_metric.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/branch_metric.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\branch_metric'.                
Successfully finished Verilog frontend.                                         
                                                                                
5. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/expected_bits.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/expected_bits.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\expected_bits'.                
Successfully finished Verilog frontend.                                         
                                                                                
6. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/ham2.v                               
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/ham2.v' to AST representation.      
Storing AST representation for module `$abstract\ham2'.                         
Successfully finished Verilog frontend.                                         
                                                                                
7. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/acs_core.v                           
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/acs_core.v' to AST representation.  
Storing AST representation for module `$abstract\acs_core'.                     
Successfully finished Verilog frontend.                                         
                                                                                
8. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v                            
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v' to AST representation.   
Storing AST representation for module `$abstract\pm_bank'.                      
Successfully finished Verilog frontend.                                         
                                                                                
9. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v                       
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v' to AST              
representation.                                                                 
Storing AST representation for module `$abstract\survivor_mem'.                 
Successfully finished Verilog frontend.                                         
                                                                                
10. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/traceback.v                          
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/traceback.v' to AST representation. 
Storing AST representation for module `$abstract\traceback'.                    
Successfully finished Verilog frontend.                                         
                                                                                
11. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/sym_unpacker_4x.v                    
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/sym_unpacker_4x.v' to AST           
representation.                                                                 
Storing AST representation for module `$abstract\sym_unpacker_4x'.              
Successfully finished Verilog frontend.                                         
                                                                                
12. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/bit_packer_8x.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/bit_packer_8x.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\bit_packer_8x'.                
Successfully finished Verilog frontend.                                         
                                                                                
13. Executing HIERARCHY pass (managing design hierarchy).                       
                                                                                
14. Executing AST frontend in derive mode using pre-parsed AST for module       
`\tt_um_ashvin_viterbi'.                                                        
Generating RTLIL representation for module `\tt_um_ashvin_viterbi'.             
                                                                                
14.1. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Parameter \K = 5                                                                
Parameter \D = 32                                                               
Parameter \Wm = 6                                                               
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
                                                                                
14.2. Executing AST frontend in derive mode using pre-parsed AST for module     
`\tt_um_viterbi_core'.                                                          
Parameter \K = 5                                                                
Parameter \D = 32                                                               
Parameter \Wm = 6                                                               
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
Generating RTLIL representation for module                                      
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core'.         
                                                                                
14.3. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Parameter \M = 4                                                                
Parameter \D = 32                                                               
                                                                                
14.4. Executing AST frontend in derive mode using pre-parsed AST for module     
`\traceback'.                                                                   
Parameter \M = 4                                                                
Parameter \D = 32                                                               
Generating RTLIL representation for module                                      
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback'.                  
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
Parameter \D = 32                                                               
                                                                                
14.5. Executing AST frontend in derive mode using pre-parsed AST for module     
`\survivor_mem'.                                                                
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
Parameter \D = 32                                                               
Generating RTLIL representation for module                                      
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem'.               
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
                                                                                
14.6. Executing AST frontend in derive mode using pre-parsed AST for module     
`\pm_bank'.                                                                     
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
Generating RTLIL representation for module                                      
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank'.                    
Parameter \Wm = 6                                                               
Parameter \Wb = 2                                                               
                                                                                
14.7. Executing AST frontend in derive mode using pre-parsed AST for module     
`\acs_core'.                                                                    
Parameter \Wm = 6                                                               
Parameter \Wb = 2                                                               
Generating RTLIL representation for module                                      
`$paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core'.                   
Parameter \Wb = 2                                                               
                                                                                
14.8. Executing AST frontend in derive mode using pre-parsed AST for module     
`\branch_metric'.                                                               
Parameter \Wb = 2                                                               
Generating RTLIL representation for module                                      
`$paramod\branch_metric\Wb=s32'00000000000000000000000000000010'.               
Parameter \K = 5                                                                
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
                                                                                
14.9. Executing AST frontend in derive mode using pre-parsed AST for module     
`\expected_bits'.                                                               
Parameter \K = 5                                                                
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
Generating RTLIL representation for module                                      
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits'.              
Parameter \K = 5                                                                
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
Found cached RTLIL representation for module                                    
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits'.              
                                                                                
14.10. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
                                                                                
14.11. Executing AST frontend in derive mode using pre-parsed AST for module    
`\ham2'.                                                                        
Generating RTLIL representation for module `\ham2'.                             
                                                                                
14.12. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
                                                                                
14.13. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
Removing unused module `$abstract\bit_packer_8x'.                               
Removing unused module `$abstract\sym_unpacker_4x'.                             
Removing unused module `$abstract\traceback'.                                   
Removing unused module `$abstract\survivor_mem'.                                
Removing unused module `$abstract\pm_bank'.                                     
Removing unused module `$abstract\acs_core'.                                    
Removing unused module `$abstract\ham2'.                                        
Removing unused module `$abstract\expected_bits'.                               
Removing unused module `$abstract\branch_metric'.                               
Removing unused module `$abstract\tt_um_viterbi_core'.                          
Removing unused module `$abstract\tt_um_ashvin_viterbi'.                        
Removed 11 unused modules.                                                      
Renaming module tt_um_ashvin_viterbi to tt_um_ashvin_viterbi.                   
                                                                                
15. Executing PROC pass (convert processes to netlists).                        
                                                                                
15.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).    
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$49'.                    
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$49'.                    
Cleaned up 1 empty switch.                                                      
                                                                                
15.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).    
Marked 5 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:39$183 in module     
$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.                      
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:28$178 in module     
$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.                      
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:23$76 in module 
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.                 
Marked 4 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/traceback.v:36$50 in module    
$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.                    
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$15 in module  
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$14 in module 
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Removed a total of 0 dead cases.                                                
                                                                                
15.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).    
Removed 2 redundant assignments.                                                
Promoted 94 assignments to connections.                                         
                                                                                
15.4. Executing PROC_INIT pass (extract init attributes).                       
                                                                                
15.5. Executing PROC_ARST pass (detect async resets in processes).              
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$14'.                   
                                                                                
15.6. Executing PROC_ROM pass (convert switches to ROMs).                       
Converted 0 switches.                                                           
<suppressed ~30 debug messages>                                                 
                                                                                
15.7. Executing PROC_MUX pass (convert decision trees to multiplexers).         
Creating decoders for process                                                   
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
1/150:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_EN[5
:0]$396                                                                         
2/150:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_DATA
[5:0]$395                                                                       
3/150:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_ADDR
[3:0]$394                                                                       
4/150:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_EN[5
:0]$399                                                                         
5/150:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_DATA
[5:0]$398                                                                       
6/150:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_ADDR
[3:0]$397                                                                       
7/150:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_EN[5
:0]$393                                                                         
8/150:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_DATA
[5:0]$392                                                                       
9/150:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_ADDR
[3:0]$391                                                                       
10/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_EN[5
:0]$390                                                                         
11/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_DATA
[5:0]$389                                                                       
12/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_ADDR
[3:0]$388                                                                       
13/150: $3\i[31:0]                                                              
14/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$159_EN[5
:0]$371                                                                         
15/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$158_EN[5
:0]$370                                                                         
16/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$157_EN[5
:0]$369                                                                         
17/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$156_EN[5
:0]$368                                                                         
18/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$155_EN[5
:0]$367                                                                         
19/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN[5
:0]$366                                                                         
20/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN[5
:0]$365                                                                         
21/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN[5
:0]$364                                                                         
22/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN[5
:0]$363                                                                         
23/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN[5
:0]$362                                                                         
24/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN[5
:0]$361                                                                         
25/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$148_EN[5
:0]$360                                                                         
26/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$147_EN[5
:0]$359                                                                         
27/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$146_EN[5
:0]$358                                                                         
28/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$145_EN[5
:0]$357                                                                         
29/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$144_EN[5
:0]$356                                                                         
30/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$175_EN[5
:0]$387                                                                         
31/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$174_EN[5
:0]$386                                                                         
32/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$173_EN[5
:0]$385                                                                         
33/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$172_EN[5
:0]$384                                                                         
34/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$171_EN[5
:0]$383                                                                         
35/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN[5
:0]$382                                                                         
36/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN[5
:0]$381                                                                         
37/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN[5
:0]$380                                                                         
38/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN[5
:0]$379                                                                         
39/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN[5
:0]$378                                                                         
40/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN[5
:0]$377                                                                         
41/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$164_EN[5
:0]$376                                                                         
42/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$163_EN[5
:0]$375                                                                         
43/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$162_EN[5
:0]$374                                                                         
44/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$161_EN[5
:0]$373                                                                         
45/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$160_EN[5
:0]$372                                                                         
46/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$175_EN[5
:0]$355                                                                         
47/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$174_EN[5
:0]$354                                                                         
48/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$173_EN[5
:0]$353                                                                         
49/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$172_EN[5
:0]$352                                                                         
50/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$171_EN[5
:0]$351                                                                         
51/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN[5
:0]$350                                                                         
52/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN[5
:0]$349                                                                         
53/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN[5
:0]$348                                                                         
54/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN[5
:0]$347                                                                         
55/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN[5
:0]$346                                                                         
56/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN[5
:0]$345                                                                         
57/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$164_EN[5
:0]$344                                                                         
58/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$163_EN[5
:0]$343                                                                         
59/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$162_EN[5
:0]$342                                                                         
60/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$161_EN[5
:0]$341                                                                         
61/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$160_EN[5
:0]$340                                                                         
62/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$159_EN[5
:0]$339                                                                         
63/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$158_EN[5
:0]$338                                                                         
64/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$157_EN[5
:0]$337                                                                         
65/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$156_EN[5
:0]$336                                                                         
66/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$155_EN[5
:0]$335                                                                         
67/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN[5
:0]$334                                                                         
68/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN[5
:0]$333                                                                         
69/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN[5
:0]$332                                                                         
70/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN[5
:0]$331                                                                         
71/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN[5
:0]$330                                                                         
72/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN[5
:0]$329                                                                         
73/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$148_EN[5
:0]$328                                                                         
74/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$147_EN[5
:0]$327                                                                         
75/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$146_EN[5
:0]$326                                                                         
76/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$145_EN[5
:0]$325                                                                         
77/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$144_EN[5
:0]$324                                                                         
78/150: $2\i[31:0]                                                              
79/150: $1\i[31:0]                                                              
80/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$143_EN[5
:0]$285                                                                         
81/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$142_EN[5
:0]$284                                                                         
82/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$141_EN[5
:0]$283                                                                         
83/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$140_EN[5
:0]$282                                                                         
84/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$139_EN[5
:0]$281                                                                         
85/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$138_EN[5
:0]$280                                                                         
86/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$137_EN[5
:0]$279                                                                         
87/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$136_EN[5
:0]$278                                                                         
88/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$135_EN[5
:0]$277                                                                         
89/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$134_EN[5
:0]$276                                                                         
90/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$133_EN[5
:0]$275                                                                         
91/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$132_EN[5
:0]$274                                                                         
92/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$131_EN[5
:0]$273                                                                         
93/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$130_EN[5
:0]$272                                                                         
94/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$129_EN[5
:0]$271                                                                         
95/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$128_EN[5
:0]$270                                                                         
96/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$127_EN[5
:0]$269                                                                         
97/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$126_EN[5
:0]$268                                                                         
98/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$125_EN[5
:0]$267                                                                         
99/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$124_EN[5
:0]$266                                                                         
100/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$123_EN[5
:0]$265                                                                         
101/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$122_EN[5
:0]$264                                                                         
102/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$121_EN[5
:0]$263                                                                         
103/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$120_EN[5
:0]$262                                                                         
104/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$119_EN[5
:0]$261                                                                         
105/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$118_EN[5
:0]$260                                                                         
106/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$117_EN[5
:0]$259                                                                         
107/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$116_EN[5
:0]$258                                                                         
108/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$115_EN[5
:0]$257                                                                         
109/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$114_EN[5
:0]$256                                                                         
110/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$113_EN[5
:0]$255                                                                         
111/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$112_EN[5
:0]$254                                                                         
112/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_EN[5
:0]$323                                                                         
113/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_DATA
[5:0]$322                                                                       
114/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_ADDR
[3:0]$321                                                                       
115/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_EN[5
:0]$320                                                                         
116/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_DATA
[5:0]$319                                                                       
117/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_ADDR
[3:0]$318                                                                       
118/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$175_EN[5
:0]$317                                                                         
119/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$174_EN[5
:0]$316                                                                         
120/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$173_EN[5
:0]$315                                                                         
121/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$172_EN[5
:0]$314                                                                         
122/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$171_EN[5
:0]$313                                                                         
123/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN[5
:0]$312                                                                         
124/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN[5
:0]$311                                                                         
125/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN[5
:0]$310                                                                         
126/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN[5
:0]$309                                                                         
127/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN[5
:0]$308                                                                         
128/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN[5
:0]$307                                                                         
129/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$164_EN[5
:0]$306                                                                         
130/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$163_EN[5
:0]$305                                                                         
131/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$162_EN[5
:0]$304                                                                         
132/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$161_EN[5
:0]$303                                                                         
133/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$160_EN[5
:0]$302                                                                         
134/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$159_EN[5
:0]$301                                                                         
135/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$158_EN[5
:0]$300                                                                         
136/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$157_EN[5
:0]$299                                                                         
137/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$156_EN[5
:0]$298                                                                         
138/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$155_EN[5
:0]$297                                                                         
139/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN[5
:0]$296                                                                         
140/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN[5
:0]$295                                                                         
141/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN[5
:0]$294                                                                         
142/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN[5
:0]$293                                                                         
143/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN[5
:0]$292                                                                         
144/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN[5
:0]$291                                                                         
145/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$148_EN[5
:0]$290                                                                         
146/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$147_EN[5
:0]$289                                                                         
147/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$146_EN[5
:0]$288                                                                         
148/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$145_EN[5
:0]$287                                                                         
149/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$144_EN[5
:0]$286                                                                         
150/150: $0\prev_A[0:0]                                                         
Creating decoders for process                                                   
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$178'.                                  
1/2: $1\rd_pm1[5:0]                                                             
2/2: $1\rd_pm0[5:0]                                                             
Creating decoders for process                                                   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$109'.                         
Creating decoders for process                                                   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
1/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$74_EN
[15:0]$105                                                                      
2/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$74_DA
TA[15:0]$104                                                                    
3/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$74_AD
DR[4:0]$103                                                                     
4/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:35$73_EN
[15:0]$99                                                                       
5/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:34$72_EN
[15:0]$98                                                                       
6/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:33$71_EN
[15:0]$97                                                                       
7/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:32$70_EN
[15:0]$96                                                                       
8/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:31$69_EN
[15:0]$95                                                                       
9/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:30$68_EN
[15:0]$94                                                                       
10/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:29$67_EN
[15:0]$93                                                                       
11/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:28$66_EN
[15:0]$92                                                                       
12/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:27$65_EN
[15:0]$91                                                                       
13/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:26$64_EN
[15:0]$90                                                                       
14/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$74_EN
[15:0]$102                                                                      
15/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$74_DA
TA[15:0]$101                                                                    
16/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$74_AD
DR[4:0]$100                                                                     
17/17: $0\wr_ptr[4:0]                                                           
Creating decoders for process                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
1/9: $0\traceback_active[0:0]                                                   
2/9: $0\survivor_bit_latched[0:0]                                               
3/9: $0\current_state[3:0]                                                      
4/9: $0\tb_count[4:0]                                                           
5/9: $0\tb_state[3:0]                                                           
6/9: $0\tb_time[4:0]                                                            
7/9: $0\state[1:0]                                                              
8/9: $0\dec_bit[0:0]                                                            
9/9: $0\dec_bit_valid[0:0]                                                      
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
1/2: $0\init_frame_pulse[0:0]                                                   
2/2: $0\init_pending[0:0]                                                       
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42'.                  
1/1: $0\s_end_state[3:0]                                                        
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
1/2: $0\best_state[3:0]                                                         
2/2: $0\best_metric[5:0]                                                        
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
1/6: $3$lookahead\surv_row$21[15:0]$31                                          
2/6:                                                                            
$3$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$7[3:0]$30                                                                      
3/6: $2$lookahead\surv_row$21[15:0]$28                                          
4/6:                                                                            
$2$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$7[3:0]$27                                                                      
5/6: $1$lookahead\surv_row$21[15:0]$26                                          
6/6:                                                                            
$1$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$7[3:0]$25                                                                      
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17'.                  
1/1: $0\sweep_idx[3:0]                                                          
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16'.                  
1/1: $0\rx_sym_q[1:0]                                                           
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$15'.                    
1/3: $3\state_next[1:0]                                                         
2/3: $2\state_next[1:0]                                                         
3/3: $1\state_next[1:0]                                                         
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$14'.                   
1/1: $0\state[1:0]                                                              
Creating decoders for process                                                   
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$405'.                      
                                                                                
15.8. Executing PROC_DLATCH pass (convert process syncs to latches).            
No latch inferred for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\rd_pm0' from process
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$178'.                                  
No latch inferred for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\rd_pm1' from process
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$178'.                                  
No latch inferred for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$mem2bits$\mem$/
home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:46$75' from process    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$109'.                         
No latch inferred for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\state_nex
t' from process                                                                 
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$15'.                    
No latch inferred for signal                                                    
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.\expected' from
process                                                                         
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$405'.                      
No latch inferred for signal                                                    
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.\reg_vec' from 
process                                                                         
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$405'.                      
                                                                                
15.9. Executing PROC_DFF pass (convert process syncs to FFs).                   
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\prev_A' using       
process                                                                         
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1440' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\i' using process    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1441' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$112_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1442' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$113_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1443' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$114_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1444' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$115_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1445' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$116_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1446' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$117_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1447' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$118_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1448' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$119_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1449' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$120_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1450' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$121_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1451' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$122_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1452' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$123_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1453' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$124_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1454' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$125_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1455' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$126_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1456' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$127_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1457' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$128_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1458' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$129_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1459' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$130_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1460' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$131_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1461' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$132_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1462' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$133_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1463' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$134_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1464' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$135_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1465' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$136_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1466' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$137_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1467' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$138_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1468' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$139_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1469' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$140_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1470' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$141_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1471' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$142_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1472' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$143_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1473' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:52$144_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1474' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$145_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1475' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$146_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1476' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$147_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1477' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$148_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1478' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1479' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1480' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1481' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1482' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1483' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1484' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$155_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1485' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$156_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1486' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$157_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1487' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$158_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1488' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$159_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1489' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:58$160_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1490' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$161_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1491' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$162_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1492' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$163_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1493' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$164_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1494' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1495' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1496' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1497' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1498' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1499' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1500' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$171_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1501' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$172_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1502' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$173_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1503' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$174_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1504' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$175_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1505' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_ADDR' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1506' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_DATA' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1507' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1508' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_ADDR' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1509' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_DATA' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1510' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1511' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.\wr_ptr' using  
process                                                                         
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1512' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:26$64_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1513' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:27$65_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1514' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:28$66_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1515' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:29$67_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1516' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:30$68_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1517' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:31$69_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1518' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:32$70_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1519' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:33$71_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1520' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:34$72_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1521' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:35$73_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1522' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$74_ADDR' using process 
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1523' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$74_DATA' using process 
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1524' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$74_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1525' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\dec_bit_valid'    
using process                                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
created $dff cell `$procdff$1526' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\dec_bit' using    
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
created $dff cell `$procdff$1527' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\state' using      
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
created $dff cell `$procdff$1528' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\tb_time' using    
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
created $dff cell `$procdff$1529' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\tb_state' using   
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
created $dff cell `$procdff$1530' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\tb_count' using   
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
created $dff cell `$procdff$1531' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\current_state'    
using process                                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
created $dff cell `$procdff$1532' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\survivor_bit_latch
ed' using process                                                               
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
created $dff cell `$procdff$1533' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\traceback_active' 
using process                                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
created $dff cell `$procdff$1534' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\init_pend
ing' using process                                                              
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
created $adff cell `$procdff$1537' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\init_fram
e_pulse' using process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
created $adff cell `$procdff$1540' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\s_end_sta
te' using process                                                               
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42'.                  
created $adff cell `$procdff$1543' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\best_metr
ic' using process                                                               
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
created $adff cell `$procdff$1546' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\best_stat
e' using process                                                                
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
created $adff cell `$procdff$1549' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\surv_row'
using process                                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
created $adff cell `$procdff$1552' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$bitselwri
te$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140$7' using   
process                                                                         
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
created $adff cell `$procdff$1555' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$lookahead
\surv_row$21' using process                                                     
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
created $adff cell `$procdff$1558' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\sweep_idx
' using process                                                                 
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17'.                  
created $adff cell `$procdff$1561' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\rx_sym_q'
using process                                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16'.                  
created $adff cell `$procdff$1564' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\state'   
using process                                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$14'.                   
created $adff cell `$procdff$1567' with positive edge clock and positive level  
reset.                                                                          
                                                                                
15.10. Executing PROC_MEMWR pass (convert process memory writes to cells).      
                                                                                
15.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).   
Found and cleaned up 6 empty switches in                                        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
Removing empty process                                                          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
Found and cleaned up 1 empty switch in                                          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$178'.                                  
Removing empty process                                                          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$178'.                                  
Removing empty process                                                          
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$109'.                         
Found and cleaned up 3 empty switches in                                        
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
Removing empty process                                                          
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
Found and cleaned up 6 empty switches in                                        
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
Removing empty process                                                          
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
Found and cleaned up 2 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17'.                  
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$15'.                    
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$15'.                    
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$14'.                   
Removing empty process                                                          
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$405'.                      
Cleaned up 30 empty switches.                                                   
                                                                                
15.12. Executing OPT_EXPR pass (perform const folding).                         
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~1 debug messages>                                                  
Optimizing module $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core.   
Optimizing module $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.    
Optimizing module                                                               
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.                 
Optimizing module $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.  
<suppressed ~14 debug messages>                                                 
Optimizing module                                                               
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
<suppressed ~17 debug messages>                                                 
Optimizing module                                                               
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010.                 
Optimizing module ham2.                                                         
Optimizing module                                                               
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.                
<suppressed ~2 debug messages>                                                  
                                                                                
16. Executing FLATTEN pass (flatten design).                                    
Deleting now unused module                                                      
$paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core.                     
Deleting now unused module                                                      
$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.                      
Deleting now unused module                                                      
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.                 
Deleting now unused module                                                      
$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.                    
Deleting now unused module                                                      
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Deleting now unused module                                                      
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010.                 
Deleting now unused module ham2.                                                
Deleting now unused module                                                      
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.                
<suppressed ~10 debug messages>                                                 
                                                                                
17. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Warning: Driver-driver conflict for                                             
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4_Y [7] between    
cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.Y and       
constant 1'0 in tt_um_ashvin_viterbi: Resolved using constant.                  
Warning: Driver-driver conflict for                                             
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4_Y [6] between    
cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.Y and       
constant 1'0 in tt_um_ashvin_viterbi: Resolved using constant.                  
Warning: Driver-driver conflict for                                             
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4_Y [5] between    
cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.Y and       
constant 1'0 in tt_um_ashvin_viterbi: Resolved using constant.                  
Warning: Driver-driver conflict for                                             
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4_Y [4] between    
cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.Y and       
constant 1'0 in tt_um_ashvin_viterbi: Resolved using constant.                  
Warning: Driver-driver conflict for                                             
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4_Y [3] between    
cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.Y and       
constant 1'0 in tt_um_ashvin_viterbi: Resolved using constant.                  
Removed 105 unused cells and 842 unused wires.                                  
<suppressed ~184 debug messages>                                                
────────────────────────────────── Synthesis ───────────────────────────────────
[07:54:31] VERBOSE  Running 'Yosys.Synthesis' at                    step.py:1146
                    'runs/wokwi/06-yosys-synthesis'…                            
[07:54:31] VERBOSE  Logging subprocess to                           step.py:1342
                    'runs/wokwi/06-yosys-synthesis/yosys-synthesis.             
                    log'…                                                       
                                                                                
/----------------------------------------------------------------------------\  
|  yosys -- Yosys Open SYnthesis Suite                                       |  
|  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |  
|  Distributed under an ISC-like license, type "license" to see terms        |  
\----------------------------------------------------------------------------/  
Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6   
-fPIC -O3)                                                                      
Loaded SDC plugin                                                               
                                                                                
1. Executing Liberty frontend:                                                  
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib   
Imported 428 cell types from liberty file.                                      
[INFO] Using SDC file                                                           
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/synthesis.
abc.sdc' for ABC…                                                               
                                                                                
2. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/project.v                            
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/project.v' to AST representation.   
Storing AST representation for module `$abstract\tt_um_ashvin_viterbi'.         
Successfully finished Verilog frontend.                                         
                                                                                
3. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v                       
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v' to AST              
representation.                                                                 
Storing AST representation for module `$abstract\tt_um_viterbi_core'.           
Successfully finished Verilog frontend.                                         
                                                                                
4. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/branch_metric.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/branch_metric.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\branch_metric'.                
Successfully finished Verilog frontend.                                         
                                                                                
5. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/expected_bits.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/expected_bits.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\expected_bits'.                
Successfully finished Verilog frontend.                                         
                                                                                
6. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/ham2.v                               
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/ham2.v' to AST representation.      
Storing AST representation for module `$abstract\ham2'.                         
Successfully finished Verilog frontend.                                         
                                                                                
7. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/acs_core.v                           
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/acs_core.v' to AST representation.  
Storing AST representation for module `$abstract\acs_core'.                     
Successfully finished Verilog frontend.                                         
                                                                                
8. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v                            
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v' to AST representation.   
Storing AST representation for module `$abstract\pm_bank'.                      
Successfully finished Verilog frontend.                                         
                                                                                
9. Executing Verilog-2005 frontend:                                             
/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v                       
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v' to AST              
representation.                                                                 
Storing AST representation for module `$abstract\survivor_mem'.                 
Successfully finished Verilog frontend.                                         
                                                                                
10. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/traceback.v                          
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/traceback.v' to AST representation. 
Storing AST representation for module `$abstract\traceback'.                    
Successfully finished Verilog frontend.                                         
                                                                                
11. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/sym_unpacker_4x.v                    
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/sym_unpacker_4x.v' to AST           
representation.                                                                 
Storing AST representation for module `$abstract\sym_unpacker_4x'.              
Successfully finished Verilog frontend.                                         
                                                                                
12. Executing Verilog-2005 frontend:                                            
/home/ashvin/Documents/viterbi-decoder/src/bit_packer_8x.v                      
Parsing SystemVerilog input from                                                
`/home/ashvin/Documents/viterbi-decoder/src/bit_packer_8x.v' to AST             
representation.                                                                 
Storing AST representation for module `$abstract\bit_packer_8x'.                
Successfully finished Verilog frontend.                                         
                                                                                
13. Executing HIERARCHY pass (managing design hierarchy).                       
                                                                                
14. Executing AST frontend in derive mode using pre-parsed AST for module       
`\tt_um_ashvin_viterbi'.                                                        
Generating RTLIL representation for module `\tt_um_ashvin_viterbi'.             
                                                                                
14.1. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Parameter \K = 5                                                                
Parameter \D = 32                                                               
Parameter \Wm = 6                                                               
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
                                                                                
14.2. Executing AST frontend in derive mode using pre-parsed AST for module     
`\tt_um_viterbi_core'.                                                          
Parameter \K = 5                                                                
Parameter \D = 32                                                               
Parameter \Wm = 6                                                               
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
Generating RTLIL representation for module                                      
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core'.         
                                                                                
14.3. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Parameter \M = 4                                                                
Parameter \D = 32                                                               
                                                                                
14.4. Executing AST frontend in derive mode using pre-parsed AST for module     
`\traceback'.                                                                   
Parameter \M = 4                                                                
Parameter \D = 32                                                               
Generating RTLIL representation for module                                      
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback'.                  
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
Parameter \D = 32                                                               
                                                                                
14.5. Executing AST frontend in derive mode using pre-parsed AST for module     
`\survivor_mem'.                                                                
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
Parameter \D = 32                                                               
Generating RTLIL representation for module                                      
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem'.               
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
                                                                                
14.6. Executing AST frontend in derive mode using pre-parsed AST for module     
`\pm_bank'.                                                                     
Parameter \K = 5                                                                
Parameter \Wm = 6                                                               
Generating RTLIL representation for module                                      
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank'.                    
Parameter \Wm = 6                                                               
Parameter \Wb = 2                                                               
                                                                                
14.7. Executing AST frontend in derive mode using pre-parsed AST for module     
`\acs_core'.                                                                    
Parameter \Wm = 6                                                               
Parameter \Wb = 2                                                               
Generating RTLIL representation for module                                      
`$paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core'.                   
Parameter \Wb = 2                                                               
                                                                                
14.8. Executing AST frontend in derive mode using pre-parsed AST for module     
`\branch_metric'.                                                               
Parameter \Wb = 2                                                               
Generating RTLIL representation for module                                      
`$paramod\branch_metric\Wb=s32'00000000000000000000000000000010'.               
Parameter \K = 5                                                                
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
                                                                                
14.9. Executing AST frontend in derive mode using pre-parsed AST for module     
`\expected_bits'.                                                               
Parameter \K = 5                                                                
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
Generating RTLIL representation for module                                      
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits'.              
Parameter \K = 5                                                                
Parameter \G0_OCT = 23                                                          
Parameter \G1_OCT = 35                                                          
Found cached RTLIL representation for module                                    
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits'.              
                                                                                
14.10. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
                                                                                
14.11. Executing AST frontend in derive mode using pre-parsed AST for module    
`\ham2'.                                                                        
Generating RTLIL representation for module `\ham2'.                             
                                                                                
14.12. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
                                                                                
14.13. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
Removing unused module `$abstract\bit_packer_8x'.                               
Removing unused module `$abstract\sym_unpacker_4x'.                             
Removing unused module `$abstract\traceback'.                                   
Removing unused module `$abstract\survivor_mem'.                                
Removing unused module `$abstract\pm_bank'.                                     
Removing unused module `$abstract\acs_core'.                                    
Removing unused module `$abstract\ham2'.                                        
Removing unused module `$abstract\expected_bits'.                               
Removing unused module `$abstract\branch_metric'.                               
Removing unused module `$abstract\tt_um_viterbi_core'.                          
Removing unused module `$abstract\tt_um_ashvin_viterbi'.                        
Removed 11 unused modules.                                                      
Renaming module tt_um_ashvin_viterbi to tt_um_ashvin_viterbi.                   
                                                                                
15. Generating Graphviz representation of design.                               
Writing dot description to                                                      
`/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/hierarchy.
dot'.                                                                           
Dumping module tt_um_ashvin_viterbi to page 1.                                  
                                                                                
16. Executing TRIBUF pass.                                                      
                                                                                
17. Executing HIERARCHY pass (managing design hierarchy).                       
                                                                                
17.1. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
                                                                                
17.2. Analyzing design hierarchy..                                              
Top module:  \tt_um_ashvin_viterbi                                              
Used module:                                                                    
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core            
Used module:         $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback
Used module:                                                                    
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem                  
Used module:         $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank  
Used module:         $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core 
Used module:                                                                    
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010                  
Used module:             \ham2                                                  
Used module:                                                                    
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits                 
Removed 0 unused modules.                                                       
                                                                                
18. Executing PROC_CLEAN pass (remove empty switches from decision trees).      
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$49'.                    
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$49'.                    
Cleaned up 1 empty switch.                                                      
                                                                                
19. Executing PROC_RMDEAD pass (remove dead branches from decision trees).      
Marked 5 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:39$183 in module     
$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.                      
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:28$178 in module     
$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.                      
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:23$76 in module 
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.                 
Marked 4 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/traceback.v:36$50 in module    
$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.                    
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 3 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16 in module
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 2 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$15 in module  
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Marked 1 switch rules as full_case in process                                   
$proc$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$14 in module 
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Removed a total of 0 dead cases.                                                
                                                                                
20. Executing PROC_PRUNE pass (remove redundant assignments in processes).      
Removed 2 redundant assignments.                                                
Promoted 94 assignments to connections.                                         
                                                                                
21. Executing PROC_INIT pass (extract init attributes).                         
                                                                                
22. Executing PROC_ARST pass (detect async resets in processes).                
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16'.                  
Found async reset \rst in                                                       
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$14'.                   
                                                                                
23. Executing PROC_ROM pass (convert switches to ROMs).                         
Converted 0 switches.                                                           
<suppressed ~30 debug messages>                                                 
                                                                                
24. Executing PROC_MUX pass (convert decision trees to multiplexers).           
Creating decoders for process                                                   
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
1/150:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_EN[5
:0]$396                                                                         
2/150:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_DATA
[5:0]$395                                                                       
3/150:                                                                          
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_ADDR
[3:0]$394                                                                       
4/150:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_EN[5
:0]$399                                                                         
5/150:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_DATA
[5:0]$398                                                                       
6/150:                                                                          
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_ADDR
[3:0]$397                                                                       
7/150:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_EN[5
:0]$393                                                                         
8/150:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_DATA
[5:0]$392                                                                       
9/150:                                                                          
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_ADDR
[3:0]$391                                                                       
10/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_EN[5
:0]$390                                                                         
11/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_DATA
[5:0]$389                                                                       
12/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_ADDR
[3:0]$388                                                                       
13/150: $3\i[31:0]                                                              
14/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$159_EN[5
:0]$371                                                                         
15/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$158_EN[5
:0]$370                                                                         
16/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$157_EN[5
:0]$369                                                                         
17/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$156_EN[5
:0]$368                                                                         
18/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$155_EN[5
:0]$367                                                                         
19/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN[5
:0]$366                                                                         
20/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN[5
:0]$365                                                                         
21/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN[5
:0]$364                                                                         
22/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN[5
:0]$363                                                                         
23/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN[5
:0]$362                                                                         
24/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN[5
:0]$361                                                                         
25/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$148_EN[5
:0]$360                                                                         
26/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$147_EN[5
:0]$359                                                                         
27/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$146_EN[5
:0]$358                                                                         
28/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$145_EN[5
:0]$357                                                                         
29/150:                                                                         
$3$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$144_EN[5
:0]$356                                                                         
30/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$175_EN[5
:0]$387                                                                         
31/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$174_EN[5
:0]$386                                                                         
32/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$173_EN[5
:0]$385                                                                         
33/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$172_EN[5
:0]$384                                                                         
34/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$171_EN[5
:0]$383                                                                         
35/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN[5
:0]$382                                                                         
36/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN[5
:0]$381                                                                         
37/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN[5
:0]$380                                                                         
38/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN[5
:0]$379                                                                         
39/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN[5
:0]$378                                                                         
40/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN[5
:0]$377                                                                         
41/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$164_EN[5
:0]$376                                                                         
42/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$163_EN[5
:0]$375                                                                         
43/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$162_EN[5
:0]$374                                                                         
44/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$161_EN[5
:0]$373                                                                         
45/150:                                                                         
$3$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$160_EN[5
:0]$372                                                                         
46/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$175_EN[5
:0]$355                                                                         
47/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$174_EN[5
:0]$354                                                                         
48/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$173_EN[5
:0]$353                                                                         
49/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$172_EN[5
:0]$352                                                                         
50/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$171_EN[5
:0]$351                                                                         
51/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN[5
:0]$350                                                                         
52/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN[5
:0]$349                                                                         
53/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN[5
:0]$348                                                                         
54/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN[5
:0]$347                                                                         
55/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN[5
:0]$346                                                                         
56/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN[5
:0]$345                                                                         
57/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$164_EN[5
:0]$344                                                                         
58/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$163_EN[5
:0]$343                                                                         
59/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$162_EN[5
:0]$342                                                                         
60/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$161_EN[5
:0]$341                                                                         
61/150:                                                                         
$2$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$160_EN[5
:0]$340                                                                         
62/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$159_EN[5
:0]$339                                                                         
63/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$158_EN[5
:0]$338                                                                         
64/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$157_EN[5
:0]$337                                                                         
65/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$156_EN[5
:0]$336                                                                         
66/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$155_EN[5
:0]$335                                                                         
67/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN[5
:0]$334                                                                         
68/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN[5
:0]$333                                                                         
69/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN[5
:0]$332                                                                         
70/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN[5
:0]$331                                                                         
71/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN[5
:0]$330                                                                         
72/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN[5
:0]$329                                                                         
73/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$148_EN[5
:0]$328                                                                         
74/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$147_EN[5
:0]$327                                                                         
75/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$146_EN[5
:0]$326                                                                         
76/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$145_EN[5
:0]$325                                                                         
77/150:                                                                         
$2$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$144_EN[5
:0]$324                                                                         
78/150: $2\i[31:0]                                                              
79/150: $1\i[31:0]                                                              
80/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$143_EN[5
:0]$285                                                                         
81/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$142_EN[5
:0]$284                                                                         
82/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$141_EN[5
:0]$283                                                                         
83/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$140_EN[5
:0]$282                                                                         
84/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$139_EN[5
:0]$281                                                                         
85/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$138_EN[5
:0]$280                                                                         
86/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$137_EN[5
:0]$279                                                                         
87/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$136_EN[5
:0]$278                                                                         
88/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$135_EN[5
:0]$277                                                                         
89/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$134_EN[5
:0]$276                                                                         
90/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$133_EN[5
:0]$275                                                                         
91/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$132_EN[5
:0]$274                                                                         
92/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$131_EN[5
:0]$273                                                                         
93/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$130_EN[5
:0]$272                                                                         
94/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$129_EN[5
:0]$271                                                                         
95/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$128_EN[5
:0]$270                                                                         
96/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$127_EN[5
:0]$269                                                                         
97/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$126_EN[5
:0]$268                                                                         
98/150:                                                                         
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$125_EN[5
:0]$267                                                                         
99/150:                                                                         
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$124_EN[5
:0]$266                                                                         
100/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$123_EN[5
:0]$265                                                                         
101/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$122_EN[5
:0]$264                                                                         
102/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$121_EN[5
:0]$263                                                                         
103/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$120_EN[5
:0]$262                                                                         
104/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$119_EN[5
:0]$261                                                                         
105/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$118_EN[5
:0]$260                                                                         
106/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$117_EN[5
:0]$259                                                                         
107/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$116_EN[5
:0]$258                                                                         
108/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$115_EN[5
:0]$257                                                                         
109/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$114_EN[5
:0]$256                                                                         
110/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:44$113_EN[5
:0]$255                                                                         
111/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:43$112_EN[5
:0]$254                                                                         
112/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_EN[5
:0]$323                                                                         
113/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_DATA
[5:0]$322                                                                       
114/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_ADDR
[3:0]$321                                                                       
115/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_EN[5
:0]$320                                                                         
116/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_DATA
[5:0]$319                                                                       
117/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_ADDR
[3:0]$318                                                                       
118/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$175_EN[5
:0]$317                                                                         
119/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$174_EN[5
:0]$316                                                                         
120/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$173_EN[5
:0]$315                                                                         
121/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$172_EN[5
:0]$314                                                                         
122/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$171_EN[5
:0]$313                                                                         
123/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN[5
:0]$312                                                                         
124/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN[5
:0]$311                                                                         
125/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN[5
:0]$310                                                                         
126/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN[5
:0]$309                                                                         
127/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN[5
:0]$308                                                                         
128/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN[5
:0]$307                                                                         
129/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$164_EN[5
:0]$306                                                                         
130/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$163_EN[5
:0]$305                                                                         
131/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$162_EN[5
:0]$304                                                                         
132/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:60$161_EN[5
:0]$303                                                                         
133/150:                                                                        
$1$memwr$\bank0$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:58$160_EN[5
:0]$302                                                                         
134/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$159_EN[5
:0]$301                                                                         
135/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$158_EN[5
:0]$300                                                                         
136/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$157_EN[5
:0]$299                                                                         
137/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$156_EN[5
:0]$298                                                                         
138/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$155_EN[5
:0]$297                                                                         
139/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN[5
:0]$296                                                                         
140/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN[5
:0]$295                                                                         
141/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN[5
:0]$294                                                                         
142/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN[5
:0]$293                                                                         
143/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN[5
:0]$292                                                                         
144/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN[5
:0]$291                                                                         
145/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$148_EN[5
:0]$290                                                                         
146/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$147_EN[5
:0]$289                                                                         
147/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$146_EN[5
:0]$288                                                                         
148/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:54$145_EN[5
:0]$287                                                                         
149/150:                                                                        
$1$memwr$\bank1$/home/ashvin/Documents/viterbi-decoder/src/pm_bank.v:52$144_EN[5
:0]$286                                                                         
150/150: $0\prev_A[0:0]                                                         
Creating decoders for process                                                   
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$178'.                                  
1/2: $1\rd_pm1[5:0]                                                             
2/2: $1\rd_pm0[5:0]                                                             
Creating decoders for process                                                   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$109'.                         
Creating decoders for process                                                   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
1/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$74_EN
[15:0]$105                                                                      
2/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$74_DA
TA[15:0]$104                                                                    
3/17:                                                                           
$2$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$74_AD
DR[4:0]$103                                                                     
4/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:35$73_EN
[15:0]$99                                                                       
5/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:34$72_EN
[15:0]$98                                                                       
6/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:33$71_EN
[15:0]$97                                                                       
7/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:32$70_EN
[15:0]$96                                                                       
8/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:31$69_EN
[15:0]$95                                                                       
9/17:                                                                           
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:30$68_EN
[15:0]$94                                                                       
10/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:29$67_EN
[15:0]$93                                                                       
11/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:28$66_EN
[15:0]$92                                                                       
12/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:27$65_EN
[15:0]$91                                                                       
13/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:26$64_EN
[15:0]$90                                                                       
14/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$74_EN
[15:0]$102                                                                      
15/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$74_DA
TA[15:0]$101                                                                    
16/17:                                                                          
$1$memwr$\mem$/home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$74_AD
DR[4:0]$100                                                                     
17/17: $0\wr_ptr[4:0]                                                           
Creating decoders for process                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
1/9: $0\traceback_active[0:0]                                                   
2/9: $0\survivor_bit_latched[0:0]                                               
3/9: $0\current_state[3:0]                                                      
4/9: $0\tb_count[4:0]                                                           
5/9: $0\tb_state[3:0]                                                           
6/9: $0\tb_time[4:0]                                                            
7/9: $0\state[1:0]                                                              
8/9: $0\dec_bit[0:0]                                                            
9/9: $0\dec_bit_valid[0:0]                                                      
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
1/2: $0\init_frame_pulse[0:0]                                                   
2/2: $0\init_pending[0:0]                                                       
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42'.                  
1/1: $0\s_end_state[3:0]                                                        
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
1/2: $0\best_state[3:0]                                                         
2/2: $0\best_metric[5:0]                                                        
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
1/6: $3$lookahead\surv_row$21[15:0]$31                                          
2/6:                                                                            
$3$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$7[3:0]$30                                                                      
3/6: $2$lookahead\surv_row$21[15:0]$28                                          
4/6:                                                                            
$2$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$7[3:0]$27                                                                      
5/6: $1$lookahead\surv_row$21[15:0]$26                                          
6/6:                                                                            
$1$bitselwrite$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140
$7[3:0]$25                                                                      
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17'.                  
1/1: $0\sweep_idx[3:0]                                                          
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16'.                  
1/1: $0\rx_sym_q[1:0]                                                           
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$15'.                    
1/3: $3\state_next[1:0]                                                         
2/3: $2\state_next[1:0]                                                         
3/3: $1\state_next[1:0]                                                         
Creating decoders for process                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$14'.                   
1/1: $0\state[1:0]                                                              
Creating decoders for process                                                   
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$405'.                      
                                                                                
25. Executing PROC_DLATCH pass (convert process syncs to latches).              
No latch inferred for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\rd_pm0' from process
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$178'.                                  
No latch inferred for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\rd_pm1' from process
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$178'.                                  
No latch inferred for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$mem2bits$\mem$/
home/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:46$75' from process    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$109'.                         
No latch inferred for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\state_nex
t' from process                                                                 
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$15'.                    
No latch inferred for signal                                                    
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.\expected' from
process                                                                         
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$405'.                      
No latch inferred for signal                                                    
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.\reg_vec' from 
process                                                                         
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$405'.                      
                                                                                
26. Executing PROC_DFF pass (convert process syncs to FFs).                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\prev_A' using       
process                                                                         
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1440' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.\i' using process    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1441' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$112_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1442' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$113_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1443' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$114_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1444' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$115_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1445' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$116_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1446' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$117_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1447' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$118_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1448' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$119_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1449' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$120_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1450' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$121_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1451' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$122_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1452' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$123_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1453' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$124_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1454' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$125_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1455' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$126_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1456' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$127_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1457' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$128_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1458' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$129_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1459' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$130_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1460' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$131_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1461' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$132_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1462' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$133_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1463' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$134_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1464' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$135_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1465' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$136_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1466' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$137_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1467' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$138_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1468' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$139_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1469' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$140_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1470' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$141_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1471' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:43$142_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1472' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:44$143_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1473' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:52$144_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1474' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$145_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1475' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$146_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1476' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$147_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1477' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$148_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1478' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$149_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1479' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$150_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1480' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$151_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1481' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$152_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1482' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$153_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1483' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$154_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1484' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$155_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1485' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$156_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1486' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$157_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1487' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$158_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1488' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:54$159_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1489' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:58$160_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1490' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$161_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1491' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$162_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1492' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$163_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1493' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$164_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1494' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$165_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1495' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$166_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1496' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$167_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1497' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$168_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1498' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$169_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1499' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$170_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1500' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$171_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1501' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$172_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1502' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$173_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1503' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$174_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1504' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:60$175_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1505' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_ADDR' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1506' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_DATA' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1507' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank1$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:68$176_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1508' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_ADDR' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1509' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_DATA' using process        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1510' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$memwr$\bank0$/home/a
shvin/Documents/viterbi-decoder/src/pm_bank.v:70$177_EN' using process          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
created $dff cell `$procdff$1511' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.\wr_ptr' using  
process                                                                         
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1512' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:26$64_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1513' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:27$65_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1514' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:28$66_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1515' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:29$67_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1516' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:30$68_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1517' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:31$69_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1518' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:32$70_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1519' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:33$71_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1520' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:34$72_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1521' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:35$73_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1522' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$74_ADDR' using process 
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1523' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$74_DATA' using process 
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1524' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$memwr$\mem$/hom
e/ashvin/Documents/viterbi-decoder/src/survivor_mem.v:37$74_EN' using process   
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
created $dff cell `$procdff$1525' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\dec_bit_valid'    
using process                                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
created $dff cell `$procdff$1526' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\dec_bit' using    
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
created $dff cell `$procdff$1527' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\state' using      
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
created $dff cell `$procdff$1528' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\tb_time' using    
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
created $dff cell `$procdff$1529' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\tb_state' using   
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
created $dff cell `$procdff$1530' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\tb_count' using   
process                                                                         
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
created $dff cell `$procdff$1531' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\current_state'    
using process                                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
created $dff cell `$procdff$1532' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\survivor_bit_latch
ed' using process                                                               
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
created $dff cell `$procdff$1533' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.\traceback_active' 
using process                                                                   
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
created $dff cell `$procdff$1534' with positive edge clock.                     
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\init_pend
ing' using process                                                              
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
created $adff cell `$procdff$1537' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\init_fram
e_pulse' using process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
created $adff cell `$procdff$1540' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\s_end_sta
te' using process                                                               
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42'.                  
created $adff cell `$procdff$1543' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\best_metr
ic' using process                                                               
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
created $adff cell `$procdff$1546' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\best_stat
e' using process                                                                
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
created $adff cell `$procdff$1549' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\surv_row'
using process                                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
created $adff cell `$procdff$1552' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$bitselwri
te$pos$/home/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:140$7' using   
process                                                                         
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
created $adff cell `$procdff$1555' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$lookahead
\surv_row$21' using process                                                     
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
created $adff cell `$procdff$1558' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\sweep_idx
' using process                                                                 
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17'.                  
created $adff cell `$procdff$1561' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\rx_sym_q'
using process                                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16'.                  
created $adff cell `$procdff$1564' with positive edge clock and positive level  
reset.                                                                          
Creating register for signal                                                    
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.\state'   
using process                                                                   
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$14'.                   
created $adff cell `$procdff$1567' with positive edge clock and positive level  
reset.                                                                          
                                                                                
27. Executing PROC_MEMWR pass (convert process memory writes to cells).         
                                                                                
28. Executing PROC_CLEAN pass (remove empty switches from decision trees).      
Found and cleaned up 6 empty switches in                                        
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
Removing empty process                                                          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:39$183'.                                  
Found and cleaned up 1 empty switch in                                          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$178'.                                  
Removing empty process                                                          
`$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.$proc$/home/ashvin/Do
cuments/viterbi-decoder/src/pm_bank.v:28$178'.                                  
Removing empty process                                                          
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:0$109'.                         
Found and cleaned up 3 empty switches in                                        
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
Removing empty process                                                          
`$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.$proc$/home/ashv
in/Documents/viterbi-decoder/src/survivor_mem.v:23$76'.                         
Found and cleaned up 6 empty switches in                                        
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
Removing empty process                                                          
`$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.$proc$/home/ashvin/
Documents/viterbi-decoder/src/traceback.v:36$50'.                               
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:169$44'.                  
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:160$42'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:145$39'.                  
Found and cleaned up 2 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:134$22'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:121$17'.                  
Found and cleaned up 1 empty switch in                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16'.                  
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:112$16'.                  
Found and cleaned up 3 empty switches in                                        
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$15'.                    
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:0$15'.                    
Removing empty process                                                          
`$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.$proc$/hom
e/ashvin/Documents/viterbi-decoder/src/viterbi_core.v:83$14'.                   
Removing empty process                                                          
`$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.$proc$/home/ash
vin/Documents/viterbi-decoder/src/expected_bits.v:33$405'.                      
Cleaned up 30 empty switches.                                                   
                                                                                
29. Executing CHECK pass (checking for obvious problems).                       
Checking module tt_um_ashvin_viterbi...                                         
Warning: Drivers conflicting with a constant 1'0 driver:                        
port Y[3] of cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4
($add)                                                                          
port Y[4] of cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4
($add)                                                                          
port Y[5] of cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4
($add)                                                                          
port Y[6] of cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4
($add)                                                                          
port Y[7] of cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4
($add)                                                                          
Warning: multiple conflicting drivers for tt_um_ashvin_viterbi.\rx_sym_ready_i: 
port rx_sym_ready[0] of cell viterbi_core_inst                                  
($paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core)          
port Y[2] of cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4
($add)                                                                          
Warning: multiple conflicting drivers for tt_um_ashvin_viterbi.\dec_bit_valid_i:
port dec_bit_valid[0] of cell viterbi_core_inst                                 
($paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core)          
port Y[0] of cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4
($add)                                                                          
Warning: multiple conflicting drivers for tt_um_ashvin_viterbi.\dec_bit_i:      
port dec_bit[0] of cell viterbi_core_inst                                       
($paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core)          
port Y[1] of cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4
($add)                                                                          
Checking module $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core...   
Checking module $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank...    
Checking module                                                                 
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem...               
Checking module $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback...  
Checking module                                                                 
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core...         
Checking module                                                                 
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010...               
Checking module ham2...                                                         
Checking module                                                                 
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits...              
Found and reported 4 problems.                                                  
                                                                                
30. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~1 debug messages>                                                  
Optimizing module $paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core.   
Optimizing module $paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.    
Optimizing module                                                               
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.                 
Optimizing module $paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.  
<suppressed ~14 debug messages>                                                 
Optimizing module                                                               
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
<suppressed ~17 debug messages>                                                 
Optimizing module                                                               
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010.                 
Optimizing module ham2.                                                         
Optimizing module                                                               
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.                
<suppressed ~2 debug messages>                                                  
                                                                                
31. Executing FLATTEN pass (flatten design).                                    
Deleting now unused module                                                      
$paramod$31f8bd4226f28e142a6e8a66d2cbb345feaa80cd\acs_core.                     
Deleting now unused module                                                      
$paramod$49fdaffdff52abb67646c4c9f0be82a14c097c67\pm_bank.                      
Deleting now unused module                                                      
$paramod$75f0803c2babe6b815d6602df3e67a85d3901ac4\survivor_mem.                 
Deleting now unused module                                                      
$paramod$48968f6a883965ca602e76ad454504e613a19b91\traceback.                    
Deleting now unused module                                                      
$paramod$90835933664ebb30a1863dfc1a185de3cca5174a\tt_um_viterbi_core.           
Deleting now unused module                                                      
$paramod\branch_metric\Wb=s32'00000000000000000000000000000010.                 
Deleting now unused module ham2.                                                
Deleting now unused module                                                      
$paramod$e4bed8a1ba9ab17708237ff6a769d23b715cb3cf\expected_bits.                
<suppressed ~10 debug messages>                                                 
                                                                                
32. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~187 debug messages>                                                
                                                                                
33. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Warning: Driver-driver conflict for                                             
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4_Y [7] between    
cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.Y and       
constant 1'0 in tt_um_ashvin_viterbi: Resolved using constant.                  
Warning: Driver-driver conflict for                                             
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4_Y [6] between    
cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.Y and       
constant 1'0 in tt_um_ashvin_viterbi: Resolved using constant.                  
Warning: Driver-driver conflict for                                             
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4_Y [5] between    
cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.Y and       
constant 1'0 in tt_um_ashvin_viterbi: Resolved using constant.                  
Warning: Driver-driver conflict for                                             
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4_Y [4] between    
cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.Y and       
constant 1'0 in tt_um_ashvin_viterbi: Resolved using constant.                  
Warning: Driver-driver conflict for                                             
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4_Y [3] between    
cell $add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.Y and       
constant 1'0 in tt_um_ashvin_viterbi: Resolved using constant.                  
Removed 96 unused cells and 765 unused wires.                                   
<suppressed ~98 debug messages>                                                 
                                                                                
34. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
35. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~69 debug messages>                                                 
Removed a total of 23 cells.                                                    
                                                                                
36. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
dead port 1/2 on $mux $flatten\viterbi_core_inst.$procmux$1397.                 
dead port 2/2 on $mux $flatten\viterbi_core_inst.$procmux$1425.                 
dead port 2/2 on $mux $flatten\viterbi_core_inst.$procmux$1433.                 
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$416.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$419.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$425.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$428.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$434.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$437.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$443.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$446.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$452.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$455.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$461.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$464.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$470.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$476.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$482.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$488.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$494.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$500.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$514.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$517.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$523.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$526.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$532.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$535.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$541.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$544.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$550.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$553.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$559.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$562.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$568.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$571.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$577.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$580.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$586.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$589.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$595.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$598.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$604.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$607.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$613.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$616.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$622.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$625.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$631.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$634.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$640.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$643.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$649.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$652.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$658.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$661.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$667.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$670.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$676.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$679.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$685.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$688.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$694.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$697.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$703.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$706.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$712.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$715.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$721.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$724.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$730.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$733.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$739.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$742.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$748.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$751.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$757.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$760.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$766.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$769.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$775.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$778.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$784.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$787.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$793.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$796.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$802.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$808.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$814.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$820.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$826.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$832.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$838.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$844.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$850.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$856.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$862.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$868.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$874.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$880.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$886.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$892.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$898.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$904.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$910.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$916.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$922.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$928.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$934.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$940.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$946.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$952.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$958.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$964.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$970.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$976.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$982.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\pm_buffer.$procmux$988.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\surv_mem.$procmux$1224.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\surv_mem.$procmux$1230.       
dead port 2/2 on $mux $flatten\viterbi_core_inst.\surv_mem.$procmux$1236.       
Removed 120 multiplexer ports.                                                  
<suppressed ~107 debug messages>                                                
                                                                                
37. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1009:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$140_EN[5:0]$212                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$140_EN[5:0]$212 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$140_EN[5:0]$212 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$140_EN[5:0]$212 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$140_EN[5:0]$212 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$140_EN[5:0]$212 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$140_EN[5:0]$212 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$140_EN[5:0]$212 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1012:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$139_EN[5:0]$211                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$139_EN[5:0]$211 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$139_EN[5:0]$211 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$139_EN[5:0]$211 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$139_EN[5:0]$211 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$139_EN[5:0]$211 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$139_EN[5:0]$211 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$139_EN[5:0]$211 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1015:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$138_EN[5:0]$210                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$138_EN[5:0]$210 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$138_EN[5:0]$210 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$138_EN[5:0]$210 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$138_EN[5:0]$210 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$138_EN[5:0]$210 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$138_EN[5:0]$210 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$138_EN[5:0]$210 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1018:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$137_EN[5:0]$209                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$137_EN[5:0]$209 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$137_EN[5:0]$209 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$137_EN[5:0]$209 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$137_EN[5:0]$209 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$137_EN[5:0]$209 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$137_EN[5:0]$209 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$137_EN[5:0]$209 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1021:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$136_EN[5:0]$208                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$136_EN[5:0]$208 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$136_EN[5:0]$208 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$136_EN[5:0]$208 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$136_EN[5:0]$208 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$136_EN[5:0]$208 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$136_EN[5:0]$208 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$136_EN[5:0]$208 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1024:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$135_EN[5:0]$207                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$135_EN[5:0]$207 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$135_EN[5:0]$207 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$135_EN[5:0]$207 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$135_EN[5:0]$207 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$135_EN[5:0]$207 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$135_EN[5:0]$207 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$135_EN[5:0]$207 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1027:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$134_EN[5:0]$206                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$134_EN[5:0]$206 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$134_EN[5:0]$206 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$134_EN[5:0]$206 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$134_EN[5:0]$206 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$134_EN[5:0]$206 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$134_EN[5:0]$206 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$134_EN[5:0]$206 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1030:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$133_EN[5:0]$205                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$133_EN[5:0]$205 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$133_EN[5:0]$205 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$133_EN[5:0]$205 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$133_EN[5:0]$205 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$133_EN[5:0]$205 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$133_EN[5:0]$205 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$133_EN[5:0]$205 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1033:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$132_EN[5:0]$204                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$132_EN[5:0]$204 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$132_EN[5:0]$204 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$132_EN[5:0]$204 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$132_EN[5:0]$204 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$132_EN[5:0]$204 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$132_EN[5:0]$204 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$132_EN[5:0]$204 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1036:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$131_EN[5:0]$203                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$131_EN[5:0]$203 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$131_EN[5:0]$203 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$131_EN[5:0]$203 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$131_EN[5:0]$203 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$131_EN[5:0]$203 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$131_EN[5:0]$203 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$131_EN[5:0]$203 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1039:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$130_EN[5:0]$202                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$130_EN[5:0]$202 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$130_EN[5:0]$202 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$130_EN[5:0]$202 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$130_EN[5:0]$202 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$130_EN[5:0]$202 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$130_EN[5:0]$202 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$130_EN[5:0]$202 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1042:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$129_EN[5:0]$201                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$129_EN[5:0]$201 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$129_EN[5:0]$201 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$129_EN[5:0]$201 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$129_EN[5:0]$201 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$129_EN[5:0]$201 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$129_EN[5:0]$201 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$129_EN[5:0]$201 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1045:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$128_EN[5:0]$200                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$128_EN[5:0]$200 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$128_EN[5:0]$200 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$128_EN[5:0]$200 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$128_EN[5:0]$200 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$128_EN[5:0]$200 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$128_EN[5:0]$200 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$128_EN[5:0]$200 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1048:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$127_EN[5:0]$199                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$127_EN[5:0]$199 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$127_EN[5:0]$199 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$127_EN[5:0]$199 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$127_EN[5:0]$199 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$127_EN[5:0]$199 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$127_EN[5:0]$199 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$127_EN[5:0]$199 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1051:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$126_EN[5:0]$198                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$126_EN[5:0]$198 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$126_EN[5:0]$198 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$126_EN[5:0]$198 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$126_EN[5:0]$198 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$126_EN[5:0]$198 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$126_EN[5:0]$198 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$126_EN[5:0]$198 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1054:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$125_EN[5:0]$197                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$125_EN[5:0]$197 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$125_EN[5:0]$197 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$125_EN[5:0]$197 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$125_EN[5:0]$197 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$125_EN[5:0]$197 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$125_EN[5:0]$197 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$125_EN[5:0]$197 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1057:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$124_EN[5:0]$196                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$124_EN[5:0]$196 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$124_EN[5:0]$196 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$124_EN[5:0]$196 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$124_EN[5:0]$196 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$124_EN[5:0]$196 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$124_EN[5:0]$196 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$124_EN[5:0]$196 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1060:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$123_EN[5:0]$195                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$123_EN[5:0]$195 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$123_EN[5:0]$195 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$123_EN[5:0]$195 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$123_EN[5:0]$195 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$123_EN[5:0]$195 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$123_EN[5:0]$195 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$123_EN[5:0]$195 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1063:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$122_EN[5:0]$194                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$122_EN[5:0]$194 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$122_EN[5:0]$194 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$122_EN[5:0]$194 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$122_EN[5:0]$194 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$122_EN[5:0]$194 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$122_EN[5:0]$194 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$122_EN[5:0]$194 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1066:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$121_EN[5:0]$193                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$121_EN[5:0]$193 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$121_EN[5:0]$193 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$121_EN[5:0]$193 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$121_EN[5:0]$193 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$121_EN[5:0]$193 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$121_EN[5:0]$193 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$121_EN[5:0]$193 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1069:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$120_EN[5:0]$192                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$120_EN[5:0]$192 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$120_EN[5:0]$192 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$120_EN[5:0]$192 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$120_EN[5:0]$192 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$120_EN[5:0]$192 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$120_EN[5:0]$192 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$120_EN[5:0]$192 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1072:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$119_EN[5:0]$191                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$119_EN[5:0]$191 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$119_EN[5:0]$191 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$119_EN[5:0]$191 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$119_EN[5:0]$191 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$119_EN[5:0]$191 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$119_EN[5:0]$191 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$119_EN[5:0]$191 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1075:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$118_EN[5:0]$190                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$118_EN[5:0]$190 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$118_EN[5:0]$190 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$118_EN[5:0]$190 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$118_EN[5:0]$190 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$118_EN[5:0]$190 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$118_EN[5:0]$190 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$118_EN[5:0]$190 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1078:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$117_EN[5:0]$189                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$117_EN[5:0]$189 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$117_EN[5:0]$189 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$117_EN[5:0]$189 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$117_EN[5:0]$189 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$117_EN[5:0]$189 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$117_EN[5:0]$189 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$117_EN[5:0]$189 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1081:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$116_EN[5:0]$188                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$116_EN[5:0]$188 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$116_EN[5:0]$188 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$116_EN[5:0]$188 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$116_EN[5:0]$188 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$116_EN[5:0]$188 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$116_EN[5:0]$188 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$116_EN[5:0]$188 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1084:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$115_EN[5:0]$187                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$115_EN[5:0]$187 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$115_EN[5:0]$187 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$115_EN[5:0]$187 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$115_EN[5:0]$187 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$115_EN[5:0]$187 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$115_EN[5:0]$187 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$115_EN[5:0]$187 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1087:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$114_EN[5:0]$186                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$114_EN[5:0]$186 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$114_EN[5:0]$186 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$114_EN[5:0]$186 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$114_EN[5:0]$186 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$114_EN[5:0]$186 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$114_EN[5:0]$186 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$114_EN[5:0]$186 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1090:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$113_EN[5:0]$185                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$113_EN[5:0]$185 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$113_EN[5:0]$185 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$113_EN[5:0]$185 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$113_EN[5:0]$185 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$113_EN[5:0]$185 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$113_EN[5:0]$185 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$113_EN[5:0]$185 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1093:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$112_EN[5:0]$184                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$112_EN[5:0]$184 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$112_EN[5:0]$184 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$112_EN[5:0]$184 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$112_EN[5:0]$184 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$112_EN[5:0]$184 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$112_EN[5:0]$184 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$112_EN[5:0]$184 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$414:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$414_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$414_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$414_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$414_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$414_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$414_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$414_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$414_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$441:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$441_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$441_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$441_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$441_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$441_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$441_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$441_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$441_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$512:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$512_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$512_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$512_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$512_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$512_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$512_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$512_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$512_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$521:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$521_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$521_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$521_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$521_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$521_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$521_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$521_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$521_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$530:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$530_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$530_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$530_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$530_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$530_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$530_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$530_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$530_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$539:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$539_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$539_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$539_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$539_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$539_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$539_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$539_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$539_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$548:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$548_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$548_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$548_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$548_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$548_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$548_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$548_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$548_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$557:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$557_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$557_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$557_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$557_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$557_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$557_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$557_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$557_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$566:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$566_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$566_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$566_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$566_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$566_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$566_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$566_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$566_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$575:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$575_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$575_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$575_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$575_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$575_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$575_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$575_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$575_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$584:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$584_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$584_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$584_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$584_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$584_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$584_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$584_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$584_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$593:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$593_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$593_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$593_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$593_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$593_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$593_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$593_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$593_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$602:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$602_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$602_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$602_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$602_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$602_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$602_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$602_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$602_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$611:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$611_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$611_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$611_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$611_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$611_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$611_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$611_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$611_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$620:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$620_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$620_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$620_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$620_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$620_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$620_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$620_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$620_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$629:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$629_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$629_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$629_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$629_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$629_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$629_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$629_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$629_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$638:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$638_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$638_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$638_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$638_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$638_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$638_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$638_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$638_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$647:                             
Old ports: A=6'000000, B=6'111111,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$647_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$647_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$647_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$647_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$647_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$647_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$647_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$647_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$656:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$656_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$656_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$656_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$656_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$656_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$656_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$656_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$656_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$665:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$665_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$665_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$665_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$665_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$665_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$665_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$665_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$665_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$674:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$674_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$674_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$674_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$674_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$674_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$674_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$674_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$674_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$683:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$683_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$683_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$683_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$683_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$683_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$683_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$683_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$683_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$692:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$692_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$692_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$692_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$692_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$692_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$692_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$692_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$692_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$701:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$701_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$701_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$701_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$701_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$701_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$701_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$701_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$701_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$710:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$710_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$710_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$710_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$710_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$710_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$710_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$710_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$710_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$719:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$719_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$719_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$719_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$719_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$719_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$719_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$719_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$719_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$728:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$728_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$728_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$728_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$728_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$728_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$728_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$728_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$728_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$737:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$737_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$737_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$737_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$737_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$737_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$737_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$737_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$737_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$746:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$746_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$746_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$746_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$746_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$746_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$746_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$746_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$746_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$755:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$755_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$755_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$755_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$755_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$755_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$755_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$755_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$755_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$764:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$764_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$764_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$764_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$764_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$764_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$764_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$764_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$764_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$773:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$773_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$773_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$773_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$773_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$773_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$773_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$773_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$773_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$782:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$782_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$782_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$782_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$782_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$782_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$782_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$782_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$782_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$791:                             
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$791_Y                          
New ports: A=1'1, B=1'0, Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$791_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$791_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$791_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$791_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$791_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$791_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$791_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1221:                             
Old ports: A=16'0000000000000000, B=16'1111111111111111,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$procmux$1221_Y                          
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\surv_mem.$procmux$1221_Y 
[0]                                                                             
New connections: $flatten\viterbi_core_inst.\surv_mem.$procmux$1221_Y [15:1] = {
$flatten\viterbi_core_inst.\surv_mem.$procmux$1221_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1221_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1221_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1221_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1221_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1221_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1221_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1221_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1221_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1221_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1221_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1221_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1221_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1221_Y [0]                        
$flatten\viterbi_core_inst.\surv_mem.$procmux$1221_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1000:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$143_EN[5:0]$215                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$143_EN[5:0]$215 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$143_EN[5:0]$215 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$143_EN[5:0]$215 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$143_EN[5:0]$215 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$143_EN[5:0]$215 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$143_EN[5:0]$215 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$143_EN[5:0]$215 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1003:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$142_EN[5:0]$214                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:43$142_EN[5:0]$214 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$142_EN[5:0]$214 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$142_EN[5:0]$214 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$142_EN[5:0]$214 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$142_EN[5:0]$214 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$142_EN[5:0]$214 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:43$142_EN[5:0]$214 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1006:                            
Old ports: A=6'111111, B=6'000000,                                              
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$141_EN[5:0]$213                                 
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:44$141_EN[5:0]$213 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$141_EN[5:0]$213 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$141_EN[5:0]$213 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$141_EN[5:0]$213 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$141_EN[5:0]$213 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$141_EN[5:0]$213 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:44$141_EN[5:0]$213 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1239:                             
Old ports: A=16'1111111111111111, B=16'0000000000000000,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:35$73_EN[15:0]$86                                
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:35$73_EN[15:0]$86 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$73_EN[15:0]$86 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$73_EN[15:0]$86 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:35$73_EN[15:0]$86 [0] }                            
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1242:                             
Old ports: A=16'1111111111111111, B=16'0000000000000000,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:34$72_EN[15:0]$85                                
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:34$72_EN[15:0]$85 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$72_EN[15:0]$85 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$72_EN[15:0]$85 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:34$72_EN[15:0]$85 [0] }                            
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1245:                             
Old ports: A=16'1111111111111111, B=16'0000000000000000,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:33$71_EN[15:0]$84                                
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:33$71_EN[15:0]$84 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$71_EN[15:0]$84 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$71_EN[15:0]$84 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:33$71_EN[15:0]$84 [0] }                            
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1248:                             
Old ports: A=16'1111111111111111, B=16'0000000000000000,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:32$70_EN[15:0]$83                                
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:32$70_EN[15:0]$83 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$70_EN[15:0]$83 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$70_EN[15:0]$83 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:32$70_EN[15:0]$83 [0] }                            
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1251:                             
Old ports: A=16'1111111111111111, B=16'0000000000000000,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:31$69_EN[15:0]$82                                
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:31$69_EN[15:0]$82 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$69_EN[15:0]$82 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$69_EN[15:0]$82 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:31$69_EN[15:0]$82 [0] }                            
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1254:                             
Old ports: A=16'1111111111111111, B=16'0000000000000000,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:30$68_EN[15:0]$81                                
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:30$68_EN[15:0]$81 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$68_EN[15:0]$81 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$68_EN[15:0]$81 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:30$68_EN[15:0]$81 [0] }                            
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1257:                             
Old ports: A=16'1111111111111111, B=16'0000000000000000,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:29$67_EN[15:0]$80                                
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:29$67_EN[15:0]$80 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$67_EN[15:0]$80 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$67_EN[15:0]$80 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$67_EN[15:0]$80 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$67_EN[15:0]$80 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$67_EN[15:0]$80 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$67_EN[15:0]$80 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$67_EN[15:0]$80 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$67_EN[15:0]$80 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$67_EN[15:0]$80 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$67_EN[15:0]$80 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$67_EN[15:0]$80 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$67_EN[15:0]$80 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$67_EN[15:0]$80 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$67_EN[15:0]$80 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$67_EN[15:0]$80 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:29$67_EN[15:0]$80 [0] }                            
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1260:                             
Old ports: A=16'1111111111111111, B=16'0000000000000000,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:28$66_EN[15:0]$79                                
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:28$66_EN[15:0]$79 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$66_EN[15:0]$79 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$66_EN[15:0]$79 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$66_EN[15:0]$79 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$66_EN[15:0]$79 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$66_EN[15:0]$79 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$66_EN[15:0]$79 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$66_EN[15:0]$79 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$66_EN[15:0]$79 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$66_EN[15:0]$79 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$66_EN[15:0]$79 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$66_EN[15:0]$79 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$66_EN[15:0]$79 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$66_EN[15:0]$79 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$66_EN[15:0]$79 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$66_EN[15:0]$79 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:28$66_EN[15:0]$79 [0] }                            
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1263:                             
Old ports: A=16'1111111111111111, B=16'0000000000000000,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:27$65_EN[15:0]$78                                
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:27$65_EN[15:0]$78 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$65_EN[15:0]$78 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$65_EN[15:0]$78 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$65_EN[15:0]$78 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$65_EN[15:0]$78 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$65_EN[15:0]$78 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$65_EN[15:0]$78 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$65_EN[15:0]$78 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$65_EN[15:0]$78 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$65_EN[15:0]$78 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$65_EN[15:0]$78 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$65_EN[15:0]$78 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$65_EN[15:0]$78 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$65_EN[15:0]$78 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$65_EN[15:0]$78 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$65_EN[15:0]$78 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:27$65_EN[15:0]$78 [0] }                            
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1266:                             
Old ports: A=16'1111111111111111, B=16'0000000000000000,                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:26$64_EN[15:0]$77                                
New ports: A=1'1, B=1'0,                                                        
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:26$64_EN[15:0]$77 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$64_EN[15:0]$77 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$64_EN[15:0]$77 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$64_EN[15:0]$77 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$64_EN[15:0]$77 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$64_EN[15:0]$77 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$64_EN[15:0]$77 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$64_EN[15:0]$77 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$64_EN[15:0]$77 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$64_EN[15:0]$77 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$64_EN[15:0]$77 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$64_EN[15:0]$77 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$64_EN[15:0]$77 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$64_EN[15:0]$77 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$64_EN[15:0]$77 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$64_EN[15:0]$77 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:26$64_EN[15:0]$77 [0] }                            
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$467:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:70$177_EN[5:0]$399,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$467_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$441_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$467_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$467_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$467_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$467_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$467_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$467_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$467_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$485:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:68$176_EN[5:0]$396,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$485_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$414_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$485_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$485_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$485_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$485_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$485_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$485_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$485_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$799:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$175_EN[5:0]$387,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$799_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$656_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$799_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$799_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$799_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$799_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$799_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$799_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$799_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$805:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$174_EN[5:0]$386,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$805_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$665_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$805_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$805_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$805_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$805_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$805_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$805_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$805_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$811:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$173_EN[5:0]$385,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$811_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$674_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$811_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$811_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$811_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$811_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$811_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$811_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$811_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$817:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$172_EN[5:0]$384,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$817_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$683_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$817_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$817_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$817_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$817_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$817_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$817_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$817_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$823:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$171_EN[5:0]$383,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$823_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$692_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$823_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$823_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$823_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$823_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$823_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$823_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$823_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$829:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$170_EN[5:0]$382,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$829_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$701_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$829_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$829_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$829_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$829_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$829_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$829_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$829_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$835:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$169_EN[5:0]$381,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$835_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$710_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$835_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$835_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$835_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$835_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$835_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$835_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$835_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$841:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$168_EN[5:0]$380,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$841_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$719_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$841_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$841_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$841_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$841_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$841_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$841_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$841_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$847:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$167_EN[5:0]$379,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$847_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$728_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$847_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$847_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$847_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$847_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$847_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$847_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$847_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$853:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$166_EN[5:0]$378,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$853_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$737_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$853_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$853_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$853_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$853_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$853_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$853_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$853_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$859:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$165_EN[5:0]$377,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$859_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$746_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$859_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$859_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$859_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$859_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$859_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$859_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$859_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$865:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$164_EN[5:0]$376,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$865_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$755_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$865_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$865_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$865_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$865_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$865_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$865_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$865_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$871:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$163_EN[5:0]$375,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$871_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$764_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$871_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$871_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$871_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$871_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$871_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$871_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$871_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$877:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$162_EN[5:0]$374,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$877_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$773_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$877_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$877_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$877_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$877_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$877_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$877_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$877_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$883:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$161_EN[5:0]$373,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$883_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$782_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$883_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$883_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$883_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$883_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$883_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$883_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$883_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$889:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:58$160_EN[5:0]$372,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$889_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$791_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$889_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$889_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$889_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$889_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$889_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$889_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$889_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$895:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$159_EN[5:0]$371,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$895_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$512_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$895_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$895_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$895_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$895_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$895_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$895_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$895_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$901:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$158_EN[5:0]$370,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$901_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$521_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$901_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$901_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$901_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$901_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$901_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$901_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$901_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$907:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$157_EN[5:0]$369,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$907_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$530_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$907_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$907_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$907_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$907_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$907_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$907_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$907_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$913:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$156_EN[5:0]$368,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$913_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$539_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$913_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$913_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$913_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$913_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$913_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$913_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$913_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$919:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$155_EN[5:0]$367,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$919_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$548_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$919_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$919_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$919_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$919_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$919_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$919_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$919_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$925:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$154_EN[5:0]$366,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$925_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$557_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$925_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$925_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$925_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$925_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$925_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$925_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$925_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$931:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$153_EN[5:0]$365,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$931_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$566_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$931_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$931_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$931_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$931_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$931_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$931_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$931_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$937:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$152_EN[5:0]$364,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$937_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$575_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$937_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$937_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$937_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$937_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$937_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$937_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$937_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$943:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$151_EN[5:0]$363,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$943_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$584_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$943_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$943_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$943_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$943_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$943_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$943_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$943_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$949:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$150_EN[5:0]$362,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$949_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$593_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$949_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$949_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$949_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$949_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$949_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$949_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$949_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$955:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$149_EN[5:0]$361,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$955_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$602_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$955_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$955_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$955_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$955_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$955_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$955_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$955_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$961:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$148_EN[5:0]$360,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$961_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$611_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$961_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$961_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$961_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$961_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$961_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$961_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$961_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$967:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$147_EN[5:0]$359,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$967_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$620_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$967_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$967_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$967_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$967_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$967_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$967_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$967_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$973:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$146_EN[5:0]$358,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$973_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$629_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$973_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$973_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$973_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$973_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$973_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$973_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$973_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$979:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$145_EN[5:0]$357,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$979_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$638_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$979_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$979_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$979_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$979_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$979_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$979_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$979_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$985:                             
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$3$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:52$144_EN[5:0]$356,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$985_Y                          
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$647_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$procmux$985_Y [0]                      
New connections: $flatten\viterbi_core_inst.\pm_buffer.$procmux$985_Y [5:1] = { 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$985_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$985_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$985_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$985_Y [0]                        
$flatten\viterbi_core_inst.\pm_buffer.$procmux$985_Y [0] }                      
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\surv_mem.$procmux$1269:                             
Old ports: A=16'0000000000000000,                                               
B=$flatten\viterbi_core_inst.\surv_mem.$2$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:37$74_EN[15:0]$105,                              
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:37$74_EN[15:0]$89                                
New ports: A=1'0, B=$flatten\viterbi_core_inst.\surv_mem.$procmux$1221_Y [0],   
Y=$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/vite
rbi-decoder/src/survivor_mem.v:37$74_EN[15:0]$89 [0]                            
New connections:                                                                
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$74_EN[15:0]$89 [15:1] = {                       
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$74_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$74_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$74_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$74_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$74_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$74_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$74_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$74_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$74_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$74_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$74_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$74_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$74_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$74_EN[15:0]$89 [0]                              
$flatten\viterbi_core_inst.\surv_mem.$0$memwr$\mem$/home/ashvin/Documents/viterb
i-decoder/src/survivor_mem.v:37$74_EN[15:0]$89 [0] }                            
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1096:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:70$177_EN[5:0]$393,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:70$177_EN[5:0]$253                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$467_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:70$177_EN[5:0]$253 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:70$177_EN[5:0]$253 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:70$177_EN[5:0]$253 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:70$177_EN[5:0]$253 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:70$177_EN[5:0]$253 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:70$177_EN[5:0]$253 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:70$177_EN[5:0]$253 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1105:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:68$176_EN[5:0]$390,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:68$176_EN[5:0]$250                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$485_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:68$176_EN[5:0]$250 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:68$176_EN[5:0]$250 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:68$176_EN[5:0]$250 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:68$176_EN[5:0]$250 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:68$176_EN[5:0]$250 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:68$176_EN[5:0]$250 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:68$176_EN[5:0]$250 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1114:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$175_EN[5:0]$355,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$175_EN[5:0]$247                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$799_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$175_EN[5:0]$247 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$175_EN[5:0]$247 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$175_EN[5:0]$247 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$175_EN[5:0]$247 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$175_EN[5:0]$247 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$175_EN[5:0]$247 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$175_EN[5:0]$247 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1117:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$174_EN[5:0]$354,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$174_EN[5:0]$246                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$805_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$174_EN[5:0]$246 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$174_EN[5:0]$246 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$174_EN[5:0]$246 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$174_EN[5:0]$246 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$174_EN[5:0]$246 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$174_EN[5:0]$246 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$174_EN[5:0]$246 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1120:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$173_EN[5:0]$353,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$173_EN[5:0]$245                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$811_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$173_EN[5:0]$245 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$173_EN[5:0]$245 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$173_EN[5:0]$245 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$173_EN[5:0]$245 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$173_EN[5:0]$245 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$173_EN[5:0]$245 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$173_EN[5:0]$245 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1123:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$172_EN[5:0]$352,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$172_EN[5:0]$244                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$817_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$172_EN[5:0]$244 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$172_EN[5:0]$244 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$172_EN[5:0]$244 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$172_EN[5:0]$244 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$172_EN[5:0]$244 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$172_EN[5:0]$244 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$172_EN[5:0]$244 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1126:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$171_EN[5:0]$351,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$171_EN[5:0]$243                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$823_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$171_EN[5:0]$243 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$171_EN[5:0]$243 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$171_EN[5:0]$243 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$171_EN[5:0]$243 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$171_EN[5:0]$243 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$171_EN[5:0]$243 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$171_EN[5:0]$243 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1129:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$170_EN[5:0]$350,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$170_EN[5:0]$242                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$829_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$170_EN[5:0]$242 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$170_EN[5:0]$242 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$170_EN[5:0]$242 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$170_EN[5:0]$242 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$170_EN[5:0]$242 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$170_EN[5:0]$242 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$170_EN[5:0]$242 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1132:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$169_EN[5:0]$349,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$169_EN[5:0]$241                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$835_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$169_EN[5:0]$241 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$169_EN[5:0]$241 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$169_EN[5:0]$241 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$169_EN[5:0]$241 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$169_EN[5:0]$241 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$169_EN[5:0]$241 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$169_EN[5:0]$241 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1135:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$168_EN[5:0]$348,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$168_EN[5:0]$240                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$841_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$168_EN[5:0]$240 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$168_EN[5:0]$240 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$168_EN[5:0]$240 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$168_EN[5:0]$240 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$168_EN[5:0]$240 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$168_EN[5:0]$240 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$168_EN[5:0]$240 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1138:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$167_EN[5:0]$347,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$167_EN[5:0]$239                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$847_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$167_EN[5:0]$239 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$167_EN[5:0]$239 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$167_EN[5:0]$239 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$167_EN[5:0]$239 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$167_EN[5:0]$239 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$167_EN[5:0]$239 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$167_EN[5:0]$239 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1141:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$166_EN[5:0]$346,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$166_EN[5:0]$238                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$853_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$166_EN[5:0]$238 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$166_EN[5:0]$238 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$166_EN[5:0]$238 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$166_EN[5:0]$238 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$166_EN[5:0]$238 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$166_EN[5:0]$238 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$166_EN[5:0]$238 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1144:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$165_EN[5:0]$345,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$165_EN[5:0]$237                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$859_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$165_EN[5:0]$237 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$165_EN[5:0]$237 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$165_EN[5:0]$237 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$165_EN[5:0]$237 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$165_EN[5:0]$237 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$165_EN[5:0]$237 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$165_EN[5:0]$237 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1147:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$164_EN[5:0]$344,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$164_EN[5:0]$236                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$865_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$164_EN[5:0]$236 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$164_EN[5:0]$236 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$164_EN[5:0]$236 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$164_EN[5:0]$236 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$164_EN[5:0]$236 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$164_EN[5:0]$236 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$164_EN[5:0]$236 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1150:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$163_EN[5:0]$343,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$163_EN[5:0]$235                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$871_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$163_EN[5:0]$235 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$163_EN[5:0]$235 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$163_EN[5:0]$235 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$163_EN[5:0]$235 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$163_EN[5:0]$235 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$163_EN[5:0]$235 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$163_EN[5:0]$235 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1153:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$162_EN[5:0]$342,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$162_EN[5:0]$234                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$877_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$162_EN[5:0]$234 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$162_EN[5:0]$234 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$162_EN[5:0]$234 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$162_EN[5:0]$234 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$162_EN[5:0]$234 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$162_EN[5:0]$234 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$162_EN[5:0]$234 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1156:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$161_EN[5:0]$341,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$161_EN[5:0]$233                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$883_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:60$161_EN[5:0]$233 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$161_EN[5:0]$233 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$161_EN[5:0]$233 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$161_EN[5:0]$233 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$161_EN[5:0]$233 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$161_EN[5:0]$233 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:60$161_EN[5:0]$233 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1159:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:58$160_EN[5:0]$340,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:58$160_EN[5:0]$232                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$889_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:58$160_EN[5:0]$232 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:58$160_EN[5:0]$232 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:58$160_EN[5:0]$232 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:58$160_EN[5:0]$232 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:58$160_EN[5:0]$232 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:58$160_EN[5:0]$232 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank0$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:58$160_EN[5:0]$232 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1162:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$159_EN[5:0]$339,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$159_EN[5:0]$231                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$895_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$159_EN[5:0]$231 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$159_EN[5:0]$231 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$159_EN[5:0]$231 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$159_EN[5:0]$231 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$159_EN[5:0]$231 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$159_EN[5:0]$231 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$159_EN[5:0]$231 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1165:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$158_EN[5:0]$338,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$158_EN[5:0]$230                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$901_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$158_EN[5:0]$230 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$158_EN[5:0]$230 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$158_EN[5:0]$230 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$158_EN[5:0]$230 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$158_EN[5:0]$230 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$158_EN[5:0]$230 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$158_EN[5:0]$230 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1168:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$157_EN[5:0]$337,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$157_EN[5:0]$229                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$907_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$157_EN[5:0]$229 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$157_EN[5:0]$229 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$157_EN[5:0]$229 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$157_EN[5:0]$229 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$157_EN[5:0]$229 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$157_EN[5:0]$229 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$157_EN[5:0]$229 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1171:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$156_EN[5:0]$336,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$156_EN[5:0]$228                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$913_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$156_EN[5:0]$228 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$156_EN[5:0]$228 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$156_EN[5:0]$228 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$156_EN[5:0]$228 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$156_EN[5:0]$228 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$156_EN[5:0]$228 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$156_EN[5:0]$228 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1174:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$155_EN[5:0]$335,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$155_EN[5:0]$227                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$919_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$155_EN[5:0]$227 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$155_EN[5:0]$227 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$155_EN[5:0]$227 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$155_EN[5:0]$227 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$155_EN[5:0]$227 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$155_EN[5:0]$227 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$155_EN[5:0]$227 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1177:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$154_EN[5:0]$334,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$154_EN[5:0]$226                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$925_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$154_EN[5:0]$226 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$154_EN[5:0]$226 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$154_EN[5:0]$226 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$154_EN[5:0]$226 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$154_EN[5:0]$226 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$154_EN[5:0]$226 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$154_EN[5:0]$226 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1180:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$153_EN[5:0]$333,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$153_EN[5:0]$225                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$931_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$153_EN[5:0]$225 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$153_EN[5:0]$225 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$153_EN[5:0]$225 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$153_EN[5:0]$225 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$153_EN[5:0]$225 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$153_EN[5:0]$225 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$153_EN[5:0]$225 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1183:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$152_EN[5:0]$332,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$152_EN[5:0]$224                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$937_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$152_EN[5:0]$224 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$152_EN[5:0]$224 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$152_EN[5:0]$224 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$152_EN[5:0]$224 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$152_EN[5:0]$224 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$152_EN[5:0]$224 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$152_EN[5:0]$224 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1186:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$151_EN[5:0]$331,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$151_EN[5:0]$223                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$943_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$151_EN[5:0]$223 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$151_EN[5:0]$223 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$151_EN[5:0]$223 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$151_EN[5:0]$223 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$151_EN[5:0]$223 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$151_EN[5:0]$223 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$151_EN[5:0]$223 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1189:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$150_EN[5:0]$330,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$150_EN[5:0]$222                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$949_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$150_EN[5:0]$222 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$150_EN[5:0]$222 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$150_EN[5:0]$222 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$150_EN[5:0]$222 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$150_EN[5:0]$222 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$150_EN[5:0]$222 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$150_EN[5:0]$222 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1192:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$149_EN[5:0]$329,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$149_EN[5:0]$221                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$955_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$149_EN[5:0]$221 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$149_EN[5:0]$221 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$149_EN[5:0]$221 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$149_EN[5:0]$221 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$149_EN[5:0]$221 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$149_EN[5:0]$221 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$149_EN[5:0]$221 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1195:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$148_EN[5:0]$328,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$148_EN[5:0]$220                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$961_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$148_EN[5:0]$220 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$148_EN[5:0]$220 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$148_EN[5:0]$220 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$148_EN[5:0]$220 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$148_EN[5:0]$220 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$148_EN[5:0]$220 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$148_EN[5:0]$220 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1198:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$147_EN[5:0]$327,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$147_EN[5:0]$219                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$967_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$147_EN[5:0]$219 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$147_EN[5:0]$219 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$147_EN[5:0]$219 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$147_EN[5:0]$219 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$147_EN[5:0]$219 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$147_EN[5:0]$219 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$147_EN[5:0]$219 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1201:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$146_EN[5:0]$326,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$146_EN[5:0]$218                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$973_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$146_EN[5:0]$218 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$146_EN[5:0]$218 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$146_EN[5:0]$218 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$146_EN[5:0]$218 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$146_EN[5:0]$218 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$146_EN[5:0]$218 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$146_EN[5:0]$218 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1204:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$145_EN[5:0]$325,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$145_EN[5:0]$217                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$979_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:54$145_EN[5:0]$217 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$145_EN[5:0]$217 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$145_EN[5:0]$217 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$145_EN[5:0]$217 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$145_EN[5:0]$217 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$145_EN[5:0]$217 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:54$145_EN[5:0]$217 [0] }                             
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1207:                            
Old ports: A=6'000000,                                                          
B=$flatten\viterbi_core_inst.\pm_buffer.$2$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:52$144_EN[5:0]$324,                                
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:52$144_EN[5:0]$216                                 
New ports: A=1'0, B=$flatten\viterbi_core_inst.\pm_buffer.$procmux$985_Y [0],   
Y=$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/v
iterbi-decoder/src/pm_bank.v:52$144_EN[5:0]$216 [0]                             
New connections:                                                                
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:52$144_EN[5:0]$216 [5:1] = {                         
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:52$144_EN[5:0]$216 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:52$144_EN[5:0]$216 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:52$144_EN[5:0]$216 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:52$144_EN[5:0]$216 [0]                               
$flatten\viterbi_core_inst.\pm_buffer.$0$memwr$\bank1$/home/ashvin/Documents/vit
erbi-decoder/src/pm_bank.v:52$144_EN[5:0]$216 [0] }                             
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 146 changes.                                               
                                                                                
38. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~402 debug messages>                                                
Removed a total of 134 cells.                                                   
                                                                                
39. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
40. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 0 unused cells and 281 unused wires.                                    
<suppressed ~6 debug messages>                                                  
                                                                                
41. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
42. Rerunning OPT passes. (Maybe there is more to do…)                          
                                                                                
43. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~39 debug messages>                                                 
                                                                                
44. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
45. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
46. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
47. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
48. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
49. Executing FSM pass (extract and optimize FSM).                              
                                                                                
49.1. Executing FSM_DETECT pass (finding FSMs in design).                       
Not marking tt_um_ashvin_viterbi.viterbi_core_inst.state as FSM state register: 
Circuit seems to be self-resetting.                                             
Found FSM state register tt_um_ashvin_viterbi.viterbi_core_inst.tb_core.state.  
                                                                                
49.2. Executing FSM_EXTRACT pass (extracting FSM from design).                  
Extracting FSM `\viterbi_core_inst.tb_core.state' from module                   
`\tt_um_ashvin_viterbi'.                                                        
found $dff cell for state register:                                             
$flatten\viterbi_core_inst.\tb_core.$procdff$1528                               
root of input selection tree: $flatten\viterbi_core_inst.\tb_core.$0\state[1:0] 
found reset state: 2'00 (guessed from mux tree)                                 
found ctrl input: \rst_n                                                        
found state code: 2'00                                                          
found ctrl input: $flatten\viterbi_core_inst.\tb_core.$procmux$1298_CMP         
found ctrl input: $flatten\viterbi_core_inst.\tb_core.$procmux$1291_CMP         
found ctrl input:                                                               
$flatten\viterbi_core_inst.\tb_core.$eq$/home/ashvin/Documents/viterbi-decoder/s
rc/traceback.v:92$63_Y                                                          
found state code: 2'10                                                          
found ctrl input:                                                               
$flatten\viterbi_core_inst.\tb_core.$logic_and$/home/ashvin/Documents/viterbi-de
coder/src/traceback.v:51$52_Y                                                   
found state code: 2'01                                                          
found ctrl output: $flatten\viterbi_core_inst.\tb_core.$procmux$1288_CMP        
found ctrl output: $flatten\viterbi_core_inst.\tb_core.$procmux$1291_CMP        
found ctrl output: $flatten\viterbi_core_inst.\tb_core.$procmux$1298_CMP        
ctrl inputs: {                                                                  
$flatten\viterbi_core_inst.\tb_core.$eq$/home/ashvin/Documents/viterbi-decoder/s
rc/traceback.v:92$63_Y                                                          
$flatten\viterbi_core_inst.\tb_core.$logic_and$/home/ashvin/Documents/viterbi-de
coder/src/traceback.v:51$52_Y \rst_n }                                          
ctrl outputs: { $flatten\viterbi_core_inst.\tb_core.$procmux$1298_CMP           
$flatten\viterbi_core_inst.\tb_core.$procmux$1291_CMP                           
$flatten\viterbi_core_inst.\tb_core.$procmux$1288_CMP                           
$flatten\viterbi_core_inst.\tb_core.$0\state[1:0] }                             
transition:       2'00 3'--0 ->       2'00 5'01000                              
transition:       2'00 3'-01 ->       2'00 5'01000                              
transition:       2'00 3'-11 ->       2'01 5'01001                              
transition:       2'10 3'--0 ->       2'00 5'00100                              
transition:       2'10 3'--1 ->       2'00 5'00100                              
transition:       2'01 3'--0 ->       2'00 5'10000                              
transition:       2'01 3'0-1 ->       2'01 5'10001                              
transition:       2'01 3'1-1 ->       2'10 5'10010                              
                                                                                
49.3. Executing FSM_OPT pass (simple optimizations of FSMs).                    
Optimizing FSM `$fsm$\viterbi_core_inst.tb_core.state$1655' from module         
`\tt_um_ashvin_viterbi'.                                                        
Merging pattern 3'--0 and 3'--1 from group (1 0 5'00100).                       
Merging pattern 3'--1 and 3'--0 from group (1 0 5'00100).                       
                                                                                
49.4. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 8 unused cells and 8 unused wires.                                      
<suppressed ~9 debug messages>                                                  
                                                                                
49.5. Executing FSM_OPT pass (simple optimizations of FSMs).                    
Optimizing FSM `$fsm$\viterbi_core_inst.tb_core.state$1655' from module         
`\tt_um_ashvin_viterbi'.                                                        
Removing unused output signal $flatten\viterbi_core_inst.\tb_core.$0\state[1:0] 
[0].                                                                            
Removing unused output signal $flatten\viterbi_core_inst.\tb_core.$0\state[1:0] 
[1].                                                                            
                                                                                
49.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).              
Recoding FSM `$fsm$\viterbi_core_inst.tb_core.state$1655' from module           
`\tt_um_ashvin_viterbi' using `auto' encoding:                                  
mapping auto encoding to `one-hot` for this FSM.                                
00 -> --1                                                                       
10 -> -1-                                                                       
01 -> 1--                                                                       
                                                                                
49.7. Executing FSM_INFO pass (dumping all available information on FSM cells). 
                                                                                
FSM `$fsm$\viterbi_core_inst.tb_core.state$1655' from module                    
`tt_um_ashvin_viterbi':                                                         
-------------------------------------                                           
                                                                                
Information on FSM $fsm$\viterbi_core_inst.tb_core.state$1655                   
(\viterbi_core_inst.tb_core.state):                                             
                                                                                
Number of input signals:    3                                                   
Number of output signals:   3                                                   
Number of state bits:       3                                                   
                                                                                
Input signals:                                                                  
0: \rst_n                                                                       
1:                                                                              
$flatten\viterbi_core_inst.\tb_core.$logic_and$/home/ashvin/Documents/viterbi-de
coder/src/traceback.v:51$52_Y                                                   
2:                                                                              
$flatten\viterbi_core_inst.\tb_core.$eq$/home/ashvin/Documents/viterbi-decoder/s
rc/traceback.v:92$63_Y                                                          
                                                                                
Output signals:                                                                 
0: $flatten\viterbi_core_inst.\tb_core.$procmux$1288_CMP                        
1: $flatten\viterbi_core_inst.\tb_core.$procmux$1291_CMP                        
2: $flatten\viterbi_core_inst.\tb_core.$procmux$1298_CMP                        
                                                                                
State encoding:                                                                 
0:      3'--1  <RESET STATE>                                                    
1:      3'-1-                                                                   
2:      3'1--                                                                   
                                                                                
Transition Table (state_in, ctrl_in, state_out, ctrl_out):                      
0:     0 3'--0   ->     0 3'010                                                 
1:     0 3'-01   ->     0 3'010                                                 
2:     0 3'-11   ->     2 3'010                                                 
3:     1 3'---   ->     0 3'001                                                 
4:     2 3'--0   ->     0 3'100                                                 
5:     2 3'1-1   ->     1 3'100                                                 
6:     2 3'0-1   ->     2 3'100                                                 
                                                                                
-------------------------------------                                           
                                                                                
49.8. Executing FSM_MAP pass (mapping FSMs to basic logic).                     
Mapping FSM `$fsm$\viterbi_core_inst.tb_core.state$1655' from module            
`\tt_um_ashvin_viterbi'.                                                        
                                                                                
50. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~1 debug messages>                                                  
                                                                                
51. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
52. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~38 debug messages>                                                 
                                                                                
53. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
54. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
55. Executing OPT_DFF pass (perform DFF optimizations).                         
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$1534 ($dff)  
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$1287_Y, Q =                        
\viterbi_core_inst.tb_core.traceback_active, rval = 1'0).                       
Adding EN signal on $auto$ff.cc:266:slice$1684 ($sdff) from module              
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\tb_core.$procmux$1287_Y, Q
= \viterbi_core_inst.tb_core.traceback_active).                                 
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$1533 ($dff)  
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$1297_Y, Q =                        
\viterbi_core_inst.tb_core.survivor_bit_latched, rval = 1'0).                   
Adding EN signal on $auto$ff.cc:266:slice$1692 ($sdff) from module              
tt_um_ashvin_viterbi (D = \viterbi_core_inst.tb_core.tb_surv_bit, Q =           
\viterbi_core_inst.tb_core.survivor_bit_latched).                               
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$1532 ($dff)  
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$1307_Y, Q =                        
\viterbi_core_inst.tb_core.current_state, rval = 4'0000).                       
Adding EN signal on $auto$ff.cc:266:slice$1694 ($sdff) from module              
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\tb_core.$procmux$1307_Y, Q
= \viterbi_core_inst.tb_core.current_state).                                    
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$1531 ($dff)  
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$1317_Y, Q =                        
\viterbi_core_inst.tb_core.tb_count, rval = 5'00000).                           
Adding EN signal on $auto$ff.cc:266:slice$1702 ($sdff) from module              
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\tb_core.$procmux$1317_Y, Q
= \viterbi_core_inst.tb_core.tb_count).                                         
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$1530 ($dff)  
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$1330_Y, Q =                        
\viterbi_core_inst.tb_core.tb_state, rval = 4'0000).                            
Adding EN signal on $auto$ff.cc:266:slice$1710 ($sdff) from module              
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\tb_core.$procmux$1330_Y, Q
= \viterbi_core_inst.tb_core.tb_state).                                         
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$1529 ($dff)  
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$1340_Y, Q =                        
\viterbi_core_inst.tb_core.tb_time, rval = 5'00000).                            
Adding EN signal on $auto$ff.cc:266:slice$1718 ($sdff) from module              
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\tb_core.$procmux$1340_Y, Q
= \viterbi_core_inst.tb_core.tb_time).                                          
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$1527 ($dff)  
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$1361_Y, Q =                        
\viterbi_core_inst.tb_core.dec_bit, rval = 1'0).                                
Adding EN signal on $auto$ff.cc:266:slice$1726 ($sdff) from module              
tt_um_ashvin_viterbi (D = \viterbi_core_inst.tb_core.survivor_bit_latched, Q =  
\viterbi_core_inst.tb_core.dec_bit).                                            
Adding SRST signal on $flatten\viterbi_core_inst.\tb_core.$procdff$1526 ($dff)  
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\tb_core.$procmux$1367_Y, Q =                        
\viterbi_core_inst.tb_core.dec_bit_valid, rval = 1'0).                          
Adding EN signal on $auto$ff.cc:266:slice$1728 ($sdff) from module              
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\tb_core.$procmux$1367_Y, Q
= \viterbi_core_inst.tb_core.dec_bit_valid).                                    
Adding SRST signal on $flatten\viterbi_core_inst.\surv_mem.$procdff$1512 ($dff) 
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\surv_mem.$procmux$1281_Y, Q =                       
\viterbi_core_inst.surv_mem.wr_ptr, rval = 5'00000).                            
Adding EN signal on $auto$ff.cc:266:slice$1732 ($sdff) from module              
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.\surv_mem.$procmux$1279_Y, 
Q = \viterbi_core_inst.surv_mem.wr_ptr).                                        
Adding SRST signal on $flatten\viterbi_core_inst.\pm_buffer.$procdff$1440 ($dff)
from module tt_um_ashvin_viterbi (D =                                           
$flatten\viterbi_core_inst.\pm_buffer.$procmux$1209_Y, Q =                      
\viterbi_core_inst.pm_buffer.prev_A, rval = 1'1).                               
Adding EN signal on $auto$ff.cc:266:slice$1734 ($sdff) from module              
tt_um_ashvin_viterbi (D =                                                       
$flatten\viterbi_core_inst.\pm_buffer.$not$/home/ashvin/Documents/viterbi-decode
r/src/pm_bank.v:76$400_Y, Q = \viterbi_core_inst.pm_buffer.prev_A).             
Adding EN signal on $flatten\viterbi_core_inst.$procdff$1567 ($adff) from module
tt_um_ashvin_viterbi (D = \viterbi_core_inst.state_next, Q =                    
\viterbi_core_inst.state).                                                      
Adding EN signal on $flatten\viterbi_core_inst.$procdff$1564 ($adff) from module
tt_um_ashvin_viterbi (D = \ui_in [2:1], Q = \viterbi_core_inst.rx_sym_q).       
Adding EN signal on $flatten\viterbi_core_inst.$procdff$1561 ($adff) from module
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.$0\sweep_idx[3:0], Q =     
\viterbi_core_inst.sweep_idx).                                                  
Adding EN signal on $flatten\viterbi_core_inst.$procdff$1552 ($adff) from module
tt_um_ashvin_viterbi (D =                                                       
$flatten\viterbi_core_inst.$0$lookahead\surv_row$21[15:0]$24, Q =               
\viterbi_core_inst.surv_row).                                                   
Adding EN signal on $flatten\viterbi_core_inst.$procdff$1549 ($adff) from module
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.$0\best_state[3:0], Q =    
\viterbi_core_inst.best_state).                                                 
Adding EN signal on $flatten\viterbi_core_inst.$procdff$1546 ($adff) from module
tt_um_ashvin_viterbi (D = $flatten\viterbi_core_inst.$0\best_metric[5:0], Q =   
\viterbi_core_inst.best_metric).                                                
Adding EN signal on $flatten\viterbi_core_inst.$procdff$1543 ($adff) from module
tt_um_ashvin_viterbi (D = \viterbi_core_inst.best_state, Q =                    
\viterbi_core_inst.s_end_state).                                                
Adding EN signal on $flatten\viterbi_core_inst.$procdff$1537 ($adff) from module
tt_um_ashvin_viterbi (D = 1'0, Q = \viterbi_core_inst.init_pending).            
                                                                                
56. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 17 unused cells and 23 unused wires.                                    
<suppressed ~18 debug messages>                                                 
                                                                                
57. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~10 debug messages>                                                 
                                                                                
58. Rerunning OPT passes. (Maybe there is more to do…)                          
                                                                                
59. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~32 debug messages>                                                 
                                                                                
60. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
61. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~57 debug messages>                                                 
Removed a total of 19 cells.                                                    
                                                                                
62. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
63. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 0 unused cells and 18 unused wires.                                     
<suppressed ~1 debug messages>                                                  
                                                                                
64. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
65. Rerunning OPT passes. (Maybe there is more to do…)                          
                                                                                
66. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~29 debug messages>                                                 
                                                                                
67. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
68. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
69. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
70. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
71. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
72. Executing WREDUCE pass (reducing word size of cells).                       
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1568 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1569 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1570 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1571 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1572 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1573 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1574 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1575 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1576 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1577 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1578 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1579 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1580 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1581 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1582 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1583 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1584 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1585 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1586 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1587 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1588 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1589 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1590 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1591 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1592 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1593 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1594 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1595 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1596 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1597 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1598 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1599 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1600 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1601 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1602 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1603 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1604 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1605 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1606 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1607 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1608 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1609 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1610 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1611 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1612 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1613 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1614 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1615 (viterbi_core_inst.pm_buffer.bank1).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1616 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1617 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1618 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1619 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1620 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1621 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1622 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1623 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1624 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1625 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1626 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1627 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1628 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1629 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1630 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 28 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\pm_buffer.$auto$proc_memwr.cc:4
5:proc_memwr$1631 (viterbi_core_inst.pm_buffer.bank0).                          
Removed top 27 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$1634 (viterbi_core_inst.surv_mem.mem).                              
Removed top 27 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$1635 (viterbi_core_inst.surv_mem.mem).                              
Removed top 27 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$1636 (viterbi_core_inst.surv_mem.mem).                              
Removed top 27 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$1637 (viterbi_core_inst.surv_mem.mem).                              
Removed top 27 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$1638 (viterbi_core_inst.surv_mem.mem).                              
Removed top 27 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$1639 (viterbi_core_inst.surv_mem.mem).                              
Removed top 27 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$1640 (viterbi_core_inst.surv_mem.mem).                              
Removed top 27 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$1641 (viterbi_core_inst.surv_mem.mem).                              
Removed top 27 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$1642 (viterbi_core_inst.surv_mem.mem).                              
Removed top 27 address bits (of 32) from memory init port                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$auto$proc_memwr.cc:45
:proc_memwr$1643 (viterbi_core_inst.surv_mem.mem).                              
Removed top 1 bits (of 2) from port B of cell                                   
tt_um_ashvin_viterbi.$auto$opt_dff.cc:195:make_patterns_logic$1738 ($ne).       
Removed top 1 bits (of 3) from port B of cell                                   
tt_um_ashvin_viterbi.$auto$opt_dff.cc:195:make_patterns_logic$1748 ($ne).       
Removed top 2 bits (of 3) from port B of cell                                   
tt_um_ashvin_viterbi.$auto$opt_dff.cc:195:make_patterns_logic$1758 ($ne).       
Removed top 1 bits (of 2) from port B of cell                                   
tt_um_ashvin_viterbi.$auto$fsm_map.cc:77:implement_pattern_cache$1680 ($eq).    
Removed top 31 bits (of 32) from port B of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:80$57 ($sub).                              
Removed top 26 bits (of 32) from port Y of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:80$57 ($sub).                              
Removed top 27 bits (of 32) from mux cell                                       
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$ternary$/home/ashvin/D
ocuments/viterbi-decoder/src/traceback.v:80$58 ($mux).                          
Removed top 31 bits (of 32) from port B of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$add$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:90$62 ($add).                              
Removed top 27 bits (of 32) from port Y of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$add$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:90$62 ($add).                              
Removed top 1 bits (of 2) from port B of cell                                   
tt_um_ashvin_viterbi.$auto$fsm_map.cc:77:implement_pattern_cache$1667 ($eq).    
Removed top 31 bits (of 32) from port B of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$add$/home/ashvin/Docu
ments/viterbi-decoder/src/survivor_mem.v:41$107 ($add).                         
Removed top 27 bits (of 32) from port Y of cell                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$add$/home/ashvin/Docu
ments/viterbi-decoder/src/survivor_mem.v:41$107 ($add).                         
Removed top 4 bits (of 6) from port B of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents
/viterbi-decoder/src/acs_core.v:17$402 ($add).                                  
Removed top 1 bits (of 2) from port A of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\branch_metric_hd.\ham0.$add$/ho
me/ashvin/Documents/viterbi-decoder/src/ham2.v:8$411 ($add).                    
Removed top 1 bits (of 2) from port B of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\branch_metric_hd.\ham0.$add$/ho
me/ashvin/Documents/viterbi-decoder/src/ham2.v:8$411 ($add).                    
Removed top 1 bits (of 2) from port A of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\branch_metric_hd.\ham1.$add$/ho
me/ashvin/Documents/viterbi-decoder/src/ham2.v:8$411 ($add).                    
Removed top 1 bits (of 2) from port B of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\branch_metric_hd.\ham1.$add$/ho
me/ashvin/Documents/viterbi-decoder/src/ham2.v:8$411 ($add).                    
Removed top 4 bits (of 6) from port B of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents
/viterbi-decoder/src/acs_core.v:16$401 ($add).                                  
Converting cell                                                                 
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.$neg$/home/ashvin/Documents/vite
rbi-decoder/src/viterbi_core.v:0$32 ($neg) from signed to unsigned.             
Removed top 1 bits (of 5) from port A of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.$neg$/home/ashvin/Documents/vite
rbi-decoder/src/viterbi_core.v:0$32 ($neg).                                     
Removed top 1 bits (of 2) from port B of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.$eq$/home/ashvin/Documents/viter
bi-decoder/src/viterbi_core.v:126$18 ($eq).                                     
Removed top 1 bits (of 6) from port Y of cell                                   
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:80$57 ($sub).                              
Removed top 27 bits (of 32) from wire                                           
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\surv_mem.$add$/home/ashvin/Docu
ments/viterbi-decoder/src/survivor_mem.v:41$107_Y.                              
Removed top 27 bits (of 32) from wire                                           
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$add$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:90$62_Y.                                   
Removed top 27 bits (of 32) from wire                                           
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Docum
ents/viterbi-decoder/src/traceback.v:80$57_Y.                                   
Removed top 27 bits (of 32) from wire                                           
tt_um_ashvin_viterbi.$flatten\viterbi_core_inst.\tb_core.$ternary$/home/ashvin/D
ocuments/viterbi-decoder/src/traceback.v:80$58_Y.                               
                                                                                
73. Executing PEEPOPT pass (run peephole optimizers).                           
                                                                                
74. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 0 unused cells and 4 unused wires.                                      
<suppressed ~1 debug messages>                                                  
                                                                                
75. Executing ALUMACC pass (create $alu and $macc cells).                       
Extracting $alu and $macc cells in module tt_um_ashvin_viterbi:                 
creating $macc model for                                                        
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4 ($add).          
creating $macc model for                                                        
$flatten\viterbi_core_inst.$add$/home/ashvin/Documents/viterbi-decoder/src/viter
bi_core.v:128$20 ($add).                                                        
creating $macc model for                                                        
$flatten\viterbi_core_inst.$neg$/home/ashvin/Documents/viterbi-decoder/src/viter
bi_core.v:0$32 ($neg).                                                          
creating $macc model for                                                        
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:16$401 ($add).                                                       
creating $macc model for                                                        
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:17$402 ($add).                                                       
creating $macc model for                                                        
$flatten\viterbi_core_inst.\branch_metric_hd.\ham0.$add$/home/ashvin/Documents/v
iterbi-decoder/src/ham2.v:8$411 ($add).                                         
creating $macc model for                                                        
$flatten\viterbi_core_inst.\branch_metric_hd.\ham1.$add$/home/ashvin/Documents/v
iterbi-decoder/src/ham2.v:8$411 ($add).                                         
creating $macc model for                                                        
$flatten\viterbi_core_inst.\surv_mem.$add$/home/ashvin/Documents/viterbi-decoder
/src/survivor_mem.v:41$107 ($add).                                              
creating $macc model for                                                        
$flatten\viterbi_core_inst.\tb_core.$add$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:90$62 ($add).                                                   
creating $macc model for                                                        
$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:80$57 ($sub).                                                   
merging $macc model for                                                         
$flatten\viterbi_core_inst.\branch_metric_hd.\ham1.$add$/home/ashvin/Documents/v
iterbi-decoder/src/ham2.v:8$411 into                                            
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:17$402.                                                              
merging $macc model for                                                         
$flatten\viterbi_core_inst.\branch_metric_hd.\ham0.$add$/home/ashvin/Documents/v
iterbi-decoder/src/ham2.v:8$411 into                                            
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:16$401.                                                              
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.\surv_mem.$add$/home/ashvin/Documents/viterbi-decoder
/src/survivor_mem.v:41$107.                                                     
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.\tb_core.$add$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:90$62.                                                          
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:80$57.                                                          
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:17$402.                                                              
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:16$401.                                                              
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.$neg$/home/ashvin/Documents/viterbi-decoder/src/viter
bi_core.v:0$32.                                                                 
creating $alu model for $macc                                                   
$flatten\viterbi_core_inst.$add$/home/ashvin/Documents/viterbi-decoder/src/viter
bi_core.v:128$20.                                                               
creating $alu model for $macc                                                   
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4.                 
creating $alu model for                                                         
$flatten\viterbi_core_inst.$lt$/home/ashvin/Documents/viterbi-decoder/src/viterb
i_core.v:153$41 ($lt): new $alu                                                 
creating $alu model for                                                         
$flatten\viterbi_core_inst.\acs.$lt$/home/ashvin/Documents/viterbi-decoder/src/a
cs_core.v:19$403 ($lt): new $alu                                                
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\acs.$lt$/home/ashvin/Documents/viterbi-decoder/src/a
cs_core.v:19$403: $auto$alumacc.cc:485:replace_alu$1776                         
creating $alu cell for                                                          
$flatten\viterbi_core_inst.$lt$/home/ashvin/Documents/viterbi-decoder/src/viterb
i_core.v:153$41: $auto$alumacc.cc:485:replace_alu$1787                          
creating $alu cell for                                                          
$add$/home/ashvin/Documents/viterbi-decoder/src/project.v:25$4:                 
$auto$alumacc.cc:485:replace_alu$1798                                           
creating $alu cell for                                                          
$flatten\viterbi_core_inst.$add$/home/ashvin/Documents/viterbi-decoder/src/viter
bi_core.v:128$20: $auto$alumacc.cc:485:replace_alu$1801                         
creating $alu cell for                                                          
$flatten\viterbi_core_inst.$neg$/home/ashvin/Documents/viterbi-decoder/src/viter
bi_core.v:0$32: $auto$alumacc.cc:485:replace_alu$1804                           
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:16$401: $auto$alumacc.cc:485:replace_alu$1807                        
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\acs.$add$/home/ashvin/Documents/viterbi-decoder/src/
acs_core.v:17$402: $auto$alumacc.cc:485:replace_alu$1810                        
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\tb_core.$sub$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:80$57: $auto$alumacc.cc:485:replace_alu$1813                    
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\tb_core.$add$/home/ashvin/Documents/viterbi-decoder/
src/traceback.v:90$62: $auto$alumacc.cc:485:replace_alu$1816                    
creating $alu cell for                                                          
$flatten\viterbi_core_inst.\surv_mem.$add$/home/ashvin/Documents/viterbi-decoder
/src/survivor_mem.v:41$107: $auto$alumacc.cc:485:replace_alu$1819               
created 10 $alu and 0 $macc cells.                                              
                                                                                
76. Executing SHARE pass (SAT-based resource sharing).                          
Found 4 cells in module tt_um_ashvin_viterbi that may be considered for resource
sharing.                                                                        
Analyzing resource sharing options for                                          
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank1$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:34$182 ($memrd):                                       
Found 1 activation_patterns using ctrl signal                                   
\viterbi_core_inst.pm_buffer.prev_A.                                            
Found 1 candidates:                                                             
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank1$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:33$181                                                 
Analyzing resource sharing with                                                 
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank1$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:33$181 ($memrd):                                       
Found 1 activation_patterns using ctrl signal                                   
\viterbi_core_inst.pm_buffer.prev_A.                                            
Forbidden control signals for this pair of cells: {                             
$flatten\viterbi_core_inst.$lt$/home/ashvin/Documents/viterbi-decoder/src/viterb
i_core.v:153$41_Y \viterbi_core_inst.acs.surv }                                 
Activation pattern for cell                                                     
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank1$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:34$182: \viterbi_core_inst.pm_buffer.prev_A = 1'0      
Activation pattern for cell                                                     
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank1$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:33$181: \viterbi_core_inst.pm_buffer.prev_A = 1'0      
Size of SAT problem: 0 cells, 5 variables, 9 clauses                            
According to the SAT solver this pair of cells can not be shared.               
Model from SAT solver: \viterbi_core_inst.pm_buffer.prev_A = 1'0                
Analyzing resource sharing options for                                          
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank1$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:33$181 ($memrd):                                       
Found 1 activation_patterns using ctrl signal                                   
\viterbi_core_inst.pm_buffer.prev_A.                                            
No candidates found.                                                            
Analyzing resource sharing options for                                          
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank0$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:31$180 ($memrd):                                       
Found 1 activation_patterns using ctrl signal                                   
\viterbi_core_inst.pm_buffer.prev_A.                                            
Found 1 candidates:                                                             
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank0$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:30$179                                                 
Analyzing resource sharing with                                                 
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank0$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:30$179 ($memrd):                                       
Found 1 activation_patterns using ctrl signal                                   
\viterbi_core_inst.pm_buffer.prev_A.                                            
Forbidden control signals for this pair of cells: {                             
$flatten\viterbi_core_inst.$lt$/home/ashvin/Documents/viterbi-decoder/src/viterb
i_core.v:153$41_Y \viterbi_core_inst.acs.surv }                                 
Activation pattern for cell                                                     
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank0$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:31$180: \viterbi_core_inst.pm_buffer.prev_A = 1'1      
Activation pattern for cell                                                     
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank0$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:30$179: \viterbi_core_inst.pm_buffer.prev_A = 1'1      
Size of SAT problem: 0 cells, 5 variables, 9 clauses                            
According to the SAT solver this pair of cells can not be shared.               
Model from SAT solver: \viterbi_core_inst.pm_buffer.prev_A = 1'1                
Analyzing resource sharing options for                                          
$flatten\viterbi_core_inst.\pm_buffer.$memrd$\bank0$/home/ashvin/Documents/viter
bi-decoder/src/pm_bank.v:30$179 ($memrd):                                       
Found 1 activation_patterns using ctrl signal                                   
\viterbi_core_inst.pm_buffer.prev_A.                                            
No candidates found.                                                            
                                                                                
77. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
<suppressed ~3 debug messages>                                                  
                                                                                
78. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
79. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~29 debug messages>                                                 
                                                                                
80. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
81. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
82. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
83. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 2 unused cells and 12 unused wires.                                     
<suppressed ~13 debug messages>                                                 
                                                                                
84. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
                                                                                
85. Rerunning OPT passes. (Maybe there is more to do…)                          
                                                                                
86. Executing OPT_MUXTREE pass (detect dead branches in mux trees).             
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~29 debug messages>                                                 
                                                                                
87. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).         
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
88. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
89. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
90. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
91. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
                                                                                
92. Executing MEMORY pass.                                                      
                                                                                
92.1. Executing OPT_MEM pass (optimize memories).                               
Performed a total of 0 transformations.                                         
                                                                                
92.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write        
priority relations).                                                            
Performed a total of 525 transformations.                                       
                                                                                
92.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback    
paths).                                                                         
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 0.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 1.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 2.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 3.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 4.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 5.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 6.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 7.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 8.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 9.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 10. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 11. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 12. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 13. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 14. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 15. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 16. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 17. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 18. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 19. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 20. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 21. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 22. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 23. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 24. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 25. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 26. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 27. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 28. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 29. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 30. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 31. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 write port 32. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 0.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 1.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 2.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 3.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 4.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 5.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 6.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 7.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 8.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 9.  
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 10. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 11. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 12. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 13. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 14. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 15. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 16. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 17. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 18. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 19. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 20. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 21. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 22. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 23. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 24. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 25. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 26. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 27. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 28. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 29. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 30. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 31. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 write port 32. 
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 0.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 1.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 2.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 3.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 4.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 5.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 6.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 7.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 8.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 9.     
Analyzing tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem write port 10.    
                                                                                
92.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).                
                                                                                
92.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).                 
Checking read port `\viterbi_core_inst.pm_buffer.bank0'[0] in module            
`\tt_um_ashvin_viterbi': no output FF found.                                    
Checking read port `\viterbi_core_inst.pm_buffer.bank0'[1] in module            
`\tt_um_ashvin_viterbi': no output FF found.                                    
Checking read port `\viterbi_core_inst.pm_buffer.bank1'[0] in module            
`\tt_um_ashvin_viterbi': no output FF found.                                    
Checking read port `\viterbi_core_inst.pm_buffer.bank1'[1] in module            
`\tt_um_ashvin_viterbi': no output FF found.                                    
Checking read port `\viterbi_core_inst.surv_mem.mem'[0] in module               
`\tt_um_ashvin_viterbi': no output FF found.                                    
Checking read port address `\viterbi_core_inst.pm_buffer.bank0'[0] in module    
`\tt_um_ashvin_viterbi': address FF has async set and/or reset, not supported.  
Checking read port address `\viterbi_core_inst.pm_buffer.bank0'[1] in module    
`\tt_um_ashvin_viterbi': address FF has async set and/or reset, not supported.  
Checking read port address `\viterbi_core_inst.pm_buffer.bank1'[0] in module    
`\tt_um_ashvin_viterbi': address FF has async set and/or reset, not supported.  
Checking read port address `\viterbi_core_inst.pm_buffer.bank1'[1] in module    
`\tt_um_ashvin_viterbi': address FF has async set and/or reset, not supported.  
Checking read port address `\viterbi_core_inst.surv_mem.mem'[0] in module       
`\tt_um_ashvin_viterbi': merged address FF to cell.                             
                                                                                
92.6. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
92.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).          
Consolidating read ports of memory                                              
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 by address:              
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 by address:              
Merging ports 0, 1 (address 4'0000).                                            
Merging ports 0, 2 (address 4'0000).                                            
Merging ports 0, 3 (address 4'0000).                                            
Merging ports 0, 4 (address 4'0000).                                            
Merging ports 0, 5 (address 4'0000).                                            
Merging ports 0, 6 (address 4'0000).                                            
Merging ports 0, 7 (address 4'0000).                                            
Merging ports 0, 8 (address 4'0000).                                            
Merging ports 9, 24 (address 4'1001).                                           
Merging ports 9, 25 (address 4'1000).                                           
Merging ports 9, 26 (address 4'1000).                                           
Merging ports 9, 27 (address 4'1000).                                           
Merging ports 9, 28 (address 4'1000).                                           
Merging ports 9, 29 (address 4'1000).                                           
Merging ports 9, 30 (address 4'1000).                                           
Merging ports 9, 31 (address 4'1000).                                           
Merging ports 10, 11 (address 4'1010).                                          
Merging ports 12, 13 (address 4'1100).                                          
Merging ports 12, 14 (address 4'1100).                                          
Merging ports 12, 15 (address 4'1100).                                          
Merging ports 16, 17 (address 4'0000).                                          
Merging ports 16, 18 (address 4'0000).                                          
Merging ports 16, 19 (address 4'0000).                                          
Merging ports 16, 20 (address 4'0000).                                          
Merging ports 16, 21 (address 4'0000).                                          
Merging ports 16, 22 (address 4'0000).                                          
Merging ports 16, 23 (address 4'0000).                                          
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 by address:              
Merging ports 1, 2 (address 4'1000).                                            
Merging ports 1, 3 (address 4'1000).                                            
Merging ports 1, 4 (address 4'1000).                                            
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 by address:              
Consolidating read ports of memory                                              
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 by address:              
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 by address:              
Merging ports 0, 1 (address 4'0000).                                            
Merging ports 0, 2 (address 4'0000).                                            
Merging ports 0, 3 (address 4'0000).                                            
Merging ports 0, 4 (address 4'0000).                                            
Merging ports 0, 5 (address 4'0000).                                            
Merging ports 0, 6 (address 4'0000).                                            
Merging ports 0, 7 (address 4'0000).                                            
Merging ports 0, 8 (address 4'0000).                                            
Merging ports 9, 24 (address 4'1001).                                           
Merging ports 9, 25 (address 4'1000).                                           
Merging ports 9, 26 (address 4'1000).                                           
Merging ports 9, 27 (address 4'1000).                                           
Merging ports 9, 28 (address 4'1000).                                           
Merging ports 9, 29 (address 4'1000).                                           
Merging ports 9, 30 (address 4'1000).                                           
Merging ports 9, 31 (address 4'1000).                                           
Merging ports 10, 11 (address 4'1010).                                          
Merging ports 12, 13 (address 4'1100).                                          
Merging ports 12, 14 (address 4'1100).                                          
Merging ports 12, 15 (address 4'1100).                                          
Merging ports 16, 17 (address 4'0000).                                          
Merging ports 16, 18 (address 4'0000).                                          
Merging ports 16, 19 (address 4'0000).                                          
Merging ports 16, 20 (address 4'0000).                                          
Merging ports 16, 21 (address 4'0000).                                          
Merging ports 16, 22 (address 4'0000).                                          
Merging ports 16, 23 (address 4'0000).                                          
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 by address:              
Merging ports 1, 2 (address 4'1000).                                            
Merging ports 1, 3 (address 4'1000).                                            
Merging ports 1, 4 (address 4'1000).                                            
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 by address:              
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem by address:                 
Merging ports 0, 1 (address 5'00000).                                           
Merging ports 0, 2 (address 5'00000).                                           
Merging ports 0, 3 (address 5'00000).                                           
Merging ports 0, 4 (address 5'00000).                                           
Merging ports 0, 5 (address 5'00000).                                           
Merging ports 0, 6 (address 5'00000).                                           
Merging ports 0, 7 (address 5'00000).                                           
Merging ports 0, 8 (address 5'00000).                                           
Merging ports 0, 9 (address 5'00000).                                           
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem by address:                 
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank0 using sat-based resource 
sharing:                                                                        
Checking group clocked with posedge \clk, width 96: ports 0, 1.                 
Common input cone for all EN signals: 7 cells.                                  
Size of unconstrained SAT problem: 44 variables, 105 clauses                    
According to SAT solver sharing of port 0 with port 1 is not possible.          
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.pm_buffer.bank1 using sat-based resource 
sharing:                                                                        
Checking group clocked with posedge \clk, width 96: ports 0, 1.                 
Common input cone for all EN signals: 7 cells.                                  
Size of unconstrained SAT problem: 44 variables, 105 clauses                    
According to SAT solver sharing of port 0 with port 1 is not possible.          
Consolidating write ports of memory                                             
tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem using sat-based resource    
sharing:                                                                        
                                                                                
92.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.                                         
                                                                                
92.9. Executing OPT_CLEAN pass (remove unused cells and wires).                 
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
92.10. Executing MEMORY_COLLECT pass (generating $mem cells).                   
                                                                                
93. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
94. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
<suppressed ~52 debug messages>                                                 
                                                                                
95. Executing OPT_MERGE pass (detect identical cells).                          
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~24 debug messages>                                                 
Removed a total of 8 cells.                                                     
                                                                                
96. Executing OPT_DFF pass (perform DFF optimizations).                         
                                                                                
97. Executing OPT_CLEAN pass (remove unused cells and wires).                   
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 0 unused cells and 41 unused wires.                                     
<suppressed ~1 debug messages>                                                  
                                                                                
98. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).    
Mapping memory \viterbi_core_inst.pm_buffer.bank0 in module                     
\tt_um_ashvin_viterbi:                                                          
created 16 $dff cells and 0 static cells of width 6.                            
read interface: 0 $dff and 30 $mux cells.                                       
write interface: 48 write mux blocks.                                           
Mapping memory \viterbi_core_inst.pm_buffer.bank1 in module                     
\tt_um_ashvin_viterbi:                                                          
created 16 $dff cells and 0 static cells of width 6.                            
read interface: 0 $dff and 30 $mux cells.                                       
write interface: 48 write mux blocks.                                           
Mapping memory \viterbi_core_inst.surv_mem.mem in module \tt_um_ashvin_viterbi: 
created 32 $dff cells and 0 static cells of width 16.                           
Extracted addr FF from read port 0 of                                           
tt_um_ashvin_viterbi.viterbi_core_inst.surv_mem.mem:                            
$\viterbi_core_inst.surv_mem.mem$rdreg[0]                                       
read interface: 1 $dff and 31 $mux cells.                                       
write interface: 64 write mux blocks.                                           
                                                                                
99. Executing OPT_EXPR pass (perform const folding).                            
Optimizing module tt_um_ashvin_viterbi.                                         
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
<suppressed ~186 debug messages>                                                
                                                                                
100. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).            
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][3][7]$2359.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][3][7]$2359.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][3][6]$2356.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][3][6]$2356.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][3][5]$2353.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][3][5]$2353.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][3][4]$2350.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][3][4]$2350.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][2][3]$2335.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][2][3]$2335.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][2][2]$2332.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][2][2]$2332.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][1][1]$2323.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[1][1][1]$2323.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][3][3]$2302.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][3][3]$2302.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][3][2]$2299.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][3][2]$2299.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][3][1]$2296.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][3][1]$2296.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][3][0]$2293.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][3][0]$2293.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][2][1]$2284.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][2][1]$2284.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][2][0]$2281.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][2][0]$2281.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][1][0]$2275.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank1$rdmux[0][1][0]$2275.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][3][7]$1979.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][3][7]$1979.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][3][6]$1976.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][3][6]$1976.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][3][5]$1973.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][3][5]$1973.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][3][4]$1970.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][3][4]$1970.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][2][3]$1955.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][2][3]$1955.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][2][2]$1952.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][2][2]$1952.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][1][1]$1943.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[1][1][1]$1943.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][3][3]$1922.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][3][3]$1922.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][3][2]$1919.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][3][2]$1919.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][3][1]$1916.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][3][1]$1916.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][3][0]$1913.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][3][0]$1913.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][2][1]$1904.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][2][1]$1904.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][2][0]$1901.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][2][0]$1901.                  
dead port 1/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][1][0]$1895.                  
dead port 2/2 on $mux                                                           
$memory\viterbi_core_inst.pm_buffer.bank0$rdmux[0][1][0]$1895.                  
Removed 56 multiplexer ports.                                                   
<suppressed ~80 debug messages>                                                 
                                                                                
102. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).        
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Consolidated identical input bits for $mux cell                                 
$auto$memory_share.cc:273:consolidate_wr_by_addr$1836:                          
Old ports: A=6'000000, B=6'111111, Y=$auto$rtlil.cc:2628:Mux$1837               
New ports: A=1'0, B=1'1, Y=$auto$rtlil.cc:2628:Mux$1837 [0]                     
New connections: $auto$rtlil.cc:2628:Mux$1837 [5:1] = {                         
$auto$rtlil.cc:2628:Mux$1837 [0] $auto$rtlil.cc:2628:Mux$1837 [0]               
$auto$rtlil.cc:2628:Mux$1837 [0] $auto$rtlil.cc:2628:Mux$1837 [0]               
$auto$rtlil.cc:2628:Mux$1837 [0] }                                              
Consolidated identical input bits for $mux cell                                 
$auto$memory_share.cc:273:consolidate_wr_by_addr$1840:                          
Old ports: A=12'000000000000, B=12'111111111111, Y=$auto$rtlil.cc:2628:Mux$1841 
New ports: A=1'0, B=1'1, Y=$auto$rtlil.cc:2628:Mux$1841 [0]                     
New connections: $auto$rtlil.cc:2628:Mux$1841 [11:1] = {                        
$auto$rtlil.cc:2628:Mux$1841 [0] $auto$rtlil.cc:2628:Mux$1841 [0]               
$auto$rtlil.cc:2628:Mux$1841 [0] $auto$rtlil.cc:2628:Mux$1841 [0]               
$auto$rtlil.cc:2628:Mux$1841 [0] $auto$rtlil.cc:2628:Mux$1841 [0]               
$auto$rtlil.cc:2628:Mux$1841 [0] $auto$rtlil.cc:2628:Mux$1841 [0]               
$auto$rtlil.cc:2628:Mux$1841 [0] $auto$rtlil.cc:2628:Mux$1841 [0]               
$auto$rtlil.cc:2628:Mux$1841 [0] }                                              
Consolidated identical input bits for $mux cell                                 
$auto$memory_share.cc:273:consolidate_wr_by_addr$1844:                          
Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111,        
Y=$auto$rtlil.cc:2628:Mux$1845                                                  
New ports: A=1'0, B=1'1, Y=$auto$rtlil.cc:2628:Mux$1845 [0]                     
New connections: $auto$rtlil.cc:2628:Mux$1845 [23:1] = {                        
$auto$rtlil.cc:2628:Mux$1845 [0] $auto$rtlil.cc:2628:Mux$1845 [0]               
$auto$rtlil.cc:2628:Mux$1845 [0] $auto$rtlil.cc:2628:Mux$1845 [0]               
$auto$rtlil.cc:2628:Mux$1845 [0] $auto$rtlil.cc:2628:Mux$1845 [0]               
$auto$rtlil.cc:2628:Mux$1845 [0] $auto$rtlil.cc:2628:Mux$1845 [0]               
$auto$rtlil.cc:2628:Mux$1845 [0] $auto$rtlil.cc:2628:Mux$1845 [0]               
$auto$rtlil.cc:2628:Mux$1845 [0] $auto$rtlil.cc:2628:Mux$1845 [0]               
$auto$rtlil.cc:2628:Mux$1845 [0] $auto$rtlil.cc:2628:Mux$1845 [0]               
$auto$rtlil.cc:2628:Mux$1845 [0] $auto$rtlil.cc:2628:Mux$1845 [0]               
$auto$rtlil.cc:2628:Mux$1845 [0] $auto$rtlil.cc:2628:Mux$1845 [0]               
$auto$rtlil.cc:2628:Mux$1845 [0] $auto$rtlil.cc:2628:Mux$1845 [0]               
$auto$rtlil.cc:2628:Mux$1845 [0] $auto$rtlil.cc:2628:Mux$1845 [0]               
$auto$rtlil.cc:2628:Mux$1845 [0] }                                              
Consolidated identical input bits for $mux cell                                 
$auto$memory_share.cc:273:consolidate_wr_by_addr$1848:                          
Old ports: A=6'000000, B=6'111111, Y=$auto$rtlil.cc:2628:Mux$1849               
New ports: A=1'0, B=1'1, Y=$auto$rtlil.cc:2628:Mux$1849 [0]                     
New connections: $auto$rtlil.cc:2628:Mux$1849 [5:1] = {                         
$auto$rtlil.cc:2628:Mux$1849 [0] $auto$rtlil.cc:2628:Mux$1849 [0]               
$auto$rtlil.cc:2628:Mux$1849 [0] $auto$rtlil.cc:2628:Mux$1849 [0]               
$auto$rtlil.cc:2628:Mux$1849 [0] }                                              
Consolidated identical input bits for $mux cell                                 
$flatten\viterbi_core_inst.\tb_core.$procmux$1305:                              
Old ports: A={ 1'0 \viterbi_core_inst.tb_core.current_state [3:1] }, B={ 1'1    
\viterbi_core_inst.tb_core.current_state [3:1] },                               
Y=$flatten\viterbi_core_inst.\tb_core.$procmux$1305_Y                           
New ports: A=1'0, B=1'1, Y=$flatten\viterbi_core_inst.\tb_core.$procmux$1305_Y  
[3]                                                                             
New connections: $flatten\viterbi_core_inst.\tb_core.$procmux$1305_Y [2:0] =    
\viterbi_core_inst.tb_core.current_state [3:1]                                  
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 5 changes.                                                 
                                                                                
103. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~3 debug messages>                                                  
Removed a total of 1 cells.                                                     
                                                                                
104. Executing OPT_SHARE pass.                                                  
                                                                                
105. Executing OPT_DFF pass (perform DFF optimizations).                        
Adding SRST signal on $\viterbi_core_inst.surv_mem.mem$rdreg[0] ($dff) from     
module tt_um_ashvin_viterbi (D = $auto$rtlil.cc:2628:Mux$1833, Q =              
$\viterbi_core_inst.surv_mem.mem$rdreg[0]$q, rval = 5'00000).                   
                                                                                
106. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 1 unused cells and 338 unused wires.                                    
<suppressed ~2 debug messages>                                                  
                                                                                
107. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
<suppressed ~4 debug messages>                                                  
                                                                                
108. Rerunning OPT passes. (Maybe there is more to do…)                         
                                                                                
109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).            
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~78 debug messages>                                                 
                                                                                
110. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).        
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
111. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
112. Executing OPT_SHARE pass.                                                  
                                                                                
113. Executing OPT_DFF pass (perform DFF optimizations).                        
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[9]$2572 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[9][1][0]$y$2848, Q =               
\viterbi_core_inst.surv_mem.mem[9]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[8]$2570 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[8][1][0]$y$2838, Q =               
\viterbi_core_inst.surv_mem.mem[8]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[7]$2568 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[7][1][0]$y$2822, Q =               
\viterbi_core_inst.surv_mem.mem[7]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[6]$2566 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[6][1][0]$y$2812, Q =               
\viterbi_core_inst.surv_mem.mem[6]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[5]$2564 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[5][1][0]$y$2802, Q =               
\viterbi_core_inst.surv_mem.mem[5]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[4]$2562 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[4][1][0]$y$2792, Q =               
\viterbi_core_inst.surv_mem.mem[4]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[3]$2560 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[3][1][0]$y$2778, Q =               
\viterbi_core_inst.surv_mem.mem[3]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[31]$2616 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[31]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[30]$2614 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[30]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[2]$2558 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[2][1][0]$y$2766, Q =               
\viterbi_core_inst.surv_mem.mem[2]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[29]$2612 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[29]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[28]$2610 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[28]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[27]$2608 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[27]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[26]$2606 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[26]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[25]$2604 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[25]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[24]$2602 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[24]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[23]$2600 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[23]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[22]$2598 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[22]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[21]$2596 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[21]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[20]$2594 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[20]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[1]$2556 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[1][1][0]$y$2752, Q =               
\viterbi_core_inst.surv_mem.mem[1]).                                            
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[19]$2592 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[19]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[18]$2590 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[18]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[17]$2588 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[17]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[16]$2586 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[16]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[15]$2584 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[15]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[14]$2582 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[14]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[13]$2580 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[13]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[12]$2578 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[12]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[11]$2576 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[11]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[10]$2574 ($dff) from 
module tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =               
\viterbi_core_inst.surv_mem.mem[10]).                                           
Adding EN signal on $memory\viterbi_core_inst.surv_mem.mem[0]$2554 ($dff) from  
module tt_um_ashvin_viterbi (D =                                                
$memory\viterbi_core_inst.surv_mem.mem$wrmux[0][1][0]$y$2738, Q =               
\viterbi_core_inst.surv_mem.mem[0]).                                            
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[9]$2258 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[9][2][0]$y$2481, Q =            
\viterbi_core_inst.pm_buffer.bank1[9]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[8]$2256 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[8][2][0]$y$2469, Q =            
\viterbi_core_inst.pm_buffer.bank1[8]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[7]$2254 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[7][2][0]$y$2457, Q =            
\viterbi_core_inst.pm_buffer.bank1[7]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[6]$2252 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[6][2][0]$y$2445, Q =            
\viterbi_core_inst.pm_buffer.bank1[6]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[5]$2250 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[5][2][0]$y$2433, Q =            
\viterbi_core_inst.pm_buffer.bank1[5]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[4]$2248 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[4][2][0]$y$2421, Q =            
\viterbi_core_inst.pm_buffer.bank1[4]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[3]$2246 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][2][0]$y$2409, Q =            
\viterbi_core_inst.pm_buffer.bank1[3]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[2]$2244 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][2][0]$y$2397, Q =            
\viterbi_core_inst.pm_buffer.bank1[2]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[1]$2242 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][2][0]$y$2385, Q =            
\viterbi_core_inst.pm_buffer.bank1[1]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[15]$2270 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[15][2][0]$y$2553, Q =           
\viterbi_core_inst.pm_buffer.bank1[15]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[14]$2268 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[14][2][0]$y$2541, Q =           
\viterbi_core_inst.pm_buffer.bank1[14]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[13]$2266 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[13][2][0]$y$2529, Q =           
\viterbi_core_inst.pm_buffer.bank1[13]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[12]$2264 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[12][2][0]$y$2517, Q =           
\viterbi_core_inst.pm_buffer.bank1[12]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[11]$2262 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[11][2][0]$y$2505, Q =           
\viterbi_core_inst.pm_buffer.bank1[11]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[10]$2260 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[10][2][0]$y$2493, Q =           
\viterbi_core_inst.pm_buffer.bank1[10]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank1[0]$2240 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[0][2][0]$y$2373, Q =            
\viterbi_core_inst.pm_buffer.bank1[0]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[9]$1878 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[9][2][0]$y$2153, Q =            
\viterbi_core_inst.pm_buffer.bank0[9]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[8]$1876 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[8][2][0]$y$2139, Q =            
\viterbi_core_inst.pm_buffer.bank0[8]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[7]$1874 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[7][2][0]$y$2121, Q =            
\viterbi_core_inst.pm_buffer.bank0[7]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[6]$1872 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[6][2][0]$y$2107, Q =            
\viterbi_core_inst.pm_buffer.bank0[6]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[5]$1870 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[5][2][0]$y$2093, Q =            
\viterbi_core_inst.pm_buffer.bank0[5]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[4]$1868 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[4][2][0]$y$2079, Q =            
\viterbi_core_inst.pm_buffer.bank0[4]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[3]$1866 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][2][0]$y$2061, Q =            
\viterbi_core_inst.pm_buffer.bank0[3]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[2]$1864 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][2][0]$y$2045, Q =            
\viterbi_core_inst.pm_buffer.bank0[2]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[1]$1862 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][2][0]$y$2027, Q =            
\viterbi_core_inst.pm_buffer.bank0[1]).                                         
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[15]$1890 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[15][2][0]$y$2239, Q =           
\viterbi_core_inst.pm_buffer.bank0[15]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[14]$1888 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[14][2][0]$y$2225, Q =           
\viterbi_core_inst.pm_buffer.bank0[14]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[13]$1886 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[13][2][0]$y$2211, Q =           
\viterbi_core_inst.pm_buffer.bank0[13]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[12]$1884 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[12][2][0]$y$2197, Q =           
\viterbi_core_inst.pm_buffer.bank0[12]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[11]$1882 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[11][2][0]$y$2181, Q =           
\viterbi_core_inst.pm_buffer.bank0[11]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[10]$1880 ($dff)   
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[10][2][0]$y$2167, Q =           
\viterbi_core_inst.pm_buffer.bank0[10]).                                        
Adding EN signal on $memory\viterbi_core_inst.pm_buffer.bank0[0]$1860 ($dff)    
from module tt_um_ashvin_viterbi (D =                                           
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[0][2][0]$y$2009, Q =            
\viterbi_core_inst.pm_buffer.bank0[0]).                                         
                                                                                
114. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 22 unused cells and 26 unused wires.                                    
<suppressed ~23 debug messages>                                                 
                                                                                
115. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
<suppressed ~58 debug messages>                                                 
                                                                                
116. Rerunning OPT passes. (Maybe there is more to do…)                         
                                                                                
117. Executing OPT_MUXTREE pass (detect dead branches in mux trees).            
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~56 debug messages>                                                 
                                                                                
118. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).        
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$2016:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$2017               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$2017 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$2017
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$2017 [0]   
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$2017 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$2017 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$2017 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[1][1][0]$y$2017 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$2034:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$2035               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$2035 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$2035
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$2035 [0]   
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$2035 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$2035 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$2035 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[2][1][0]$y$2035 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][1][0]$2052:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][1][0]$y$2053               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][1][0]$y$2053 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][1][0]$y$2053
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][1][0]$y$2053 [0]   
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][1][0]$y$2053 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][1][0]$y$2053 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][1][0]$y$2053 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[3][1][0]$y$2053 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[4][1][0]$2068:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[4][1][0]$y$2069               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[4][1][0]$y$2069 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[4][1][0]$y$2069
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[4][1][0]$y$2069 [0]   
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[4][1][0]$y$2069 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[4][1][0]$y$2069 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[4][1][0]$y$2069 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[4][1][0]$y$2069 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[5][1][0]$2086:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[5][1][0]$y$2087               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[5][1][0]$y$2087 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[5][1][0]$y$2087
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[5][1][0]$y$2087 [0]   
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[5][1][0]$y$2087 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[5][1][0]$y$2087 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[5][1][0]$y$2087 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[5][1][0]$y$2087 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[6][1][0]$2100:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[6][1][0]$y$2101               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[6][1][0]$y$2101 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[6][1][0]$y$2101
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[6][1][0]$y$2101 [0]   
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[6][1][0]$y$2101 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[6][1][0]$y$2101 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[6][1][0]$y$2101 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[6][1][0]$y$2101 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[7][1][0]$2114:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[7][1][0]$y$2115               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[7][1][0]$y$2115 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[7][1][0]$y$2115
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[7][1][0]$y$2115 [0]   
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[7][1][0]$y$2115 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[7][1][0]$y$2115 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[7][1][0]$y$2115 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[7][1][0]$y$2115 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[8][1][0]$2128:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[8][1][0]$y$2129               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[8][1][0]$y$2129 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[8][1][0]$y$2129
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank0$wrmux[8][1][0]$y$2129 [0]   
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[8][1][0]$y$2129 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[8][1][0]$y$2129 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[8][1][0]$y$2129 [0]             
$memory\viterbi_core_inst.pm_buffer.bank0$wrmux[8][1][0]$y$2129 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$2380:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$2381               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$2381 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$2381
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$2381 [0]   
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$2381 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$2381 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$2381 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[1][1][0]$y$2381 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$2392:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$2393               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$2393 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$2393
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$2393 [0]   
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$2393 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$2393 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$2393 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[2][1][0]$y$2393 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][1][0]$2404:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][1][0]$y$2405               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][1][0]$y$2405 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][1][0]$y$2405
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][1][0]$y$2405 [0]   
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][1][0]$y$2405 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][1][0]$y$2405 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][1][0]$y$2405 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[3][1][0]$y$2405 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[4][1][0]$2416:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[4][1][0]$y$2417               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[4][1][0]$y$2417 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[4][1][0]$y$2417
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[4][1][0]$y$2417 [0]   
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[4][1][0]$y$2417 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[4][1][0]$y$2417 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[4][1][0]$y$2417 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[4][1][0]$y$2417 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[5][1][0]$2428:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[5][1][0]$y$2429               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[5][1][0]$y$2429 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[5][1][0]$y$2429
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[5][1][0]$y$2429 [0]   
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[5][1][0]$y$2429 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[5][1][0]$y$2429 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[5][1][0]$y$2429 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[5][1][0]$y$2429 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[6][1][0]$2440:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[6][1][0]$y$2441               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[6][1][0]$y$2441 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[6][1][0]$y$2441
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[6][1][0]$y$2441 [0]   
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[6][1][0]$y$2441 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[6][1][0]$y$2441 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[6][1][0]$y$2441 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[6][1][0]$y$2441 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[7][1][0]$2452:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[7][1][0]$y$2453               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[7][1][0]$y$2453 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[7][1][0]$y$2453
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[7][1][0]$y$2453 [0]   
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[7][1][0]$y$2453 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[7][1][0]$y$2453 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[7][1][0]$y$2453 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[7][1][0]$y$2453 [0] }           
Consolidated identical input bits for $mux cell                                 
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[8][1][0]$2464:                  
Old ports: A=6'000000, B=6'111111,                                              
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[8][1][0]$y$2465               
New ports: A=1'0, B=1'1,                                                        
Y=$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[8][1][0]$y$2465 [0]           
New connections: $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[8][1][0]$y$2465
[5:1] = { $memory\viterbi_core_inst.pm_buffer.bank1$wrmux[8][1][0]$y$2465 [0]   
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[8][1][0]$y$2465 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[8][1][0]$y$2465 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[8][1][0]$y$2465 [0]             
$memory\viterbi_core_inst.pm_buffer.bank1$wrmux[8][1][0]$y$2465 [0] }           
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 16 changes.                                                
                                                                                
119. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~42 debug messages>                                                 
Removed a total of 14 cells.                                                    
                                                                                
120. Executing OPT_SHARE pass.                                                  
                                                                                
121. Executing OPT_DFF pass (perform DFF optimizations).                        
Adding SRST signal on $auto$ff.cc:266:slice$3124 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[1], rval = 16'0000000000000000).                
Adding SRST signal on $auto$ff.cc:266:slice$3088 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[9], rval = 16'0000000000000000).                
Adding SRST signal on $auto$ff.cc:266:slice$3091 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[8], rval = 16'0000000000000000).                
Adding SRST signal on $auto$ff.cc:266:slice$3094 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[7], rval = 16'0000000000000000).                
Adding SRST signal on $auto$ff.cc:266:slice$3097 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[6], rval = 16'0000000000000000).                
Adding SRST signal on $auto$ff.cc:266:slice$3100 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[5], rval = 16'0000000000000000).                
Adding SRST signal on $auto$ff.cc:266:slice$3103 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[4], rval = 16'0000000000000000).                
Adding SRST signal on $auto$ff.cc:266:slice$3106 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[3], rval = 16'0000000000000000).                
Adding SRST signal on $auto$ff.cc:266:slice$3111 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[2], rval = 16'0000000000000000).                
Adding SRST signal on $auto$ff.cc:266:slice$3233 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.pm_buffer.wr_pm, Q =               
\viterbi_core_inst.pm_buffer.bank0[0], rval = 6'000000).                        
Adding SRST signal on $auto$ff.cc:266:slice$3185 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.pm_buffer.wr_pm, Q =               
\viterbi_core_inst.pm_buffer.bank1[0], rval = 6'000000).                        
Adding SRST signal on $auto$ff.cc:266:slice$3137 ($dffe) from module            
tt_um_ashvin_viterbi (D = \viterbi_core_inst.surv_row, Q =                      
\viterbi_core_inst.surv_mem.mem[0], rval = 16'0000000000000000).                
                                                                                
122. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 12 unused cells and 70 unused wires.                                    
<suppressed ~13 debug messages>                                                 
                                                                                
123. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
<suppressed ~2 debug messages>                                                  
                                                                                
124. Rerunning OPT passes. (Maybe there is more to do…)                         
                                                                                
125. Executing OPT_MUXTREE pass (detect dead branches in mux trees).            
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~44 debug messages>                                                 
                                                                                
126. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).        
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
127. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
128. Executing OPT_SHARE pass.                                                  
                                                                                
129. Executing OPT_DFF pass (perform DFF optimizations).                        
                                                                                
130. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 0 unused cells and 2 unused wires.                                      
<suppressed ~1 debug messages>                                                  
                                                                                
131. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
                                                                                
132. Rerunning OPT passes. (Maybe there is more to do…)                         
                                                                                
133. Executing OPT_MUXTREE pass (detect dead branches in mux trees).            
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
Removed 0 multiplexer ports.                                                    
<suppressed ~44 debug messages>                                                 
                                                                                
134. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).        
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
135. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
136. Executing OPT_SHARE pass.                                                  
                                                                                
137. Executing OPT_DFF pass (perform DFF optimizations).                        
                                                                                
138. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
139. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
Couldn't topologically sort cells, optimizing module tt_um_ashvin_viterbi may   
take a longer time.                                                             
                                                                                
140. Executing TECHMAP pass (map to technology primitives).                     
                                                                                
140.1. Executing Verilog-2005 frontend:                                         
/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v  
Parsing Verilog input from                                                      
`/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v'
to AST representation.                                                          
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.           
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.         
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.          
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.        
Generating RTLIL representation for module `\_90_simplemap_various'.            
Generating RTLIL representation for module `\_90_simplemap_registers'.          
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.  
Generating RTLIL representation for module `\_90_shift_shiftx'.                 
Generating RTLIL representation for module `\_90_fa'.                           
Generating RTLIL representation for module `\_90_lcu_brent_kung'.               
Generating RTLIL representation for module `\_90_alu'.                          
Generating RTLIL representation for module `\_90_macc'.                         
Generating RTLIL representation for module `\_90_alumacc'.                      
Generating RTLIL representation for module `\$__div_mod_u'.                     
Generating RTLIL representation for module `\$__div_mod_trunc'.                 
Generating RTLIL representation for module `\_90_div'.                          
Generating RTLIL representation for module `\_90_mod'.                          
Generating RTLIL representation for module `\$__div_mod_floor'.                 
Generating RTLIL representation for module `\_90_divfloor'.                     
Generating RTLIL representation for module `\_90_modfloor'.                     
Generating RTLIL representation for module `\_90_pow'.                          
Generating RTLIL representation for module `\_90_pmux'.                         
Generating RTLIL representation for module `\_90_demux'.                        
Generating RTLIL representation for module `\_90_lut'.                          
Successfully finished Verilog frontend.                                         
                                                                                
140.2. Continuing TECHMAP pass.                                                 
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for    
cells of type $alu.                                                             
Using extmapper simplemap for cells of type $and.                               
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for    
cells of type $alu.                                                             
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for    
cells of type $alu.                                                             
Using extmapper simplemap for cells of type $dffe.                              
Using extmapper simplemap for cells of type $reduce_and.                        
Using extmapper simplemap for cells of type $not.                               
Using extmapper simplemap for cells of type $mux.                               
Using extmapper simplemap for cells of type $dff.                               
Using extmapper simplemap for cells of type $adffe.                             
Using extmapper simplemap for cells of type $ne.                                
Using extmapper simplemap for cells of type $reduce_bool.                       
Using extmapper simplemap for cells of type $or.                                
Using extmapper simplemap for cells of type $sdffce.                            
Using extmapper simplemap for cells of type $reduce_or.                         
Using extmapper simplemap for cells of type $eq.                                
Using extmapper simplemap for cells of type $logic_and.                         
Using extmapper simplemap for cells of type $sdffe.                             
Using extmapper simplemap for cells of type $logic_not.                         
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for    
cells of type $alu.                                                             
Using template                                                                  
$paramod$constmap:446553370afc6c2aa6cc0b8f657b7f64b237ff7c$paramod$962bb79c2a50a
422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.         
Using extmapper simplemap for cells of type $sdff.                              
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_90_alu for    
cells of type $alu.                                                             
Using extmapper simplemap for cells of type $xor.                               
Using extmapper simplemap for cells of type $reduce_xor.                        
Using extmapper simplemap for cells of type $adff.                              
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_90_alu for    
cells of type $alu.                                                             
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for   
cells of type $pmux.                                                            
Using template $paramod$3ace65afedd5f6a6849996376b6c02262a5f23eb\_90_alu for    
cells of type $alu.                                                             
Using template                                                                  
$paramod$constmap:25d54f29cc86ec0e8239c60bc4c3a8dea9c6ba08$paramod$21c03ec725157
176e885a706babcf9521550823c\_90_shift_shiftx for cells of type $shift.          
Analyzing pattern of constant bits for this cell:                               
Constant input on bit 0 of port A: 1'1                                          
Creating constmapped module                                                     
`$paramod$constmap:343d5bf964fbde3314566bd95cd7027785ed71af$paramod$21c03ec72515
7176e885a706babcf9521550823c\_90_shift_shiftx'.                                 
                                                                                
140.29. Executing OPT_MUXTREE pass (detect dead branches in mux trees).         
Running muxtree optimizer on module                                             
$paramod$constmap:343d5bf964fbde3314566bd95cd7027785ed71af$paramod$21c03ec725157
176e885a706babcf9521550823c\_90_shift_shiftx..                                  
Creating internal representation of mux trees.                                  
Evaluating internal representation of mux trees.                                
Analyzing evaluation results.                                                   
dead port 2/2 on $mux $procmux$5790.                                            
dead port 2/2 on $mux $procmux$5784.                                            
dead port 2/2 on $mux $procmux$5778.                                            
dead port 2/2 on $mux $procmux$5772.                                            
Removed 4 multiplexer ports.                                                    
<suppressed ~949 debug messages>                                                
                                                                                
140.30. Executing OPT_EXPR pass (perform const folding).                        
Optimizing module                                                               
$paramod$constmap:343d5bf964fbde3314566bd95cd7027785ed71af$paramod$21c03ec725157
176e885a706babcf9521550823c\_90_shift_shiftx.                                   
<suppressed ~2 debug messages>                                                  
Removed 0 unused cells and 10 unused wires.                                     
Using template                                                                  
$paramod$constmap:343d5bf964fbde3314566bd95cd7027785ed71af$paramod$21c03ec725157
176e885a706babcf9521550823c\_90_shift_shiftx for cells of type $shift.          
Using extmapper simplemap for cells of type $pos.                               
Using template                                                                  
$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000101 for cells 
of type $lcu.                                                                   
Using template                                                                  
$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells 
of type $lcu.                                                                   
Using template                                                                  
$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000110 for cells 
of type $lcu.                                                                   
Using template                                                                  
$paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells 
of type $lcu.                                                                   
No more expansions possible.                                                    
<suppressed ~711 debug messages>                                                
                                                                                
141. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~616 debug messages>                                                
                                                                                
142. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~276 debug messages>                                                
Removed a total of 92 cells.                                                    
                                                                                
143. Executing OPT_DFF pass (perform DFF optimizations).                        
                                                                                
144. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 141 unused cells and 573 unused wires.                                  
<suppressed ~142 debug messages>                                                
                                                                                
145. Executing OPT_EXPR pass (perform const folding).                           
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
146. Executing OPT_MERGE pass (detect identical cells).                         
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
147. Executing OPT_DFF pass (perform DFF optimizations).                        
                                                                                
148. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
149. Executing ABC pass (technology mapping using ABC).                         
                                                                                
149.1. Extracting gate netlist of module `\tt_um_ashvin_viterbi' to             
`<abc-temp-dir>/input.blif'..                                                   
Extracted 1488 gates and 2267 wires to a netlist network with 777 inputs and 337
outputs.                                                                        
                                                                                
149.1.1. Executing ABC.                                                         
Running ABC command:                                                            
"/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f           
<abc-temp-dir>/abc.script 2>&1                                                  
ABC: ABC command line: "source <abc-temp-dir>/abc.script".                      
ABC:                                                                            
ABC: + read_blif <abc-temp-dir>/input.blif                                      
ABC: + read_library <abc-temp-dir>/stdcells.genlib                              
ABC: Entered genlib library with 13 gates from file                             
"<abc-temp-dir>/stdcells.genlib".                                               
ABC: + strash                                                                   
ABC: + dretime                                                                  
ABC: + map                                                                      
ABC: + write_blif <abc-temp-dir>/output.blif                                    
                                                                                
149.1.2. Re-integrating ABC results.                                            
ABC RESULTS:              XNOR cells:       13                                  
ABC RESULTS:               AND cells:       22                                  
ABC RESULTS:               NOR cells:       21                                  
ABC RESULTS:               MUX cells:      893                                  
ABC RESULTS:               NOT cells:       40                                  
ABC RESULTS:             ORNOT cells:       58                                  
ABC RESULTS:                OR cells:      138                                  
ABC RESULTS:              NAND cells:       39                                  
ABC RESULTS:            ANDNOT cells:      174                                  
ABC RESULTS:               XOR cells:       40                                  
ABC RESULTS:        internal signals:     1153                                  
ABC RESULTS:           input signals:      777                                  
ABC RESULTS:          output signals:      337                                  
Removing temp directory.                                                        
                                                                                
150. Executing OPT pass (performing simple optimizations).                      
                                                                                
150.1. Executing OPT_EXPR pass (perform const folding).                         
Optimizing module tt_um_ashvin_viterbi.                                         
<suppressed ~350 debug messages>                                                
                                                                                
150.2. Executing OPT_MERGE pass (detect identical cells).                       
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
<suppressed ~15 debug messages>                                                 
Removed a total of 5 cells.                                                     
                                                                                
150.3. Executing OPT_DFF pass (perform DFF optimizations).                      
                                                                                
150.4. Executing OPT_CLEAN pass (remove unused cells and wires).                
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 11 unused cells and 1264 unused wires.                                  
<suppressed ~37 debug messages>                                                 
                                                                                
150.5. Finished fast OPT passes.                                                
                                                                                
151. Executing HIERARCHY pass (managing design hierarchy).                      
                                                                                
151.1. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
                                                                                
151.2. Analyzing design hierarchy..                                             
Top module:  \tt_um_ashvin_viterbi                                              
Removed 0 unused modules.                                                       
                                                                                
152. Executing CHECK pass (checking for obvious problems).                      
Checking module tt_um_ashvin_viterbi...                                         
Warning: multiple conflicting drivers for                                       
tt_um_ashvin_viterbi.\viterbi_core_inst.tb_core.dec_bit:                        
port Y[0] of cell $abc$6947$auto$blifparse.cc:396:parse_blif$8385 ($_XOR_)      
port Q[0] of cell $auto$ff.cc:266:slice$5136 ($_SDFFE_PN0P_)                    
Warning: multiple conflicting drivers for                                       
tt_um_ashvin_viterbi.\viterbi_core_inst.tb_core.dec_bit_valid:                  
port Y[0] of cell $abc$6947$auto$blifparse.cc:396:parse_blif$8384 ($_XOR_)      
port Q[0] of cell $auto$ff.cc:266:slice$5135 ($_SDFFE_PN0P_)                    
Found and reported 2 problems.                                                  
                                                                                
153. Printing statistics.                                                       
                                                                                
=== tt_um_ashvin_viterbi ===                                                    
                                                                                
Number of wires:               1558                                             
Number of wire bits:           2382                                             
Number of public wires:         148                                             
Number of public wire bits:     968                                             
Number of ports:                  8                                             
Number of port bits:             43                                             
Number of memories:               0                                             
Number of memory bits:            0                                             
Number of processes:              0                                             
Number of cells:               2208                                             
$_ANDNOT_                     173                                               
$_AND_                         22                                               
$_DFFE_PN0N_                    4                                               
$_DFFE_PN0P_                   28                                               
$_DFFE_PN1P_                    7                                               
$_DFFE_PP_                    532                                               
$_DFF_PN0_                      1                                               
$_DFF_P_                        3                                               
$_MUX_                        893                                               
$_NAND_                        39                                               
$_NOR_                         19                                               
$_NOT_                         29                                               
$_ORNOT_                       56                                               
$_OR_                         138                                               
$_SDFFCE_PN0P_                172                                               
$_SDFFE_PN0N_                   5                                               
$_SDFFE_PN0P_                  18                                               
$_SDFFE_PN1N_                   1                                               
$_SDFF_PN0_                     5                                               
$_XNOR_                        13                                               
$_XOR_                         40                                               
$scopeinfo                     10                                               
                                                                                
154. Generating Graphviz representation of design.                              
Writing dot description to                                                      
`/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/primitive_
techmap.dot'.                                                                   
Dumping module tt_um_ashvin_viterbi to page 1.                                  
                                                                                
155. Executing OPT pass (performing simple optimizations).                      
                                                                                
155.1. Executing OPT_EXPR pass (perform const folding).                         
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
155.2. Executing OPT_MERGE pass (detect identical cells).                       
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
155.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).          
Running muxtree optimizer on module \tt_um_ashvin_viterbi..                     
Creating internal representation of mux trees.                                  
No muxes found in this module.                                                  
Removed 0 multiplexer ports.                                                    
                                                                                
155.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).      
Optimizing cells in module \tt_um_ashvin_viterbi.                               
Performed a total of 0 changes.                                                 
                                                                                
155.5. Executing OPT_MERGE pass (detect identical cells).                       
Finding identical cells in module `\tt_um_ashvin_viterbi'.                      
Removed a total of 0 cells.                                                     
                                                                                
155.6. Executing OPT_DFF pass (perform DFF optimizations).                      
                                                                                
155.7. Executing OPT_CLEAN pass (remove unused cells and wires).                
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
                                                                                
155.8. Executing OPT_EXPR pass (perform const folding).                         
Optimizing module tt_um_ashvin_viterbi.                                         
                                                                                
155.9. Finished OPT passes. (There is nothing left to do.)                      
                                                                                
156. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 10 unused cells and 51 unused wires.                                    
<suppressed ~61 debug messages>                                                 
{                                                                               
"creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41,      
clang++ 17.0.6 -fPIC -O3)",                                                     
"invocation": "stat -json -liberty                                              
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/46fb34e72ceb4eb683fa7b4015
f138e5.lib ",                                                                   
"modules": {                                                                    
"\\tt_um_ashvin_viterbi": {                                                     
"num_wires":         1507,                                                      
"num_wire_bits":     2243,                                                      
"num_pub_wires":     97,                                                        
"num_pub_wire_bits": 829,                                                       
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         2198,                                                      
"num_cells_by_type": {                                                          
"$_ANDNOT_": 173,                                                               
"$_AND_": 22,                                                                   
"$_DFFE_PN0N_": 4,                                                              
"$_DFFE_PN0P_": 28,                                                             
"$_DFFE_PN1P_": 7,                                                              
"$_DFFE_PP_": 532,                                                              
"$_DFF_PN0_": 1,                                                                
"$_DFF_P_": 3,                                                                  
"$_MUX_": 893,                                                                  
"$_NAND_": 39,                                                                  
"$_NOR_": 19,                                                                   
"$_NOT_": 29,                                                                   
"$_ORNOT_": 56,                                                                 
"$_OR_": 138,                                                                   
"$_SDFFCE_PN0P_": 172,                                                          
"$_SDFFE_PN0N_": 5,                                                             
"$_SDFFE_PN0P_": 18,                                                            
"$_SDFFE_PN1N_": 1,                                                             
"$_SDFF_PN0_": 5,                                                               
"$_XNOR_": 13,                                                                  
"$_XOR_": 40                                                                    
}                                                                               
}                                                                               
},                                                                              
"design": {                                                                     
"num_wires":         1507,                                                      
"num_wire_bits":     2243,                                                      
"num_pub_wires":     97,                                                        
"num_pub_wire_bits": 829,                                                       
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         2198,                                                      
"num_cells_by_type": {                                                          
"$_ANDNOT_": 173,                                                               
"$_AND_": 22,                                                                   
"$_DFFE_PN0N_": 4,                                                              
"$_DFFE_PN0P_": 28,                                                             
"$_DFFE_PN1P_": 7,                                                              
"$_DFFE_PP_": 532,                                                              
"$_DFF_PN0_": 1,                                                                
"$_DFF_P_": 3,                                                                  
"$_MUX_": 893,                                                                  
"$_NAND_": 39,                                                                  
"$_NOR_": 19,                                                                   
"$_NOT_": 29,                                                                   
"$_ORNOT_": 56,                                                                 
"$_OR_": 138,                                                                   
"$_SDFFCE_PN0P_": 172,                                                          
"$_SDFFE_PN0N_": 5,                                                             
"$_SDFFE_PN0P_": 18,                                                            
"$_SDFFE_PN1N_": 1,                                                             
"$_SDFF_PN0_": 5,                                                               
"$_XNOR_": 13,                                                                  
"$_XOR_": 40                                                                    
}                                                                               
}                                                                               
}                                                                               
                                                                                
157. Printing statistics.                                                       
                                                                                
=== tt_um_ashvin_viterbi ===                                                    
                                                                                
Number of wires:               1507                                             
Number of wire bits:           2243                                             
Number of public wires:          97                                             
Number of public wire bits:     829                                             
Number of ports:                  8                                             
Number of port bits:             43                                             
Number of memories:               0                                             
Number of memory bits:            0                                             
Number of processes:              0                                             
Number of cells:               2198                                             
$_ANDNOT_                     173                                               
$_AND_                         22                                               
$_DFFE_PN0N_                    4                                               
$_DFFE_PN0P_                   28                                               
$_DFFE_PN1P_                    7                                               
$_DFFE_PP_                    532                                               
$_DFF_PN0_                      1                                               
$_DFF_P_                        3                                               
$_MUX_                        893                                               
$_NAND_                        39                                               
$_NOR_                         19                                               
$_NOT_                         29                                               
$_ORNOT_                       56                                               
$_OR_                         138                                               
$_SDFFCE_PN0P_                172                                               
$_SDFFE_PN0N_                   5                                               
$_SDFFE_PN0P_                  18                                               
$_SDFFE_PN1N_                   1                                               
$_SDFF_PN0_                     5                                               
$_XNOR_                        13                                               
$_XOR_                         40                                               
                                                                                
Area for cell type $_NOT_ is unknown!                                           
Area for cell type $_AND_ is unknown!                                           
Area for cell type $_NAND_ is unknown!                                          
Area for cell type $_OR_ is unknown!                                            
Area for cell type $_NOR_ is unknown!                                           
Area for cell type $_XOR_ is unknown!                                           
Area for cell type $_XNOR_ is unknown!                                          
Area for cell type $_ANDNOT_ is unknown!                                        
Area for cell type $_ORNOT_ is unknown!                                         
Area for cell type $_MUX_ is unknown!                                           
Area for cell type $_DFF_P_ is unknown!                                         
Area for cell type $_DFFE_PP_ is unknown!                                       
Area for cell type $_DFF_PN0_ is unknown!                                       
Area for cell type $_DFFE_PN0N_ is unknown!                                     
Area for cell type $_DFFE_PN0P_ is unknown!                                     
Area for cell type $_DFFE_PN1P_ is unknown!                                     
Area for cell type $_SDFF_PN0_ is unknown!                                      
Area for cell type $_SDFFE_PN0N_ is unknown!                                    
Area for cell type $_SDFFE_PN0P_ is unknown!                                    
Area for cell type $_SDFFE_PN1N_ is unknown!                                    
Area for cell type $_SDFFCE_PN0P_ is unknown!                                   
                                                                                
[INFO] Applying tri-state buffer mapping from                                   
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'…              
                                                                                
158. Executing TECHMAP pass (map to technology primitives).                     
                                                                                
158.1. Executing Verilog-2005 frontend:                                         
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v                 
Parsing Verilog input from                                                      
`/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST        
representation.                                                                 
Generating RTLIL representation for module `\$_TBUF_'.                          
Successfully finished Verilog frontend.                                         
                                                                                
158.2. Continuing TECHMAP pass.                                                 
No more expansions possible.                                                    
<suppressed ~3 debug messages>                                                  
                                                                                
159. Executing SIMPLEMAP pass (map simple cells to gate primitives).            
[INFO] Applying latch mapping from                                              
'/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'…                
                                                                                
160. Executing TECHMAP pass (map to technology primitives).                     
                                                                                
160.1. Executing Verilog-2005 frontend:                                         
/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf831091
2f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v                   
Parsing Verilog input from                                                      
`/home/ashvin/ttsetup/pdk/ciel/sky130/versions/0fe599b2afb6708d281543108caf83109
12f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST          
representation.                                                                 
Generating RTLIL representation for module `\$_DLATCH_P_'.                      
Generating RTLIL representation for module `\$_DLATCH_N_'.                      
Successfully finished Verilog frontend.                                         
                                                                                
160.2. Continuing TECHMAP pass.                                                 
No more expansions possible.                                                    
<suppressed ~4 debug messages>                                                  
                                                                                
161. Executing SIMPLEMAP pass (map simple cells to gate primitives).            
                                                                                
162. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from       
liberty file).                                                                  
cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for
cell type $_DFF_P_.                                                             
cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for
cell type $_DFF_PN0_.                                                           
cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for
cell type $_DFF_PN1_.                                                           
cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for
cell type $_DFFSR_NNN_.                                                         
final dff cell mappings:                                                        
unmapped dff cell: $_DFF_N_                                                     
\sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));                   
unmapped dff cell: $_DFF_NN0_                                                   
unmapped dff cell: $_DFF_NN1_                                                   
unmapped dff cell: $_DFF_NP0_                                                   
unmapped dff cell: $_DFF_NP1_                                                   
\sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));   
\sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));     
unmapped dff cell: $_DFF_PP0_                                                   
unmapped dff cell: $_DFF_PP1_                                                   
\sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q),    
.RESET_B( R), .SET_B( S));                                                      
unmapped dff cell: $_DFFSR_NNP_                                                 
unmapped dff cell: $_DFFSR_NPN_                                                 
unmapped dff cell: $_DFFSR_NPP_                                                 
unmapped dff cell: $_DFFSR_PNN_                                                 
unmapped dff cell: $_DFFSR_PNP_                                                 
unmapped dff cell: $_DFFSR_PPN_                                                 
unmapped dff cell: $_DFFSR_PPP_                                                 
                                                                                
162.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the        
target).                                                                        
Mapping DFF cells in module `\tt_um_ashvin_viterbi':                            
mapped 33 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.                  
mapped 7 $_DFF_PN1_ cells to \sky130_fd_sc_hd__dfstp_2 cells.                   
mapped 736 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.                   
{                                                                               
"creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41,      
clang++ 17.0.6 -fPIC -O3)",                                                     
"invocation": "stat -json -liberty                                              
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/46fb34e72ceb4eb683fa7b4015
f138e5.lib ",                                                                   
"modules": {                                                                    
"\\tt_um_ashvin_viterbi": {                                                     
"num_wires":         2475,                                                      
"num_wire_bits":     3211,                                                      
"num_pub_wires":     97,                                                        
"num_pub_wire_bits": 829,                                                       
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         3166,                                                      
"area":              16706.022400,                                              
"num_cells_by_type": {                                                          
"$_ANDNOT_": 173,                                                               
"$_AND_": 22,                                                                   
"$_MUX_": 1861,                                                                 
"$_NAND_": 39,                                                                  
"$_NOR_": 19,                                                                   
"$_NOT_": 29,                                                                   
"$_ORNOT_": 56,                                                                 
"$_OR_": 138,                                                                   
"$_XNOR_": 13,                                                                  
"$_XOR_": 40,                                                                   
"sky130_fd_sc_hd__dfrtp_2": 33,                                                 
"sky130_fd_sc_hd__dfstp_2": 7,                                                  
"sky130_fd_sc_hd__dfxtp_2": 736                                                 
}                                                                               
}                                                                               
},                                                                              
"design": {                                                                     
"num_wires":         2475,                                                      
"num_wire_bits":     3211,                                                      
"num_pub_wires":     97,                                                        
"num_pub_wire_bits": 829,                                                       
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         3166,                                                      
"area":              16706.022400,                                              
"num_cells_by_type": {                                                          
"$_ANDNOT_": 173,                                                               
"$_AND_": 22,                                                                   
"$_MUX_": 1861,                                                                 
"$_NAND_": 39,                                                                  
"$_NOR_": 19,                                                                   
"$_NOT_": 29,                                                                   
"$_ORNOT_": 56,                                                                 
"$_OR_": 138,                                                                   
"$_XNOR_": 13,                                                                  
"$_XOR_": 40,                                                                   
"sky130_fd_sc_hd__dfrtp_2": 33,                                                 
"sky130_fd_sc_hd__dfstp_2": 7,                                                  
"sky130_fd_sc_hd__dfxtp_2": 736                                                 
}                                                                               
}                                                                               
}                                                                               
                                                                                
163. Printing statistics.                                                       
                                                                                
=== tt_um_ashvin_viterbi ===                                                    
                                                                                
Number of wires:               2475                                             
Number of wire bits:           3211                                             
Number of public wires:          97                                             
Number of public wire bits:     829                                             
Number of ports:                  8                                             
Number of port bits:             43                                             
Number of memories:               0                                             
Number of memory bits:            0                                             
Number of processes:              0                                             
Number of cells:               3166                                             
$_ANDNOT_                     173                                               
$_AND_                         22                                               
$_MUX_                       1861                                               
$_NAND_                        39                                               
$_NOR_                         19                                               
$_NOT_                         29                                               
$_ORNOT_                       56                                               
$_OR_                         138                                               
$_XNOR_                        13                                               
$_XOR_                         40                                               
sky130_fd_sc_hd__dfrtp_2       33                                               
sky130_fd_sc_hd__dfstp_2        7                                               
sky130_fd_sc_hd__dfxtp_2      736                                               
                                                                                
Area for cell type $_NOT_ is unknown!                                           
Area for cell type $_AND_ is unknown!                                           
Area for cell type $_NAND_ is unknown!                                          
Area for cell type $_OR_ is unknown!                                            
Area for cell type $_NOR_ is unknown!                                           
Area for cell type $_XOR_ is unknown!                                           
Area for cell type $_XNOR_ is unknown!                                          
Area for cell type $_ANDNOT_ is unknown!                                        
Area for cell type $_ORNOT_ is unknown!                                         
Area for cell type $_MUX_ is unknown!                                           
                                                                                
Chip area for module '\tt_um_ashvin_viterbi': 16706.022400                      
of which used for sequential elements: 16706.022400 (100.00%)                   
                                                                                
[INFO] Using generated ABC script                                               
'/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/AREA_0.abc
'…                                                                              
                                                                                
164. Executing ABC pass (technology mapping using ABC).                         
                                                                                
164.1. Extracting gate netlist of module `\tt_um_ashvin_viterbi' to             
`/tmp/yosys-abc-LmAYux/input.blif'..                                            
Extracted 2390 gates and 3174 wires to a netlist network with 782 inputs and 779
outputs.                                                                        
                                                                                
164.1.1. Executing ABC.                                                         
Running ABC command:                                                            
"/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f           
/tmp/yosys-abc-LmAYux/abc.script 2>&1                                           
ABC: ABC command line: "source /tmp/yosys-abc-LmAYux/abc.script".               
ABC:                                                                            
ABC: + read_blif /tmp/yosys-abc-LmAYux/input.blif                               
ABC: + read_lib -w                                                              
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/46fb34e72ceb4eb683fa7b4015
f138e5.lib                                                                      
ABC: Parsing finished successfully.  Parsing time =     0.02 sec                
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell                           
"sky130_fd_sc_hd__ebufn_2".                                                     
ABC: Scl_LibertyReadGenlib() skipped three-state cell                           
"sky130_fd_sc_hd__ebufn_4".                                                     
ABC: Scl_LibertyReadGenlib() skipped three-state cell                           
"sky130_fd_sc_hd__ebufn_8".                                                     
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from                               
"/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/46fb34e72ceb4eb683fa7b401
5f138e5.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0       
dont_use).  Time =     0.03 sec                                                 
ABC: Memory =    9.54 MB. Time =     0.03 sec                                   
ABC: Warning: Detected 2 multi-output gates (for example,                       
"sky130_fd_sc_hd__fa_1").                                                       
ABC: + read_constr -v                                                           
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/synthesis.a
bc.sdc                                                                          
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".                     
ABC: Setting output load to be 33.442001.                                       
ABC: + source                                                                   
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.                                       
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the  
library.                                                                        
ABC: WireLoad = "none"  Gates =   1778 (  1.3 %)   Cap = 15.9 ff (  9.7 %)      
Area =    18292.54 ( 67.9 %)   Delay =  5301.02 ps  (  5.2 %)                   
ABC: Path  0 --      54 : 0   13 pi                        A =   0.00  Df =     
0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  33.5 ff  Cmax =   0.0 ff  G 
=    0                                                                          
ABC: Path  1 --    1619 : 2   50 sky130_fd_sc_hd__nor2_2   A =   6.26  Df       
=1015.3 -811.5 ps  S =1367.2 ps  Cin =  4.4 ff  Cout = 131.1 ff  Cmax = 141.9 ff
G = 2812                                                                        
ABC: Path  2 --    1739 : 4    1 sky130_fd_sc_hd__a22o_2   A =  10.01  Df       
=1316.4 -555.0 ps  S =  75.1 ps  Cin =  2.3 ff  Cout =   4.7 ff  Cmax = 301.2 ff
G =  187                                                                        
ABC: Path  3 --    1740 : 3    1 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df       
=1348.5 -498.3 ps  S =  90.6 ps  Cin =  4.6 ff  Cout =   2.5 ff  Cmax = 128.2 ff
G =   51                                                                        
ABC: Path  4 --    1742 : 5    1 sky130_fd_sc_hd__a221o_2  A =  11.26  Df       
=1696.9 -599.1 ps  S =  58.9 ps  Cin =  2.3 ff  Cout =   4.5 ff  Cmax = 299.4 ff
G =  188                                                                        
ABC: Path  5 --    1743 : 3    3 sky130_fd_sc_hd__o21ai_2  A =   8.76  Df       
=1774.2 -617.9 ps  S = 146.8 ps  Cin =  4.5 ff  Cout =   8.8 ff  Cmax = 139.2 ff
G =  184                                                                        
ABC: Path  6 --    1757 : 4    2 sky130_fd_sc_hd__and4_2   A =  10.01  Df       
=2062.3 -199.0 ps  S = 106.5 ps  Cin =  1.5 ff  Cout =  14.2 ff  Cmax = 300.3 ff
G =  891                                                                        
ABC: Path  7 --    1788 : 2    3 sky130_fd_sc_hd__xor2_2   A =  16.27  Df       
=2290.3 -234.6 ps  S = 186.0 ps  Cin =  8.6 ff  Cout =  11.3 ff  Cmax = 130.0 ff
G =  127                                                                        
ABC: Path  8 --    1794 : 4    1 sky130_fd_sc_hd__a2bb2o_2 A =  11.26  Df       
=2576.4 -287.2 ps  S =  38.5 ps  Cin =  1.7 ff  Cout =   1.5 ff  Cmax = 300.3 ff
G =   85                                                                        
ABC: Path  9 --    1795 : 2    1 sky130_fd_sc_hd__and2_2   A =   7.51  Df       
=2753.2 -342.1 ps  S =  36.3 ps  Cin =  1.5 ff  Cout =   2.5 ff  Cmax = 303.0 ff
G =  162                                                                        
ABC: Path 10 --    1814 : 4   20 sky130_fd_sc_hd__o31a_2   A =  10.01  Df       
=3197.8 -477.6 ps  S = 257.4 ps  Cin =  2.3 ff  Cout =  46.4 ff  Cmax = 285.7 ff
G = 1895                                                                        
ABC: Path 11 --    1821 : 3   35 sky130_fd_sc_hd__mux2_1   A =  11.26  Df       
=3842.3 -340.3 ps  S = 744.8 ps  Cin =  2.3 ff  Cout =  85.2 ff  Cmax = 173.0 ff
G = 3578                                                                        
ABC: Path 12 --    3253 : 4    1 sky130_fd_sc_hd__a22o_2   A =  10.01  Df       
=4224.3 -450.5 ps  S =  60.5 ps  Cin =  2.3 ff  Cout =   4.7 ff  Cmax = 301.2 ff
G =  188                                                                        
ABC: Path 13 --    3255 : 3    1 sky130_fd_sc_hd__o21ai_2  A =   8.76  Df       
=4320.4 -481.9 ps  S =  81.3 ps  Cin =  4.5 ff  Cout =   2.5 ff  Cmax = 139.2 ff
G =   51                                                                        
ABC: Path 14 --    3258 : 5   11 sky130_fd_sc_hd__a221o_2  A =  11.26  Df       
=4558.1  -32.6 ps  S = 157.2 ps  Cin =  2.3 ff  Cout =  28.1 ff  Cmax = 299.4 ff
G = 1165                                                                        
ABC: Path 15 --    3331 : 3    1 sky130_fd_sc_hd__or3b_2   A =   8.76  Df       
=5005.8 -269.1 ps  S =  73.3 ps  Cin =  1.5 ff  Cout =   2.4 ff  Cmax = 269.2 ff
G =  153                                                                        
ABC: Path 16 --    3332 : 3    1 sky130_fd_sc_hd__a21o_2   A =   8.76  Df       
=5301.0 -346.1 ps  S = 173.4 ps  Cin =  2.4 ff  Cout =  33.4 ff  Cmax = 309.5 ff
G = 1422                                                                        
ABC: Start-point = pi53 (\viterbi_core_inst.base_pred [2]).  End-point = po776  
($auto$rtlil.cc:2739:MuxGate$10318).                                            
ABC: netlist                       : i/o =  782/  779  lat =    0  nd =  1778   
edge =   6028  area =18293.95  delay =16.00  lev = 16                           
ABC: + write_blif /tmp/yosys-abc-LmAYux/output.blif                             
                                                                                
164.1.2. Re-integrating ABC results.                                            
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1                        
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        1                        
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        1                         
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:       10                         
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        7                          
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        1                          
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        2                         
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       24                           
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        1                          
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        6                         
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:        1                        
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        2                        
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        2                          
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:      124                          
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        3                        
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       12                         
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        2                        
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        8                         
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        5                        
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        6                        
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        2                         
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       15                         
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      204                          
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        2                          
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       25                         
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        1                         
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      216                         
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       22                          
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        7                         
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        3                          
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       85                           
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:       12                           
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       10                          
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       37                         
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       80                          
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        6                         
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       15                         
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:      120                          
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       13                          
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        8                          
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      198                          
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:      417                          
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       29                          
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       32                         
ABC RESULTS:        internal signals:     1613                                  
ABC RESULTS:           input signals:      782                                  
ABC RESULTS:          output signals:      779                                  
Removing temp directory.                                                        
                                                                                
165. Executing SETUNDEF pass (replace undef values with defined constants).     
                                                                                
166. Executing HILOMAP pass (mapping to constant drivers).                      
                                                                                
167. Executing SPLITNETS pass (splitting up multi-bit signals).                 
                                                                                
168. Executing OPT_CLEAN pass (remove unused cells and wires).                  
Finding unused cells or wires in module \tt_um_ashvin_viterbi..                 
Removed 54 unused cells and 3251 unused wires.                                  
<suppressed ~83 debug messages>                                                 
                                                                                
169. Executing INSBUF pass (insert buffer cells for connected wires).           
Add tt_um_ashvin_viterbi/$auto$insbuf.cc:97:execute$12146: \dec_bit_valid_i ->  
\uo_out [0]                                                                     
Add tt_um_ashvin_viterbi/$auto$insbuf.cc:97:execute$12147: \dec_bit_i -> \uo_out
[1]                                                                             
Add tt_um_ashvin_viterbi/$auto$insbuf.cc:97:execute$12148: \rx_sym_ready_i ->   
\uo_out [2]                                                                     
                                                                                
170. Executing CHECK pass (checking for obvious problems).                      
Checking module tt_um_ashvin_viterbi...                                         
Warning: multiple conflicting drivers for tt_um_ashvin_viterbi.\dec_bit_valid_i:
port X[0] of cell $abc$10323$auto$blifparse.cc:396:parse_blif$10347             
(sky130_fd_sc_hd__and2_2)                                                       
port Q[0] of cell $auto$ff.cc:266:slice$5135 (sky130_fd_sc_hd__dfxtp_2)         
Warning: multiple conflicting drivers for tt_um_ashvin_viterbi.\dec_bit_i:      
port Y[0] of cell $abc$10323$auto$blifparse.cc:396:parse_blif$10345             
(sky130_fd_sc_hd__xnor2_2)                                                      
port Q[0] of cell $auto$ff.cc:266:slice$5136 (sky130_fd_sc_hd__dfxtp_2)         
Found and reported 2 problems.                                                  
{                                                                               
"creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41,      
clang++ 17.0.6 -fPIC -O3)",                                                     
"invocation": "stat -json -liberty                                              
/home/ashvin/Documents/viterbi-decoder/runs/wokwi/tmp/46fb34e72ceb4eb683fa7b4015
f138e5.lib ",                                                                   
"modules": {                                                                    
"\\tt_um_ashvin_viterbi": {                                                     
"num_wires":         2507,                                                      
"num_wire_bits":     2542,                                                      
"num_pub_wires":     766,                                                       
"num_pub_wire_bits": 801,                                                       
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         2525,                                                      
"area":              34392.985600,                                              
"num_cells_by_type": {                                                          
"sky130_fd_sc_hd__a211o_2": 15,                                                 
"sky130_fd_sc_hd__a211oi_2": 3,                                                 
"sky130_fd_sc_hd__a21bo_2": 1,                                                  
"sky130_fd_sc_hd__a21o_2": 188,                                                 
"sky130_fd_sc_hd__a21oi_2": 15,                                                 
"sky130_fd_sc_hd__a221o_2": 215,                                                
"sky130_fd_sc_hd__a221oi_2": 2,                                                 
"sky130_fd_sc_hd__a22o_2": 79,                                                  
"sky130_fd_sc_hd__a2bb2o_2": 5,                                                 
"sky130_fd_sc_hd__a311o_2": 12,                                                 
"sky130_fd_sc_hd__a311oi_2": 1,                                                 
"sky130_fd_sc_hd__a31o_2": 8,                                                   
"sky130_fd_sc_hd__a32o_2": 10,                                                  
"sky130_fd_sc_hd__and2_2": 29,                                                  
"sky130_fd_sc_hd__and2b_2": 7,                                                  
"sky130_fd_sc_hd__and3_2": 204,                                                 
"sky130_fd_sc_hd__and3b_2": 2,                                                  
"sky130_fd_sc_hd__and4_2": 3,                                                   
"sky130_fd_sc_hd__buf_2": 3,                                                    
"sky130_fd_sc_hd__conb_1": 21,                                                  
"sky130_fd_sc_hd__dfrtp_2": 25,                                                 
"sky130_fd_sc_hd__dfstp_2": 1,                                                  
"sky130_fd_sc_hd__dfxtp_2": 736,                                                
"sky130_fd_sc_hd__inv_2": 18,                                                   
"sky130_fd_sc_hd__mux2_1": 413,                                                 
"sky130_fd_sc_hd__mux4_2": 124,                                                 
"sky130_fd_sc_hd__nand2_2": 36,                                                 
"sky130_fd_sc_hd__nand2b_2": 6,                                                 
"sky130_fd_sc_hd__nand3_2": 6,                                                  
"sky130_fd_sc_hd__nand3b_2": 2,                                                 
"sky130_fd_sc_hd__nor2_2": 119,                                                 
"sky130_fd_sc_hd__o211a_2": 28,                                                 
"sky130_fd_sc_hd__o211ai_2": 1,                                                 
"sky130_fd_sc_hd__o21a_2": 21,                                                  
"sky130_fd_sc_hd__o21ai_2": 24,                                                 
"sky130_fd_sc_hd__o21ba_2": 2,                                                  
"sky130_fd_sc_hd__o21bai_2": 1,                                                 
"sky130_fd_sc_hd__o221a_2": 6,                                                  
"sky130_fd_sc_hd__o311a_2": 8,                                                  
"sky130_fd_sc_hd__o31a_2": 1,                                                   
"sky130_fd_sc_hd__o32a_2": 2,                                                   
"sky130_fd_sc_hd__or2_2": 85,                                                   
"sky130_fd_sc_hd__or3_2": 12,                                                   
"sky130_fd_sc_hd__or3b_2": 7,                                                   
"sky130_fd_sc_hd__or4b_2": 1,                                                   
"sky130_fd_sc_hd__xnor2_2": 10,                                                 
"sky130_fd_sc_hd__xor2_2": 7                                                    
}                                                                               
}                                                                               
},                                                                              
"design": {                                                                     
"num_wires":         2507,                                                      
"num_wire_bits":     2542,                                                      
"num_pub_wires":     766,                                                       
"num_pub_wire_bits": 801,                                                       
"num_ports":         8,                                                         
"num_port_bits":     43,                                                        
"num_memories":      0,                                                         
"num_memory_bits":   0,                                                         
"num_processes":     0,                                                         
"num_cells":         2525,                                                      
"area":              34392.985600,                                              
"num_cells_by_type": {                                                          
"sky130_fd_sc_hd__a211o_2": 15,                                                 
"sky130_fd_sc_hd__a211oi_2": 3,                                                 
"sky130_fd_sc_hd__a21bo_2": 1,                                                  
"sky130_fd_sc_hd__a21o_2": 188,                                                 
"sky130_fd_sc_hd__a21oi_2": 15,                                                 
"sky130_fd_sc_hd__a221o_2": 215,                                                
"sky130_fd_sc_hd__a221oi_2": 2,                                                 
"sky130_fd_sc_hd__a22o_2": 79,                                                  
"sky130_fd_sc_hd__a2bb2o_2": 5,                                                 
"sky130_fd_sc_hd__a311o_2": 12,                                                 
"sky130_fd_sc_hd__a311oi_2": 1,                                                 
"sky130_fd_sc_hd__a31o_2": 8,                                                   
"sky130_fd_sc_hd__a32o_2": 10,                                                  
"sky130_fd_sc_hd__and2_2": 29,                                                  
"sky130_fd_sc_hd__and2b_2": 7,                                                  
"sky130_fd_sc_hd__and3_2": 204,                                                 
"sky130_fd_sc_hd__and3b_2": 2,                                                  
"sky130_fd_sc_hd__and4_2": 3,                                                   
"sky130_fd_sc_hd__buf_2": 3,                                                    
"sky130_fd_sc_hd__conb_1": 21,                                                  
"sky130_fd_sc_hd__dfrtp_2": 25,                                                 
"sky130_fd_sc_hd__dfstp_2": 1,                                                  
"sky130_fd_sc_hd__dfxtp_2": 736,                                                
"sky130_fd_sc_hd__inv_2": 18,                                                   
"sky130_fd_sc_hd__mux2_1": 413,                                                 
"sky130_fd_sc_hd__mux4_2": 124,                                                 
"sky130_fd_sc_hd__nand2_2": 36,                                                 
"sky130_fd_sc_hd__nand2b_2": 6,                                                 
"sky130_fd_sc_hd__nand3_2": 6,                                                  
"sky130_fd_sc_hd__nand3b_2": 2,                                                 
"sky130_fd_sc_hd__nor2_2": 119,                                                 
"sky130_fd_sc_hd__o211a_2": 28,                                                 
"sky130_fd_sc_hd__o211ai_2": 1,                                                 
"sky130_fd_sc_hd__o21a_2": 21,                                                  
"sky130_fd_sc_hd__o21ai_2": 24,                                                 
"sky130_fd_sc_hd__o21ba_2": 2,                                                  
"sky130_fd_sc_hd__o21bai_2": 1,                                                 
"sky130_fd_sc_hd__o221a_2": 6,                                                  
"sky130_fd_sc_hd__o311a_2": 8,                                                  
"sky130_fd_sc_hd__o31a_2": 1,                                                   
"sky130_fd_sc_hd__o32a_2": 2,                                                   
"sky130_fd_sc_hd__or2_2": 85,                                                   
"sky130_fd_sc_hd__or3_2": 12,                                                   
"sky130_fd_sc_hd__or3b_2": 7,                                                   
"sky130_fd_sc_hd__or4b_2": 1,                                                   
"sky130_fd_sc_hd__xnor2_2": 10,                                                 
"sky130_fd_sc_hd__xor2_2": 7                                                    
}                                                                               
}                                                                               
}                                                                               
                                                                                
171. Printing statistics.                                                       
                                                                                
=== tt_um_ashvin_viterbi ===                                                    
                                                                                
Number of wires:               2507                                             
Number of wire bits:           2542                                             
Number of public wires:         766                                             
Number of public wire bits:     801                                             
Number of ports:                  8                                             
Number of port bits:             43                                             
Number of memories:               0                                             
Number of memory bits:            0                                             
Number of processes:              0                                             
Number of cells:               2525                                             
sky130_fd_sc_hd__a211o_2       15                                               
sky130_fd_sc_hd__a211oi_2       3                                               
sky130_fd_sc_hd__a21bo_2        1                                               
sky130_fd_sc_hd__a21o_2       188                                               
sky130_fd_sc_hd__a21oi_2       15                                               
sky130_fd_sc_hd__a221o_2      215                                               
sky130_fd_sc_hd__a221oi_2       2                                               
sky130_fd_sc_hd__a22o_2        79                                               
sky130_fd_sc_hd__a2bb2o_2       5                                               
sky130_fd_sc_hd__a311o_2       12                                               
sky130_fd_sc_hd__a311oi_2       1                                               
sky130_fd_sc_hd__a31o_2         8                                               
sky130_fd_sc_hd__a32o_2        10                                               
sky130_fd_sc_hd__and2_2        29                                               
sky130_fd_sc_hd__and2b_2        7                                               
sky130_fd_sc_hd__and3_2       204                                               
sky130_fd_sc_hd__and3b_2        2                                               
sky130_fd_sc_hd__and4_2         3                                               
sky130_fd_sc_hd__buf_2          3                                               
sky130_fd_sc_hd__conb_1        21                                               
sky130_fd_sc_hd__dfrtp_2       25                                               
sky130_fd_sc_hd__dfstp_2        1                                               
sky130_fd_sc_hd__dfxtp_2      736                                               
sky130_fd_sc_hd__inv_2         18                                               
sky130_fd_sc_hd__mux2_1       413                                               
sky130_fd_sc_hd__mux4_2       124                                               
sky130_fd_sc_hd__nand2_2       36                                               
sky130_fd_sc_hd__nand2b_2       6                                               
sky130_fd_sc_hd__nand3_2        6                                               
sky130_fd_sc_hd__nand3b_2       2                                               
sky130_fd_sc_hd__nor2_2       119                                               
sky130_fd_sc_hd__o211a_2       28                                               
sky130_fd_sc_hd__o211ai_2       1                                               
sky130_fd_sc_hd__o21a_2        21                                               
sky130_fd_sc_hd__o21ai_2       24                                               
sky130_fd_sc_hd__o21ba_2        2                                               
sky130_fd_sc_hd__o21bai_2       1                                               
sky130_fd_sc_hd__o221a_2        6                                               
sky130_fd_sc_hd__o311a_2        8                                               
sky130_fd_sc_hd__o31a_2         1                                               
sky130_fd_sc_hd__o32a_2         2                                               
sky130_fd_sc_hd__or2_2         85                                               
sky130_fd_sc_hd__or3_2         12                                               
sky130_fd_sc_hd__or3b_2         7                                               
sky130_fd_sc_hd__or4b_2         1                                               
sky130_fd_sc_hd__xnor2_2       10                                               
sky130_fd_sc_hd__xor2_2         7                                               
                                                                                
Chip area for module '\tt_um_ashvin_viterbi': 34392.985600                      
of which used for sequential elements: 16338.169600 (47.50%)                    
                                                                                
172. Executing Verilog backend.                                                 
Dumping module `\tt_um_ashvin_viterbi'.                                         
                                                                                
173. Executing JSON backend.                                                    
[07:54:35] VERBOSE  Parsing synthesis checks…                       pyosys.py:56
──────────────────────────── Unmapped Cells Checker ────────────────────────────
[07:54:35] VERBOSE  Running 'Checker.YosysUnmappedCells' at         step.py:1146
                    'runs/wokwi/07-checker-yosysunmappedcells'…                 
[07:54:35] INFO     Check for Unmapped Yosys instances clear.     checker.py:132
────────────────────────────── Yosys Synth Checks ──────────────────────────────
[07:54:35] VERBOSE  Running 'Checker.YosysSynthChecks' at           step.py:1146
                    'runs/wokwi/08-checker-yosyssynthchecks'…                   
[07:54:35] ERROR    4 Yosys check errors found.                   checker.py:128
Classic - Stage 8 - Yosys Synth Checks ━━                           7/78 0:00:04
[07:54:35] WARNING  The following warnings were generated by the     flow.py:700
                    flow:                                                       
[07:54:35] WARNING  [Checker.LintWarnings] 8 Lint warnings found.    flow.py:702
[07:54:35] ERROR    The following error was encountered while    __main__.py:190
                    running the flow:                                           
                    4 Yosys check errors found.                                 
[07:54:35] ERROR    LibreLane will now quit.                     __main__.py:191
2025-11-09 23:54:35,455 - project    - ERROR    - harden failed
