Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jan 14 14:12:23 2020
| Host         : LAPTOP-8LPHHTO8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mnist_design_wrapper_control_sets_placed.rpt
| Design       : mnist_design_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   478 |
| Unused register locations in slices containing registers |  1338 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           33 |
|      2 |            3 |
|      3 |           15 |
|      4 |           65 |
|      5 |           21 |
|      6 |           35 |
|      7 |           16 |
|      8 |           18 |
|      9 |            5 |
|     10 |           11 |
|     11 |            2 |
|     12 |           38 |
|     13 |            1 |
|     14 |            9 |
|     15 |           10 |
|    16+ |          196 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1175 |          401 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             725 |          363 |
| Yes          | No                    | No                     |            4113 |         1080 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3521 |          949 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                                                                                  Enable Signal                                                                                                                                  |                                                                                                                                          Set/Reset Signal                                                                                                                                         | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                    |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                    |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                    |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                    |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                    |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                                                                                     |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                    |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                    |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                    |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                    |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                    |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                                     | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                                                       |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                     |                1 |              1 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                  | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                                                     |                1 |              2 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                              |                                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                1 |              2 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                3 |              3 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                3 |              3 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                3 |              3 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                2 |              3 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                2 |              3 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                2 |              3 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                3 |              3 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                3 |              3 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                2 |              3 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                2 |              3 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                3 |              3 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                2 |              3 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                3 |              3 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo       |                                                                                                                                                                                                                                                                                                   |                1 |              3 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                3 |              3 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                                |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                           | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                             |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                                |                2 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                             | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                                                                   |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                                |                3 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                         | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                 |                2 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                                                                                                                   | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                         |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                        | mnist_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                                   |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                             | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                 |                2 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                             |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/arvalid_re                                                                                                                                                                       | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                                                   |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                                                   | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                         |                2 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                      | mnist_design_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                         |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                   | mnist_design_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                         |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out                                                                                                                                                                                           |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/s_axi_lite_awaddr_2_sn_1                                                                                                                                                                                      |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/global_row_index[4]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                2 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                      | mnist_design_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                         |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                |                2 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                            |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                   | mnist_design_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                         |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                   | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                         |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                2 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                4 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                       | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                             |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                      | mnist_design_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                         |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                2 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                3 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                   | mnist_design_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                         |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                4 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                               | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                         |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                        | mnist_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                                   |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                              | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                4 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.gen_rthread_loop[0].r_split_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                   | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                         |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                            | mnist_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                          |                2 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                                                                                                 |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                3 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                        | mnist_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                             |                2 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                4 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                            | mnist_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                          |                4 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                            | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                                                                  |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                3 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                3 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                          | mnist_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                               |                2 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                2 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                        | mnist_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                                   |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                3 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                                                                                                                 |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                            | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[3]_i_1_n_0                                                                                                                                                  |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                       | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                             |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                               |                3 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                           |                3 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                                                          | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                         |                1 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                            | mnist_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                          |                4 |              4 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                         | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                 |                3 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                5 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                          |                2 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                                       | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                                                         |                2 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/row_addr_index                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.cnt_i_reg[3]    | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                 |                1 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                                                  | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |                1 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |                2 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                                                         | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                         |                2 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                               |                                                                                                                                                                                                                                                                                                   |                2 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                               | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                          |                2 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |                1 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/FSM_onehot_convolution_state[4]_i_1_n_0                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                1 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                4 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                            | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                    |                1 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                             | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                 |                3 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/E[0]                                                                                                                                                         | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                         |                2 |              5 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                2 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                2 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                2 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/convo_ans2[1][6]_i_2_n_0                                                                                                                                                                                                                             | mnist_design_i/conv_0/inst/convo_ans2[1][6]_i_1_n_0                                                                                                                                                                                                                                               |                1 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                2 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                2 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_mm2s_status_reg0                                                                                                                                                                                          |                3 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                2 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                2 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                3 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/CEC                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |                2 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                1 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/convo_ans2[3][6]_i_2_n_0                                                                                                                                                                                                                             | mnist_design_i/conv_0/inst/convo_ans2[3][6]_i_1_n_0                                                                                                                                                                                                                                               |                1 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                                                                                                         |                3 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/convo_ans2[0][6]_i_2_n_0                                                                                                                                                                                                                             | mnist_design_i/conv_0/inst/convo_ans2[0][6]_i_1_n_0                                                                                                                                                                                                                                               |                1 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/convo_ans2[2][6]_i_2_n_0                                                                                                                                                                                                                             | mnist_design_i/conv_0/inst/convo_ans2[2][6]_i_1_n_0                                                                                                                                                                                                                                               |                1 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                                                                                                         |                3 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                2 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                2 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                3 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                                                                                                         |                3 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | mnist_design_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                      |                1 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                      | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                       |                3 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                4 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/E[0]                                                                                                                      | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                       |                2 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                2 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                3 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                    | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                2 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                3 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                2 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                   | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                3 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                3 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                3 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                               | mnist_design_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                          |                1 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                2 |              6 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                3 |              7 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                1 |              7 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                2 |              7 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/convo_ans1[0][7]_i_2_n_0                                                                                                                                                                                                                             | mnist_design_i/conv_0/inst/convo_ans1[0][7]_i_1_n_0                                                                                                                                                                                                                                               |                4 |              7 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                1 |              7 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/convo_ans1[3][7]_i_2_n_0                                                                                                                                                                                                                             | mnist_design_i/conv_0/inst/convo_ans1[3][7]_i_1_n_0                                                                                                                                                                                                                                               |                1 |              7 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/convo_ans1[1][7]_i_2_n_0                                                                                                                                                                                                                             | mnist_design_i/conv_0/inst/convo_ans1[1][7]_i_1_n_0                                                                                                                                                                                                                                               |                1 |              7 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |              7 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |              7 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                3 |              7 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |              7 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                5 |              7 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/convo_ans1[2][7]_i_2_n_0                                                                                                                                                                                                                             | mnist_design_i/conv_0/inst/convo_ans1[2][7]_i_1_n_0                                                                                                                                                                                                                                               |                1 |              7 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                3 |              7 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |              7 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                1 |              7 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                | mnist_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                          |                3 |              8 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |              8 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/M0_addr[9]_i_2_n_0                                                                                                                                                                                                                                   | mnist_design_i/conv_0/inst/M0_addr[9]_i_1_n_0                                                                                                                                                                                                                                                     |                4 |              8 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                | mnist_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                          |                3 |              8 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/M1_addr[9]_i_2_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                | mnist_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                          |                3 |              8 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                        | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                 |                3 |              8 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                          | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |                3 |              8 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                    |                2 |              8 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                        | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                 |                2 |              8 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                1 |              8 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                                                                                   |                4 |              9 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                5 |              9 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                4 |              9 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |              9 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                                                         | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                         |                4 |              9 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                3 |             10 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                        | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                3 |             10 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                   | mnist_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                                |                4 |             10 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |             10 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                        | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                3 |             10 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                   | mnist_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                                |                5 |             10 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |             10 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                4 |             10 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                                                                                                   | mnist_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg[0]                                                                                                                                                                |                5 |             10 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |                2 |             10 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                          |                5 |             10 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_sm_state0                                                                                                                                                                                                 |                3 |             11 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                        |                5 |             11 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                    | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                4 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                    | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                4 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                    | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                5 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                     | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                4 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                     | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                6 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                    | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                3 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                    | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                5 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                    | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                3 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                    | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                5 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                    | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                4 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                    | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                4 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                       |                5 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                             |                4 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                             |                4 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                     | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                6 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                  | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                6 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                     | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                4 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                                                   |                6 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                     | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                4 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                    | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                4 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                    | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                4 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                    | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                4 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc1_reg_reg_n_0                                                                                           | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                   |                5 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                    | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                4 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                     | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                5 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                     | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                3 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                   |                7 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                    | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                4 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |                2 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                     | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                3 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                     | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                4 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                     | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                4 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                  | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                5 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                    | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                4 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                    | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                4 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                4 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |                5 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                                                   |                2 |             12 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                4 |             13 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |                2 |             14 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                | mnist_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                          |                3 |             14 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg                                                                                                                                                                                        |                3 |             14 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                2 |             14 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                | mnist_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                          |                4 |             14 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_rlast_0                                 |                4 |             14 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg          | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0] |                3 |             14 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                          |                                                                                                                                                                                                                                                                                                   |                4 |             14 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                                                | mnist_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                          |                4 |             14 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                5 |             15 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                   | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                   |                3 |             15 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                5 |             15 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                4 |             15 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                5 |             15 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                5 |             15 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                4 |             15 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |                5 |             15 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                   | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                   |                4 |             15 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                5 |             15 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                      | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                   |                4 |             16 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                            |                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                            |                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.awsplit_len_last_d[3]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                                                                   |               10 |             16 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                   | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                   |                4 |             16 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                2 |             16 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                3 |             16 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                         |               12 |             19 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                4 |             20 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                4 |             20 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                4 |             20 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                3 |             20 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                4 |             20 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                3 |             20 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                 | mnist_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                        |                7 |             21 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                9 |             21 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                7 |             23 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                7 |             23 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_rsplitter.arsplit_len_last_d[3]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                                                                   |               10 |             23 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                7 |             23 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                         |               12 |             23 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                             | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                8 |             24 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                     | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                9 |             24 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                             | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                8 |             24 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                     | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |               10 |             24 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                          | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                8 |             24 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/convo_sum1                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                6 |             24 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                             | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                8 |             24 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                     | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |               11 |             24 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                             | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                9 |             24 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                     | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |               10 |             24 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                          | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                            |                8 |             24 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                     | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                             |                9 |             24 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                   |                7 |             25 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                   |                9 |             25 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                   |                7 |             25 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                                                     |                                                                                                                                                                                                                                                                                                   |               10 |             25 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/E[0]                                                                                                                                                                             | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                       |                5 |             26 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                          |               16 |             31 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                          |               15 |             31 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                          |               15 |             31 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer2[7][7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |               12 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer2[27][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               14 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer2[3][7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |               14 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer1[11][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               11 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer1[15][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               10 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer1[19][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               13 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer1[27][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               16 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer1[23][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               13 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                5 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                                                   |                7 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer1[3][7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |               13 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer1[7][7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |               11 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer2[15][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               12 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer2[11][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               11 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer2[23][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               10 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer2[19][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               12 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                                                   |                5 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                5 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                         | mnist_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                                      |                5 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                       | mnist_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                          |                5 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               11 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |               11 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                         | mnist_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                                      |                6 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                       | mnist_design_i/axi_bram_ctrl_2/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                          |                6 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                                         | mnist_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0                                                                                                      |                7 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_r_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                                                   |                7 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                                       | mnist_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                                                                                                                          |                6 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                   |                9 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                                              | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                   |                7 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                              | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                   |                9 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                  | mnist_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                             |                7 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                   | mnist_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                             |                7 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                   | mnist_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                             |                9 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                         |                                                                                                                                                                                                                                                                                                   |               10 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                             |                                                                                                                                                                                                                                                                                                   |               11 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/rvalid                                                                                                                                                                           | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                         |                9 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[8]_0[0]                                                                                                                                           | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                       |                6 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                           | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_reg_reset                                                                                                                                                                                       |                7 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer3[3][7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |               12 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer3[15][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                9 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer3[19][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               10 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer3[23][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               10 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer3[11][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                9 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer3[27][7]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/line_buffer3[7][7]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                7 |             32 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/gen_rsplitter.artrans_cntr                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |               11 |             33 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |               11 |             33 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                7 |             33 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                8 |             33 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                7 |             33 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                5 |             33 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                6 |             33 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                7 |             33 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                9 |             34 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |               20 |             35 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |               12 |             35 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |                8 |             35 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                             |                                                                                                                                                                                                                                                                                                   |                8 |             36 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                9 |             36 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                9 |             36 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |                9 |             36 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                7 |             36 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                5 |             37 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |               13 |             37 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                8 |             37 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |               11 |             37 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                9 |             37 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                9 |             37 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |                8 |             37 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |                9 |             37 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                    |                                                                                                                                                                                                                                                                                                   |                5 |             39 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                    |                                                                                                                                                                                                                                                                                                   |                5 |             39 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |               10 |             40 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                5 |             40 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                8 |             40 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |                8 |             40 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                8 |             40 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                5 |             40 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                5 |             40 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out              | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1_n_0                                                                                                                             |                6 |             42 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                     | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                   |               13 |             42 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_btt_cntr_im0[25]_i_1_n_0                                                                                          | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/SR[0]                                                                                                                                   |               13 |             42 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0         | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_addr_valid_reg_i_1__0_n_0                                                                                                                          |                6 |             42 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                |                                                                                                                                                                                                                                                                                                   |               10 |             45 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |               12 |             45 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |               10 |             45 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                   |               11 |             45 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___6_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                                   |               11 |             45 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___6_n_0                                                                                                                 |                                                                                                                                                                                                                                                                                                   |                9 |             45 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                |                                                                                                                                                                                                                                                                                                   |                7 |             45 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                   |               11 |             45 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                             |               17 |             47 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                                   |               13 |             47 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                                                   |               10 |             47 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |               10 |             48 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                    |                                                                                                                                                                                                                                                                                                   |               10 |             48 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |               10 |             48 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                                                   |               11 |             48 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |                8 |             49 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                9 |             49 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                   |                8 |             49 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                   |               10 |             49 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                7 |             56 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                7 |             56 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                                                                   |                7 |             56 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |               16 |             59 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/i___2_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |               12 |             59 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/E[0]                                                                                                                                                                                         | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                 |               14 |             60 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                     | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                 |               15 |             60 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                                                 |               25 |             63 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 | mnist_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                                                                                      |               10 |             64 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/i___2_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                                   |               11 |             66 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/ar_cmd_reg/m_vector_i                                                                                                                                                   |                                                                                                                                                                                                                                                                                                   |               18 |             66 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |               14 |             67 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |               13 |             67 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |               16 |             69 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/window                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                   |               33 |             72 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |               12 |             73 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/M1_addr[9]_i_2_n_0                                                                                                                                                                                                                                   | mnist_design_i/conv_0/inst/M1_addr[9]_i_1_n_0                                                                                                                                                                                                                                                     |               18 |             73 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                   |               13 |             73 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                    | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |               16 |             75 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |               17 |             76 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |               15 |             78 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |               17 |             79 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |               16 |             79 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |               16 |             79 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                      | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |               17 |             79 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |               16 |             80 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                    | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |               16 |             81 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                    | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |               15 |             81 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr_1                                                                                    | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |               16 |             81 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                       | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                        |               19 |             83 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                     | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                       |               15 |             86 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               13 |            104 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               13 |            104 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               13 |            104 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               13 |            104 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                                                                   |               13 |            104 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               13 |            104 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                                                                   |               13 |            104 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                         |                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               14 |            112 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                          |                                                                                                                                                                                                                                                                                                   |               16 |            128 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 | mnist_design_i/conv_0/inst/convo_p1                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                   |               58 |            186 |
|  mnist_design_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                   |              403 |           1177 |
+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


