5 18 1fd81 13 6 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (for1.vcd) 2 -o (for1.cdd) 2 -v (for1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 for1.v 1 23 1 
2 1 6 6 6 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 i 1 3 107000b 1 0 31 0 32 17 0 ffffffff 0 f f 0
1 a 2 4 107000b 1 0 2 0 3 17 0 7 0 7 7 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 for1.v 6 12 1 
2 2 7 7 7 10003 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$1
2 3 11 11 11 50008 1 0 21004 0 0 3 16 0 0
2 4 11 11 11 10001 0 1 1410 0 0 32 1 i
2 5 11 11 11 10008 1 37 16 3 4
4 2 11 5 0 2
4 5 0 0 0 2
3 1 main.u$0.u$1 "main.u$0.u$1" 0 for1.v 7 10 1 
2 6 7 7 7 80008 1 0 1004 0 0 32 48 0 0
2 7 7 7 7 60006 0 1 1410 0 0 32 1 i
2 8 7 7 7 60008 1 37 400016 6 7
2 9 7 7 7 d000e 1 0 1008 0 0 32 48 a 0
2 10 7 7 7 b000b b 1 101c 0 0 32 1 i
2 11 7 7 7 b000e b d 80101e 9 10 1 18 0 1 1 1 0 0
2 12 8 8 8 a000e a 3d 5002 0 0 1 18 0 1 0 0 0 0 u$2
2 13 7 7 7 150015 1 0 1008 0 0 32 48 1 0
2 14 7 7 7 130013 a 1 101c 0 0 32 1 i
2 15 7 7 7 130015 a 6 1298 13 14 32 18 0 ffffffff fffffffe 1 e 1
2 16 7 7 7 110011 0 1 1410 0 0 32 1 i
2 17 7 7 7 110015 a 37 c0003a 15 16
4 8 11 11 11 8
4 11 0 12 0 8
4 17 6 11 11 8
4 12 0 17 0 8
3 1 main.u$0.u$1.u$2 "main.u$0.u$1.u$2" 0 for1.v 8 10 1 
2 18 9 9 9 c000c 1 0 1008 0 0 32 48 1 0
2 19 9 9 9 b000c 14 2c 900a 18 0 32 18 0 ffffffff 0 0 0 0
2 20 9 9 9 120012 a 1 101c 0 0 32 1 i
2 21 9 9 9 e000e 0 1 1410 0 0 3 1 a
2 22 9 9 9 e0012 a 37 3e 20 21
4 19 11 22 0 19
4 22 0 0 0 19
3 1 main.u$3 "main.u$3" 0 for1.v 14 21 1 
