create_ip -name gtwizard -vendor xilinx.com -library ip -version 3.6 -module_name gtwizard_gtp_bufbypass
set_property -dict [list CONFIG.identical_val_tx_line_rate {2.84} CONFIG.gt_val_drp {true} CONFIG.identical_val_tx_reference_clock {142.000} CONFIG.gt0_val_tx_data_width {16} CONFIG.gt0_val_encoding {8B/10B} CONFIG.gt0_val_rx_data_width {16} CONFIG.gt0_val_decoding {8B/10B} CONFIG.gt0_val_txbuf_en {false} CONFIG.gt0_val_rxbuf_en {false} CONFIG.gt0_val_port_rxpcommaalignen {true} CONFIG.gt0_val_port_rxmcommaalignen {true} CONFIG.gt0_val_port_rxslide {false} CONFIG.gt0_val_port_txpolarity {true} CONFIG.gt0_val_port_rxpolarity {true} CONFIG.gt0_usesharedlogic {1} CONFIG.identical_val_rx_line_rate {2.84} CONFIG.gt_val_tx_pll {PLL0} CONFIG.gt_val_rx_pll {PLL0} CONFIG.identical_val_rx_reference_clock {142.000} CONFIG.gt0_val_tx_line_rate {2.84} CONFIG.gt0_val_tx_int_datawidth {20} CONFIG.gt0_val_tx_reference_clock {142.000} CONFIG.gt0_val_rx_line_rate {2.84} CONFIG.gt0_val_rx_int_datawidth {20} CONFIG.gt0_val_rx_reference_clock {142.000} CONFIG.gt0_val_port_rxcharisk {true} CONFIG.gt0_val_tx_buffer_bypass_mode {Manual} CONFIG.gt0_val_txoutclk_source {true} CONFIG.gt0_val_rx_buffer_bypass_mode {Auto} CONFIG.gt0_val_rxusrclk {RXOUTCLK} CONFIG.gt0_val_comma_preset {K28.5} CONFIG.gt0_val_align_comma_word {Any_Byte_Boundary} CONFIG.gt0_val_dfe_mode {LPM-Auto} CONFIG.gt0_val_clk_cor_seq_1_1 {00000000} CONFIG.gt0_val_clk_cor_seq_1_2 {00000000} CONFIG.gt0_val_clk_cor_seq_1_3 {00000000} CONFIG.gt0_val_clk_cor_seq_1_4 {00000000} CONFIG.gt0_val_clk_cor_seq_2_1 {00000000} CONFIG.gt0_val_clk_cor_seq_2_2 {00000000} CONFIG.gt0_val_clk_cor_seq_2_3 {00000000} CONFIG.gt0_val_clk_cor_seq_2_4 {00000000} CONFIG.gt0_val_rxslide_mode {OFF} CONFIG.gt0_pll0_fbdiv {4} CONFIG.gt0_pll0_fbdiv_45 {5}] [get_ips gtwizard_gtp_bufbypass]
