INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/FIFO_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/rptr_empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/two_ff_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_ff_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Asynchronous FIFO/Asynchronous FIFO.srcs/sources_1/new/wptr_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Asynchronous FIFO/Asynchronous FIFO.srcs/sim_1/new/FIFO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Asynchronous FIFO/Asynchronous FIFO.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
