{"top":"global.mobilenet_unrolled",
"namespaces":{
  "global":{
    "modules":{
      "cu_op_hcompute_dw_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_1"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_1_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_2"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_2_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_3"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_3_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read",["Array",9,["Array",16,"BitIn"]]],
          ["dw_conv_stencil_op_hcompute_dw_conv_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_4"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_4_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.0","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.1","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.2","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.2"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.3","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.3"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.4","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.4"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.5","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.5"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.6","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.6"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.7","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.7"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.8","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.8"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.0","inner_compute.in2_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.1","inner_compute.in2_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.2","inner_compute.in2_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.3","inner_compute.in2_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.4","inner_compute.in2_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.5","inner_compute.in2_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.6","inner_compute.in2_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.7","inner_compute.in2_hw_input_global_wrapper_stencil.7"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read.8","inner_compute.in2_hw_input_global_wrapper_stencil.8"],
          ["self.dw_conv_stencil_op_hcompute_dw_conv_stencil_4_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read",["Array",9,["Array",16,"BitIn"]]],
          ["dw_conv_stencil_op_hcompute_dw_conv_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_5"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_5_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.0","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.1","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.2","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.2"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.3","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.3"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.4","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.4"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.5","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.5"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.6","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.6"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.7","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.7"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.8","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.8"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.0","inner_compute.in2_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.1","inner_compute.in2_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.2","inner_compute.in2_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.3","inner_compute.in2_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.4","inner_compute.in2_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.5","inner_compute.in2_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.6","inner_compute.in2_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.7","inner_compute.in2_hw_input_global_wrapper_stencil.7"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read.8","inner_compute.in2_hw_input_global_wrapper_stencil.8"],
          ["self.dw_conv_stencil_op_hcompute_dw_conv_stencil_5_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_6":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_6_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read",["Array",9,["Array",16,"BitIn"]]],
          ["dw_conv_stencil_op_hcompute_dw_conv_stencil_6_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_6"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_6_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.0","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.1","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.2","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.2"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.3","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.3"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.4","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.4"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.5","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.5"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.6","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.6"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.7","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.7"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.8","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.8"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.0","inner_compute.in2_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.1","inner_compute.in2_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.2","inner_compute.in2_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.3","inner_compute.in2_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.4","inner_compute.in2_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.5","inner_compute.in2_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.6","inner_compute.in2_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.7","inner_compute.in2_hw_input_global_wrapper_stencil.7"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read.8","inner_compute.in2_hw_input_global_wrapper_stencil.8"],
          ["self.dw_conv_stencil_op_hcompute_dw_conv_stencil_6_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_dw_conv_stencil_7":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_7_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read",["Array",9,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read",["Array",9,["Array",16,"BitIn"]]],
          ["dw_conv_stencil_op_hcompute_dw_conv_stencil_7_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_dw_conv_stencil_7"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_7_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.0","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.1","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.1"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.2","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.2"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.3","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.3"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.4","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.4"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.5","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.5"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.6","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.6"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.7","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.7"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.8","inner_compute.in1_hw_filter_dw_global_wrapper_stencil.8"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.0","inner_compute.in2_hw_input_global_wrapper_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.1","inner_compute.in2_hw_input_global_wrapper_stencil.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.2","inner_compute.in2_hw_input_global_wrapper_stencil.2"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.3","inner_compute.in2_hw_input_global_wrapper_stencil.3"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.4","inner_compute.in2_hw_input_global_wrapper_stencil.4"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.5","inner_compute.in2_hw_input_global_wrapper_stencil.5"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.6","inner_compute.in2_hw_input_global_wrapper_stencil.6"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.7","inner_compute.in2_hw_input_global_wrapper_stencil.7"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read.8","inner_compute.in2_hw_input_global_wrapper_stencil.8"],
          ["self.dw_conv_stencil_op_hcompute_dw_conv_stencil_7_write.0","inner_compute.out_dw_conv_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_dw_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_dw_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read.0","inner_compute.in0_hw_filter_dw_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0","inner_compute.out_hw_filter_dw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_dw_global_wrapper_stencil_1"
          }
        },
        "connections":[
          ["self.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read.0","inner_compute.in0_hw_filter_dw_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0","inner_compute.out_hw_filter_dw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_dw_global_wrapper_stencil_2"
          }
        },
        "connections":[
          ["self.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read.0","inner_compute.in0_hw_filter_dw_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0","inner_compute.out_hw_filter_dw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_dw_global_wrapper_stencil_3"
          }
        },
        "connections":[
          ["self.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read.0","inner_compute.in0_hw_filter_dw_stencil.0"],
          ["self.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0","inner_compute.out_hw_filter_dw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_filter_pw_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_filter_pw_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read.0","inner_compute.in0_hw_filter_pw_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0","inner_compute.out_hw_filter_pw_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_1"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_2"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_global_wrapper_stencil_3"
          }
        },
        "connections":[
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write.0","inner_compute.out_hw_input_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_pw_conv_reduction_stencil.0"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_1"
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_1_read.0","inner_compute.in0_pw_conv_reduction_stencil.0"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil_2"
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_2_read.0","inner_compute.in0_pw_conv_reduction_stencil.0"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_pw_conv_reduction_stencil"
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_write.0","inner_compute.out_pw_conv_reduction_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_pw_conv_reduction_stencil_1"
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_1_write.0","inner_compute.out_pw_conv_reduction_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_pw_conv_reduction_stencil_2"
          }
        },
        "connections":[
          ["self.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_2_write.0","inner_compute.out_pw_conv_reduction_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read",["Array",4,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_3_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_pw_conv_reduction_stencil_3"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.1","inner_compute.in0_dw_conv_stencil.1"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.2","inner_compute.in0_dw_conv_stencil.2"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.3","inner_compute.in0_dw_conv_stencil.3"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.0","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.1","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.1"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.2","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.2"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read.3","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.3"],
          ["self.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_3_read.0","inner_compute.in2_pw_conv_reduction_stencil.0"],
          ["self.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_3_write.0","inner_compute.out_pw_conv_reduction_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_4":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read",["Array",4,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_4_read",["Array",1,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_4_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_pw_conv_reduction_stencil_4"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.1","inner_compute.in0_dw_conv_stencil.1"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.2","inner_compute.in0_dw_conv_stencil.2"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.3","inner_compute.in0_dw_conv_stencil.3"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.0","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.1","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.1"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.2","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.2"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read.3","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.3"],
          ["self.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_4_read.0","inner_compute.in2_pw_conv_reduction_stencil.0"],
          ["self.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_4_write.0","inner_compute.out_pw_conv_reduction_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_pw_conv_reduction_stencil_5":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read",["Array",4,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_5_read",["Array",1,["Array",16,"BitIn"]]],
          ["pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_5_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_pw_conv_reduction_stencil_5"
          }
        },
        "connections":[
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.0","inner_compute.in0_dw_conv_stencil.0"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.1","inner_compute.in0_dw_conv_stencil.1"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.2","inner_compute.in0_dw_conv_stencil.2"],
          ["self.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.3","inner_compute.in0_dw_conv_stencil.3"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.0","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.0"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.1","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.1"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.2","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.2"],
          ["self.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read.3","inner_compute.in1_hw_filter_pw_global_wrapper_stencil.3"],
          ["self.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_5_read.0","inner_compute.in2_pw_conv_reduction_stencil.0"],
          ["self.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_5_write.0","inner_compute.out_pw_conv_reduction_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "dw_conv_stencil_clkwrk_dsa11_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_dw_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_6_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_7_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_dw_conv_stencil_5_read.0","self.op_hcompute_dw_conv_stencil_1_write.0"],
          ["self.op_hcompute_dw_conv_stencil_6_read.0","self.op_hcompute_dw_conv_stencil_2_write.0"],
          ["self.op_hcompute_dw_conv_stencil_7_read.0","self.op_hcompute_dw_conv_stencil_3_write.0"],
          ["self.op_hcompute_dw_conv_stencil_write.0","self.op_hcompute_dw_conv_stencil_4_read.0"]
        ]
      },
      "dw_conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_dw_conv_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_5_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_6_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_6_write_extra_ctrl","BitIn"],
          ["op_hcompute_dw_conv_stencil_7_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_dw_conv_stencil_7_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_3_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_4_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_5_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_5_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.0","self.op_hcompute_dw_conv_stencil_4_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.3","self.op_hcompute_dw_conv_stencil_4_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.0","self.op_hcompute_dw_conv_stencil_4_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.1","self.op_hcompute_dw_conv_stencil_5_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.0","self.op_hcompute_dw_conv_stencil_5_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.1","self.op_hcompute_dw_conv_stencil_5_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.3","self.op_hcompute_dw_conv_stencil_6_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.2","self.op_hcompute_dw_conv_stencil_6_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.3","self.op_hcompute_dw_conv_stencil_6_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_read.2","self.op_hcompute_dw_conv_stencil_7_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.1","self.op_hcompute_dw_conv_stencil_7_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.2","self.op_hcompute_dw_conv_stencil_7_write.0"]
        ]
      },
      "hcompute_dw_conv_stencil":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__739":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_dw_conv_stencil","const_p0__739.out"]
        ]
      },
      "hcompute_dw_conv_stencil_1":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__742":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_dw_conv_stencil","const_p0__742.out"]
        ]
      },
      "hcompute_dw_conv_stencil_2":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__745":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_dw_conv_stencil","const_p0__745.out"]
        ]
      },
      "hcompute_dw_conv_stencil_3":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__748$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_dw_conv_stencil","const_p0__748$1.out"]
        ]
      },
      "hcompute_dw_conv_stencil_4":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_filter_dw_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in2_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_768_784_785":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_769_782_783":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_770_781_782":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_771_780_781":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_772_779_780":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_773_778_779":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_774_777_778":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_775_776_777":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_dw_conv_stencil_1_783_784":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768.out","add_768_784_785.in0"],
          ["add_dw_conv_stencil_1_783_784.out","add_768_784_785.in1"],
          ["self.out_dw_conv_stencil","add_768_784_785.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769.out","add_769_782_783.in0"],
          ["add_770_781_782.out","add_769_782_783.in1"],
          ["add_dw_conv_stencil_1_783_784.in1","add_769_782_783.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770.out","add_770_781_782.in0"],
          ["add_771_780_781.out","add_770_781_782.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771.out","add_771_780_781.in0"],
          ["add_772_779_780.out","add_771_780_781.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772.out","add_772_779_780.in0"],
          ["add_773_778_779.out","add_772_779_780.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773.out","add_773_778_779.in0"],
          ["add_774_777_778.out","add_773_778_779.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774.out","add_774_777_778.in0"],
          ["add_775_776_777.out","add_774_777_778.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775.out","add_775_776_777.in0"],
          ["mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776.out","add_775_776_777.in1"],
          ["self.in0_dw_conv_stencil.0","add_dw_conv_stencil_1_783_784.in0"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_1_768.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_2_769.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_3_hw_input_global_wrapper_stencil_3_770.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_4_771.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_5_772.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_6_773.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_7_774.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_8_775.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_9_776.in1"]
        ]
      },
      "hcompute_dw_conv_stencil_5":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_filter_dw_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in2_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_845_861_862":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_846_859_860":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_847_858_859":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_848_857_858":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_849_856_857":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_850_855_856":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_851_854_855":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_852_853_854":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_dw_conv_stencil_2_860_861":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845.out","add_845_861_862.in0"],
          ["add_dw_conv_stencil_2_860_861.out","add_845_861_862.in1"],
          ["self.out_dw_conv_stencil","add_845_861_862.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846.out","add_846_859_860.in0"],
          ["add_847_858_859.out","add_846_859_860.in1"],
          ["add_dw_conv_stencil_2_860_861.in1","add_846_859_860.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847.out","add_847_858_859.in0"],
          ["add_848_857_858.out","add_847_858_859.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848.out","add_848_857_858.in0"],
          ["add_849_856_857.out","add_848_857_858.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849.out","add_849_856_857.in0"],
          ["add_850_855_856.out","add_849_856_857.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850.out","add_850_855_856.in0"],
          ["add_851_854_855.out","add_850_855_856.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851.out","add_851_854_855.in0"],
          ["add_852_853_854.out","add_851_854_855.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.out","add_852_853_854.in0"],
          ["mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.out","add_852_853_854.in1"],
          ["self.in0_dw_conv_stencil.0","add_dw_conv_stencil_2_860_861.in0"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_10_845.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_11_846.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_12_847.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_13_848.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_14_849.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_15_850.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_16_851.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_17_852.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_18_853.in1"]
        ]
      },
      "hcompute_dw_conv_stencil_6":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_filter_dw_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in2_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_922_938_939":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_923_936_937":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_924_935_936":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_925_934_935":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_926_933_934":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_927_932_933":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_928_931_932":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_929_930_931":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_dw_conv_stencil_3_937_938":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922.out","add_922_938_939.in0"],
          ["add_dw_conv_stencil_3_937_938.out","add_922_938_939.in1"],
          ["self.out_dw_conv_stencil","add_922_938_939.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923.out","add_923_936_937.in0"],
          ["add_924_935_936.out","add_923_936_937.in1"],
          ["add_dw_conv_stencil_3_937_938.in1","add_923_936_937.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924.out","add_924_935_936.in0"],
          ["add_925_934_935.out","add_924_935_936.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925.out","add_925_934_935.in0"],
          ["add_926_933_934.out","add_925_934_935.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926.out","add_926_933_934.in0"],
          ["add_927_932_933.out","add_926_933_934.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927.out","add_927_932_933.in0"],
          ["add_928_931_932.out","add_927_932_933.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928.out","add_928_931_932.in0"],
          ["add_929_930_931.out","add_928_931_932.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929.out","add_929_930_931.in0"],
          ["mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930.out","add_929_930_931.in1"],
          ["self.in0_dw_conv_stencil.0","add_dw_conv_stencil_3_937_938.in0"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_19_922.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_20_923.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_21_924.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_22_hw_input_global_wrapper_stencil_22_925.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_23_hw_input_global_wrapper_stencil_23_926.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_24_hw_input_global_wrapper_stencil_24_927.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_25_hw_input_global_wrapper_stencil_25_928.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_26_hw_input_global_wrapper_stencil_26_929.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_27_hw_input_global_wrapper_stencil_27_930.in1"]
        ]
      },
      "hcompute_dw_conv_stencil_7":{
        "type":["Record",[
          ["out_dw_conv_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_filter_dw_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]],
          ["in2_hw_input_global_wrapper_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1000_1013_1014":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1001_1012_1013":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1002_1011_1012":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1003_1010_1011":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1004_1009_1010":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1005_1008_1009":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1006_1007_1008":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_999_1015_1016":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_dw_conv_stencil_4_1014_1015":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000.out","add_1000_1013_1014.in0"],
          ["add_1001_1012_1013.out","add_1000_1013_1014.in1"],
          ["add_dw_conv_stencil_4_1014_1015.in1","add_1000_1013_1014.out"],
          ["mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001.out","add_1001_1012_1013.in0"],
          ["add_1002_1011_1012.out","add_1001_1012_1013.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002.out","add_1002_1011_1012.in0"],
          ["add_1003_1010_1011.out","add_1002_1011_1012.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003.out","add_1003_1010_1011.in0"],
          ["add_1004_1009_1010.out","add_1003_1010_1011.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004.out","add_1004_1009_1010.in0"],
          ["add_1005_1008_1009.out","add_1004_1009_1010.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005.out","add_1005_1008_1009.in0"],
          ["add_1006_1007_1008.out","add_1005_1008_1009.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006.out","add_1006_1007_1008.in0"],
          ["mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007.out","add_1006_1007_1008.in1"],
          ["mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999.out","add_999_1015_1016.in0"],
          ["add_dw_conv_stencil_4_1014_1015.out","add_999_1015_1016.in1"],
          ["self.out_dw_conv_stencil","add_999_1015_1016.out"],
          ["self.in0_dw_conv_stencil.0","add_dw_conv_stencil_4_1014_1015.in0"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.0","mul_hw_filter_dw_global_wrapper_stencil_28_hw_input_global_wrapper_stencil_28_999.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.1","mul_hw_filter_dw_global_wrapper_stencil_29_hw_input_global_wrapper_stencil_29_1000.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.2","mul_hw_filter_dw_global_wrapper_stencil_30_hw_input_global_wrapper_stencil_30_1001.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.3","mul_hw_filter_dw_global_wrapper_stencil_31_hw_input_global_wrapper_stencil_31_1002.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.4","mul_hw_filter_dw_global_wrapper_stencil_32_hw_input_global_wrapper_stencil_32_1003.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.5","mul_hw_filter_dw_global_wrapper_stencil_33_hw_input_global_wrapper_stencil_33_1004.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.6","mul_hw_filter_dw_global_wrapper_stencil_34_hw_input_global_wrapper_stencil_34_1005.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.7","mul_hw_filter_dw_global_wrapper_stencil_35_hw_input_global_wrapper_stencil_35_1006.in1"],
          ["self.in1_hw_filter_dw_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007.in0"],
          ["self.in2_hw_input_global_wrapper_stencil.8","mul_hw_filter_dw_global_wrapper_stencil_36_hw_input_global_wrapper_stencil_36_1007.in1"]
        ]
      },
      "hcompute_hw_filter_dw_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_filter_dw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_dw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_dw_global_wrapper_stencil","self.in0_hw_filter_dw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_dw_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_filter_dw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_dw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_dw_global_wrapper_stencil","self.in0_hw_filter_dw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_dw_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_filter_dw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_dw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_dw_global_wrapper_stencil","self.in0_hw_filter_dw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_dw_global_wrapper_stencil_3":{
        "type":["Record",[
          ["out_hw_filter_dw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_dw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_dw_global_wrapper_stencil","self.in0_hw_filter_dw_stencil.0"]
        ]
      },
      "hcompute_hw_filter_pw_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_filter_pw_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_filter_pw_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_filter_pw_global_wrapper_stencil","self.in0_hw_filter_pw_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_1":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_2":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil_3":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_pw_conv_reduction_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_pw_conv_reduction_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_pw_conv_reduction_stencil.0"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1060":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_pw_conv_reduction_stencil","const_p0__1060.out"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_1":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1063":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_pw_conv_reduction_stencil","const_p0__1063.out"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_2":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__1066":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_pw_conv_reduction_stencil","const_p0__1066.out"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_3":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_filter_pw_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1076_1082_1083":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1077_1080_1081":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1078_1079_1080":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_pw_conv_reduction_stencil_1_1081_1082":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1076":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1077":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1078":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1079":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1076.out","add_1076_1082_1083.in0"],
          ["add_pw_conv_reduction_stencil_1_1081_1082.out","add_1076_1082_1083.in1"],
          ["self.out_pw_conv_reduction_stencil","add_1076_1082_1083.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1077.out","add_1077_1080_1081.in0"],
          ["add_1078_1079_1080.out","add_1077_1080_1081.in1"],
          ["add_pw_conv_reduction_stencil_1_1081_1082.in1","add_1077_1080_1081.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1078.out","add_1078_1079_1080.in0"],
          ["mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1079.out","add_1078_1079_1080.in1"],
          ["self.in2_pw_conv_reduction_stencil.0","add_pw_conv_reduction_stencil_1_1081_1082.in0"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1076.in0"],
          ["self.in0_dw_conv_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_1_dw_conv_stencil_5_1076.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1077.in0"],
          ["self.in0_dw_conv_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_2_dw_conv_stencil_6_1077.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1078.in0"],
          ["self.in0_dw_conv_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_3_dw_conv_stencil_7_1078.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1079.in0"],
          ["self.in0_dw_conv_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_4_dw_conv_stencil_8_1079.in1"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_4":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_filter_pw_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1109_1115_1116":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1110_1113_1114":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1111_1112_1113":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_pw_conv_reduction_stencil_2_1114_1115":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1111":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1112":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1109.out","add_1109_1115_1116.in0"],
          ["add_pw_conv_reduction_stencil_2_1114_1115.out","add_1109_1115_1116.in1"],
          ["self.out_pw_conv_reduction_stencil","add_1109_1115_1116.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1110.out","add_1110_1113_1114.in0"],
          ["add_1111_1112_1113.out","add_1110_1113_1114.in1"],
          ["add_pw_conv_reduction_stencil_2_1114_1115.in1","add_1110_1113_1114.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1111.out","add_1111_1112_1113.in0"],
          ["mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1112.out","add_1111_1112_1113.in1"],
          ["self.in2_pw_conv_reduction_stencil.0","add_pw_conv_reduction_stencil_2_1114_1115.in0"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1109.in0"],
          ["self.in0_dw_conv_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_5_dw_conv_stencil_9_1109.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1110.in0"],
          ["self.in0_dw_conv_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_6_dw_conv_stencil_10_1110.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1111.in0"],
          ["self.in0_dw_conv_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_7_dw_conv_stencil_11_1111.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1112.in0"],
          ["self.in0_dw_conv_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_8_dw_conv_stencil_12_1112.in1"]
        ]
      },
      "hcompute_pw_conv_reduction_stencil_5":{
        "type":["Record",[
          ["out_pw_conv_reduction_stencil",["Array",16,"Bit"]],
          ["in0_dw_conv_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_filter_pw_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in2_pw_conv_reduction_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_1142_1148_1149":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1143_1146_1147":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1144_1145_1146":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_pw_conv_reduction_stencil_3_1147_1148":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1143":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1144":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1145":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1142":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1142.out","add_1142_1148_1149.in0"],
          ["add_pw_conv_reduction_stencil_3_1147_1148.out","add_1142_1148_1149.in1"],
          ["self.out_pw_conv_reduction_stencil","add_1142_1148_1149.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1143.out","add_1143_1146_1147.in0"],
          ["add_1144_1145_1146.out","add_1143_1146_1147.in1"],
          ["add_pw_conv_reduction_stencil_3_1147_1148.in1","add_1143_1146_1147.out"],
          ["mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1144.out","add_1144_1145_1146.in0"],
          ["mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1145.out","add_1144_1145_1146.in1"],
          ["self.in2_pw_conv_reduction_stencil.0","add_pw_conv_reduction_stencil_3_1147_1148.in0"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1143.in0"],
          ["self.in0_dw_conv_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_10_dw_conv_stencil_14_1143.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.1","mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1144.in0"],
          ["self.in0_dw_conv_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_11_dw_conv_stencil_15_1144.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.2","mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1145.in0"],
          ["self.in0_dw_conv_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_12_dw_conv_stencil_16_1145.in1"],
          ["self.in1_hw_filter_pw_global_wrapper_stencil.3","mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1142.in0"],
          ["self.in0_dw_conv_stencil.0","mul_hw_filter_pw_global_wrapper_stencil_9_dw_conv_stencil_13_1142.in1"]
        ]
      },
      "hw_filter_dw_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_dw_conv_stencil_4_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_5_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_6_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_7_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U36":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U1"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U10"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U11"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_12":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U12"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_12_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U13"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_14":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U14"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_14_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_15":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U15"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_15_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_16":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U16"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_16_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_17":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U17"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_17_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_18":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U18"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_18_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_19":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U19"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_19_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U2"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_20":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U20"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_20_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_21":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U21"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_21_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_22":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U22"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_22_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_23":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U23"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_23_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_24":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U24"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_24_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_25":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U25"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_25_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_26":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U26"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_26_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_27":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U27"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_27_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_28":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U28"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_28_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_29":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U29"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_29_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U3"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_30":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U30"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_30_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_31":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U31"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_31_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_32":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U32"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_32_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_33":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U33"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_33_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_34":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U34"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_34_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_35":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U35"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_35_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U5"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U6"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U7"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U8"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U9"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_dw_global_wrapper_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_0.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_1.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_10.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_11.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_12.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_13.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_14.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_15.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_16.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_17.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_18.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_19.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_2.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_20.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_21.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_22.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_23.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_24.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_25.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_26.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_27.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_28.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_29.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_3.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_30.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_31.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_32.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_33.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_34.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_35.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_4.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_5.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_6.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_7.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_8.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_9.chain_chain_en","chain_disen_const_U36.out"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_10.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_11.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_12.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_13.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_14.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_15.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_16.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_17.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_18.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_19.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_20.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_21.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_22.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_23.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_24.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_25.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_26.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_27.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_28.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_29.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_3.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_30.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_31.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_32.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_33.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_34.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_35.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_4.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_5.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_6.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_7.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_8.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_9.clk","self.clk"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_3.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.1"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_6.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.2"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.3"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_4.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.4"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_7.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.5"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.6"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_8.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.7"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_5.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.8"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_9.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_12.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.1"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_15.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.2"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_10.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.3"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_13.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.4"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_16.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.5"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_11.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.6"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_17.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.7"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_14.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.8"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_18.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_21.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.1"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_24.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.2"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_19.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.3"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_22.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.4"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_25.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.5"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_20.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.6"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_26.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.7"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_23.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.8"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_27.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_30.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.1"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_33.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.2"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_28.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.3"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_31.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.4"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_34.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.5"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_29.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.6"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_35.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.7"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_32.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.8"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_10.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_11.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_12.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_13.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_14.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_15.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_16.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_17.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_9.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_18.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_19.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_20.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_21.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_22.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_23.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_24.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_25.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_26.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_27.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_28.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_29.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_30.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_31.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_32.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_33.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_34.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_35.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_0.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_1.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_2.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_3.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_4.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_5.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_6.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_7.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_8.data_in_0","self.op_hcompute_hw_filter_dw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_10.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_11.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_12.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_13.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_14.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_15.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_16.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_17.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_18.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_19.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_20.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_21.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_22.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_23.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_24.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_25.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_26.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_27.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_28.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_29.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_3.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_30.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_31.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_32.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_33.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_34.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_35.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_4.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_5.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_6.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_7.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_8.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_9.flush","self.reset"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_10_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_10.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_10_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_10.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_11_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_11.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_11_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_11.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_12_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_12.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_12_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_12.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_13_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_13.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_13_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_13.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_14_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_14.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_14_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_14.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_15_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_15.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_15_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_15.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_16_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_16.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_16_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_16.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_17_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_17.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_17_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_17.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_18_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_18.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_18_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_18.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_19_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_19.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_19_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_19.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_2.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_20_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_20.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_20_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_20.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_21_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_21.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_21_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_21.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_22_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_22.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_22_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_22.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_23_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_23.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_23_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_23.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_24_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_24.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_24_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_24.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_25_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_25.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_25_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_25.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_26_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_26.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_26_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_26.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_27_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_27.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_27_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_27.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_28_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_28.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_28_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_28.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_29_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_29.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_29_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_29.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_3.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_3.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_30_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_30.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_30_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_30.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_31_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_31.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_31_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_31.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_32_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_32.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_32_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_32.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_33_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_33.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_33_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_33.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_34_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_34.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_34_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_34.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_35_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_35.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_35_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_35.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_4.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_4.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_5.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_5.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_6.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_6.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_7.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_7.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_8_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_8.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_8_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_8.rst_n"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_9_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_9.clk_en"],
          ["ub_hw_filter_dw_global_wrapper_stencil_BANK_9_clk_en_const.out","ub_hw_filter_dw_global_wrapper_stencil_BANK_9.rst_n"]
        ]
      },
      "hw_filter_pw_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_3_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_4_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_5_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_5_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "chain_disen_const_U49":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U37"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U38"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[4],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_10":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U47"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[11],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_10_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_11":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U48"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[15],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[3],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[18],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[3],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_11_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U39"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[8],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U40"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[12],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[3],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[16],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[3],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_4":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U41"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[1],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_4_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_5":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U42"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[5],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_5_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_6":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U43"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[9],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[2],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[2],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_6_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_7":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U44"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[14],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[13],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[3],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[17],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[3],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_7_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_8":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U45"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[3],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[2],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[0],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[0],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_8_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_9":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U46"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[7],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"in2agg_0":{"cycle_starting_addr":[6],"cycle_stride":[0],"dimensionality":1,"extent":[1],"write_data_starting_addr":[1],"write_data_stride":[0]},"sram2tb_0":{"cycle_starting_addr":[10],"cycle_stride":[0],"dimensionality":1,"extent":[1],"read_data_starting_addr":[0],"read_data_stride":[0],"write_data_starting_addr":[0],"write_data_stride":[0]},"tb2out_0":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30],"read_data_starting_addr":[1],"read_data_stride":[0,0]}},"mode":"lake"}
          },
          "ub_hw_filter_pw_global_wrapper_stencil_BANK_9_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_0.chain_chain_en","chain_disen_const_U49.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_1.chain_chain_en","chain_disen_const_U49.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_10.chain_chain_en","chain_disen_const_U49.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_11.chain_chain_en","chain_disen_const_U49.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_2.chain_chain_en","chain_disen_const_U49.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_3.chain_chain_en","chain_disen_const_U49.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_4.chain_chain_en","chain_disen_const_U49.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_5.chain_chain_en","chain_disen_const_U49.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_6.chain_chain_en","chain_disen_const_U49.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_7.chain_chain_en","chain_disen_const_U49.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_8.chain_chain_en","chain_disen_const_U49.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_9.chain_chain_en","chain_disen_const_U49.out"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_10.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_11.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_3.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_4.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_5.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_6.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_7.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_8.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_9.clk","self.clk"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_0.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_1.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_10.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_11.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_2.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_3.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_4.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_5.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_6.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_7.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_8.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_9.data_in_0","self.op_hcompute_hw_filter_pw_global_wrapper_stencil_write.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_3_read.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_3_read.1"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_3.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_3_read.2"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_3_read.3"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_4.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_4_read.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_5.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_4_read.1"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_7.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_4_read.2"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_6.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_4_read.3"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_9.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_5_read.0"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_11.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_5_read.1"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_10.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_5_read.2"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_8.data_out_0","self.op_hcompute_pw_conv_reduction_stencil_5_read.3"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_10.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_11.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_3.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_4.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_5.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_6.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_7.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_8.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_9.flush","self.reset"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_10_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_10.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_10_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_10.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_11_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_11.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_11_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_11.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_2.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_3.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_3.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_4.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_4_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_4.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_5.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_5_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_5.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_6.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_6_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_6.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_7.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_7_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_7.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_8_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_8.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_8_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_8.rst_n"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_9_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_9.clk_en"],
          ["ub_hw_filter_pw_global_wrapper_stencil_BANK_9_clk_en_const.out","ub_hw_filter_pw_global_wrapper_stencil_BANK_9.rst_n"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_dw_conv_stencil_4_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_5_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_6_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_6_read_extra_ctrl","Bit"],
          ["op_hcompute_dw_conv_stencil_7_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_dw_conv_stencil_7_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U54":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U55":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U56":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U57":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U58":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U59":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U60":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U61":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U62":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U63":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U64":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U65":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U66":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U67":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U68":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U69":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U70":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U71":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U72":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U73":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U74":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U75":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U76":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U77":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U78":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U50"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[36],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[32],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,32],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[91],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[93],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[8],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[96],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[96],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U51"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[36],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[32],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,32],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[91],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[93],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[8],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[96],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[96],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U52"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[36],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[32],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,32],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[91],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[93],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[8],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[96],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[96],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U53"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[36],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,32],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,8]},"in2agg_0":{"cycle_starting_addr":[32],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,32],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[91],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[0],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[93],"cycle_stride":[4,32],"dimensionality":2,"extent":[8,30],"read_data_starting_addr":[8],"read_data_stride":[1,8],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[96],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[96],"cycle_stride":[1,4,32],"dimensionality":3,"extent":[4,8,30],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_hw_input_global_wrapper_stencil_BANK_0.chain_chain_en","chain_disen_const_U54.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.chain_chain_en","chain_disen_const_U54.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.chain_chain_en","chain_disen_const_U54.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.chain_chain_en","chain_disen_const_U54.out"],
          ["self.clk","d_reg__U55.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0","d_reg__U55.in"],
          ["d_reg__U56.in","d_reg__U55.out"],
          ["self.op_hcompute_dw_conv_stencil_5_read.8","d_reg__U55.out"],
          ["self.clk","d_reg__U56.clk"],
          ["self.op_hcompute_dw_conv_stencil_5_read.6","d_reg__U56.out"],
          ["self.clk","d_reg__U57.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_0","d_reg__U57.in"],
          ["d_reg__U58.in","d_reg__U57.out"],
          ["self.op_hcompute_dw_conv_stencil_5_read.1","d_reg__U57.out"],
          ["self.clk","d_reg__U58.clk"],
          ["self.op_hcompute_dw_conv_stencil_5_read.0","d_reg__U58.out"],
          ["self.clk","d_reg__U59.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_1","d_reg__U59.in"],
          ["d_reg__U60.in","d_reg__U59.out"],
          ["self.op_hcompute_dw_conv_stencil_5_read.4","d_reg__U59.out"],
          ["self.clk","d_reg__U60.clk"],
          ["self.op_hcompute_dw_conv_stencil_5_read.3","d_reg__U60.out"],
          ["self.clk","d_reg__U61.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0","d_reg__U61.in"],
          ["d_reg__U62.in","d_reg__U61.out"],
          ["self.op_hcompute_dw_conv_stencil_6_read.8","d_reg__U61.out"],
          ["self.clk","d_reg__U62.clk"],
          ["self.op_hcompute_dw_conv_stencil_6_read.6","d_reg__U62.out"],
          ["self.clk","d_reg__U63.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_out_0","d_reg__U63.in"],
          ["d_reg__U64.in","d_reg__U63.out"],
          ["self.op_hcompute_dw_conv_stencil_6_read.1","d_reg__U63.out"],
          ["self.clk","d_reg__U64.clk"],
          ["self.op_hcompute_dw_conv_stencil_6_read.0","d_reg__U64.out"],
          ["self.clk","d_reg__U65.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_out_1","d_reg__U65.in"],
          ["d_reg__U66.in","d_reg__U65.out"],
          ["self.op_hcompute_dw_conv_stencil_6_read.4","d_reg__U65.out"],
          ["self.clk","d_reg__U66.clk"],
          ["self.op_hcompute_dw_conv_stencil_6_read.3","d_reg__U66.out"],
          ["self.clk","d_reg__U67.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0","d_reg__U67.in"],
          ["d_reg__U68.in","d_reg__U67.out"],
          ["self.op_hcompute_dw_conv_stencil_7_read.8","d_reg__U67.out"],
          ["self.clk","d_reg__U68.clk"],
          ["self.op_hcompute_dw_conv_stencil_7_read.6","d_reg__U68.out"],
          ["self.clk","d_reg__U69.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_out_0","d_reg__U69.in"],
          ["d_reg__U70.in","d_reg__U69.out"],
          ["self.op_hcompute_dw_conv_stencil_7_read.1","d_reg__U69.out"],
          ["self.clk","d_reg__U70.clk"],
          ["self.op_hcompute_dw_conv_stencil_7_read.0","d_reg__U70.out"],
          ["self.clk","d_reg__U71.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_out_1","d_reg__U71.in"],
          ["d_reg__U72.in","d_reg__U71.out"],
          ["self.op_hcompute_dw_conv_stencil_7_read.4","d_reg__U71.out"],
          ["self.clk","d_reg__U72.clk"],
          ["self.op_hcompute_dw_conv_stencil_7_read.3","d_reg__U72.out"],
          ["self.clk","d_reg__U73.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","d_reg__U73.in"],
          ["d_reg__U74.in","d_reg__U73.out"],
          ["self.op_hcompute_dw_conv_stencil_4_read.8","d_reg__U73.out"],
          ["self.clk","d_reg__U74.clk"],
          ["self.op_hcompute_dw_conv_stencil_4_read.6","d_reg__U74.out"],
          ["self.clk","d_reg__U75.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_out_0","d_reg__U75.in"],
          ["d_reg__U76.in","d_reg__U75.out"],
          ["self.op_hcompute_dw_conv_stencil_4_read.1","d_reg__U75.out"],
          ["self.clk","d_reg__U76.clk"],
          ["self.op_hcompute_dw_conv_stencil_4_read.0","d_reg__U76.out"],
          ["self.clk","d_reg__U77.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_out_1","d_reg__U77.in"],
          ["d_reg__U78.in","d_reg__U77.out"],
          ["self.op_hcompute_dw_conv_stencil_4_read.4","d_reg__U77.out"],
          ["self.clk","d_reg__U78.clk"],
          ["self.op_hcompute_dw_conv_stencil_4_read.3","d_reg__U78.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_out_0","self.op_hcompute_dw_conv_stencil_4_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_out_1","self.op_hcompute_dw_conv_stencil_4_read.5"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","self.op_hcompute_dw_conv_stencil_4_read.7"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_0","self.op_hcompute_dw_conv_stencil_5_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_out_1","self.op_hcompute_dw_conv_stencil_5_read.5"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0","self.op_hcompute_dw_conv_stencil_5_read.7"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_out_0","self.op_hcompute_dw_conv_stencil_6_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_out_1","self.op_hcompute_dw_conv_stencil_6_read.5"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0","self.op_hcompute_dw_conv_stencil_6_read.7"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_out_0","self.op_hcompute_dw_conv_stencil_7_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_out_1","self.op_hcompute_dw_conv_stencil_7_read.5"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0","self.op_hcompute_dw_conv_stencil_7_read.7"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_1_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_2_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_3_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_0.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_1.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_1.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_2.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_2.rst_n"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_3.clk_en"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const.out","ub_hw_input_global_wrapper_stencil_BANK_3.rst_n"]
        ]
      },
      "mobilenet_unrolled":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read_en","Bit"],
          ["hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_en","Bit"],
          ["hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read_en","Bit"],
          ["hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","Bit"],
          ["hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","Bit"],
          ["hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read_en","Bit"],
          ["hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U100":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U105":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U110":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U115":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U120":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U125":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U130":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U135":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U95":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "dw_conv_stencil":{
            "modref":"global.dw_conv_stencil_ub"
          },
          "dw_conv_stencil_clkwrk_dsa11":{
            "modref":"global.dw_conv_stencil_clkwrk_dsa11_ub"
          },
          "hw_filter_dw_global_wrapper_stencil":{
            "modref":"global.hw_filter_dw_global_wrapper_stencil_ub"
          },
          "hw_filter_pw_global_wrapper_stencil":{
            "modref":"global.hw_filter_pw_global_wrapper_stencil_ub"
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "op_hcompute_dw_conv_stencil":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil"
          },
          "op_hcompute_dw_conv_stencil_1":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_1"
          },
          "op_hcompute_dw_conv_stencil_2":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_2"
          },
          "op_hcompute_dw_conv_stencil_3":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_3"
          },
          "op_hcompute_dw_conv_stencil_4":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_4"
          },
          "op_hcompute_dw_conv_stencil_5":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_5"
          },
          "op_hcompute_dw_conv_stencil_6":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_6"
          },
          "op_hcompute_dw_conv_stencil_7":{
            "modref":"global.cu_op_hcompute_dw_conv_stencil_7"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_filter_dw_global_wrapper_stencil"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_exe_start_pt__U128"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U126"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4],"dimensionality":2,"extent":[3,3]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start_pt__U127"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_start_pt__U129"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_exe_start_pt__U123"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U121"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4],"dimensionality":2,"extent":[3,3]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start_pt__U122"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_start_pt__U124"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_filter_dw_global_wrapper_stencil_3"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_exe_start_pt__U118"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U116"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4],"dimensionality":2,"extent":[3,3]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start_pt__U117"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_start_pt__U119"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_exe_start_pt__U133"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U131"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4],"dimensionality":2,"extent":[3,3]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start_pt__U132"
          },
          "op_hcompute_hw_filter_dw_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_filter_dw_global_wrapper_stencil_write_start_pt__U134"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_filter_pw_global_wrapper_stencil"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_exe_start_pt__U93"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U91"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,4],"dimensionality":2,"extent":[3,4]}},"mode":"lake"}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start_pt__U92"
          },
          "op_hcompute_hw_filter_pw_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_filter_pw_global_wrapper_stencil_write_start_pt__U94"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_1"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U108"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U106"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[32],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U107"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U109"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_2"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U103"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U101"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[32],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U102"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U104"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil_3"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_pt__U98"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U96"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[32],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_read_start_pt__U97"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_3_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_3_write_start_pt__U99"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U113"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U111"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[32],"cycle_stride":[1,32],"dimensionality":2,"extent":[32,32]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U112"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U114"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_1":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_1"
          },
          "op_hcompute_hw_output_stencil_1_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_exe_start_pt__U85"
          },
          "op_hcompute_hw_output_stencil_1_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U83"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_1_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_1_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_read_start_pt__U84"
          },
          "op_hcompute_hw_output_stencil_1_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_1_write_start_pt__U86"
          },
          "op_hcompute_hw_output_stencil_2":{
            "modref":"global.cu_op_hcompute_hw_output_stencil_2"
          },
          "op_hcompute_hw_output_stencil_2_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_exe_start_pt__U81"
          },
          "op_hcompute_hw_output_stencil_2_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U79"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_2_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_2_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_read_start_pt__U80"
          },
          "op_hcompute_hw_output_stencil_2_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_2_write_start_pt__U82"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U89"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U87"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[98],"cycle_stride":[1,32],"dimensionality":2,"extent":[30,30]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U88"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U90"
          },
          "op_hcompute_pw_conv_reduction_stencil":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil"
          },
          "op_hcompute_pw_conv_reduction_stencil_1":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil_1"
          },
          "op_hcompute_pw_conv_reduction_stencil_2":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil_2"
          },
          "op_hcompute_pw_conv_reduction_stencil_3":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil_3"
          },
          "op_hcompute_pw_conv_reduction_stencil_4":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil_4"
          },
          "op_hcompute_pw_conv_reduction_stencil_5":{
            "modref":"global.cu_op_hcompute_pw_conv_reduction_stencil_5"
          },
          "pw_conv_reduction_stencil":{
            "modref":"global.pw_conv_reduction_stencil_ub"
          },
          "pw_conv_reduction_stencil_clkwrk_dsa12":{
            "modref":"global.pw_conv_reduction_stencil_clkwrk_dsa12_ub"
          }
        },
        "connections":[
          ["self.clk","_U100.clk"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read.0","_U100.in"],
          ["self.clk","_U105.clk"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read.0","_U105.in"],
          ["self.clk","_U110.clk"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read.0","_U110.in"],
          ["self.clk","_U115.clk"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U115.in"],
          ["self.clk","_U120.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read.0","_U120.in"],
          ["self.clk","_U125.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read.0","_U125.in"],
          ["self.clk","_U130.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read.0","_U130.in"],
          ["self.clk","_U135.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read.0","_U135.in"],
          ["self.clk","_U95.clk"],
          ["self.hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read.0","_U95.in"],
          ["self.clk","dw_conv_stencil.clk"],
          ["op_hcompute_dw_conv_stencil_4.dw_conv_stencil_op_hcompute_dw_conv_stencil_4_write","dw_conv_stencil.op_hcompute_dw_conv_stencil_4_write"],
          ["op_hcompute_dw_conv_stencil_5.dw_conv_stencil_op_hcompute_dw_conv_stencil_5_write","dw_conv_stencil.op_hcompute_dw_conv_stencil_5_write"],
          ["op_hcompute_dw_conv_stencil_6.dw_conv_stencil_op_hcompute_dw_conv_stencil_6_write","dw_conv_stencil.op_hcompute_dw_conv_stencil_6_write"],
          ["op_hcompute_dw_conv_stencil_7.dw_conv_stencil_op_hcompute_dw_conv_stencil_7_write","dw_conv_stencil.op_hcompute_dw_conv_stencil_7_write"],
          ["op_hcompute_pw_conv_reduction_stencil_3.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_3_read","dw_conv_stencil.op_hcompute_pw_conv_reduction_stencil_3_read"],
          ["op_hcompute_pw_conv_reduction_stencil_4.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_4_read","dw_conv_stencil.op_hcompute_pw_conv_reduction_stencil_4_read"],
          ["op_hcompute_pw_conv_reduction_stencil_5.dw_conv_stencil_op_hcompute_pw_conv_reduction_stencil_5_read","dw_conv_stencil.op_hcompute_pw_conv_reduction_stencil_5_read"],
          ["self.reset","dw_conv_stencil.reset"],
          ["self.clk","dw_conv_stencil_clkwrk_dsa11.clk"],
          ["op_hcompute_dw_conv_stencil_1.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_1_write","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_1_write"],
          ["op_hcompute_dw_conv_stencil_2.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_2_write","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_2_write"],
          ["op_hcompute_dw_conv_stencil_3.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_3_write","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_3_write"],
          ["op_hcompute_dw_conv_stencil_4.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_4_read","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_4_read"],
          ["op_hcompute_dw_conv_stencil_5.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_5_read","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_5_read"],
          ["op_hcompute_dw_conv_stencil_6.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_6_read","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_6_read"],
          ["op_hcompute_dw_conv_stencil_7.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_7_read","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_7_read"],
          ["op_hcompute_dw_conv_stencil.dw_conv_stencil_clkwrk_dsa11_op_hcompute_dw_conv_stencil_write","dw_conv_stencil_clkwrk_dsa11.op_hcompute_dw_conv_stencil_write"],
          ["self.reset","dw_conv_stencil_clkwrk_dsa11.reset"],
          ["self.clk","hw_filter_dw_global_wrapper_stencil.clk"],
          ["op_hcompute_dw_conv_stencil_4.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read","hw_filter_dw_global_wrapper_stencil.op_hcompute_dw_conv_stencil_4_read"],
          ["op_hcompute_dw_conv_stencil_5.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read","hw_filter_dw_global_wrapper_stencil.op_hcompute_dw_conv_stencil_5_read"],
          ["op_hcompute_dw_conv_stencil_6.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read","hw_filter_dw_global_wrapper_stencil.op_hcompute_dw_conv_stencil_6_read"],
          ["op_hcompute_dw_conv_stencil_7.hw_filter_dw_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read","hw_filter_dw_global_wrapper_stencil.op_hcompute_dw_conv_stencil_7_read"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write","hw_filter_dw_global_wrapper_stencil.op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write","hw_filter_dw_global_wrapper_stencil.op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write","hw_filter_dw_global_wrapper_stencil.op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil.hw_filter_dw_global_wrapper_stencil_op_hcompute_hw_filter_dw_global_wrapper_stencil_write","hw_filter_dw_global_wrapper_stencil.op_hcompute_hw_filter_dw_global_wrapper_stencil_write"],
          ["self.reset","hw_filter_dw_global_wrapper_stencil.reset"],
          ["self.clk","hw_filter_pw_global_wrapper_stencil.clk"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil.hw_filter_pw_global_wrapper_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_write","hw_filter_pw_global_wrapper_stencil.op_hcompute_hw_filter_pw_global_wrapper_stencil_write"],
          ["op_hcompute_pw_conv_reduction_stencil_3.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_3_read","hw_filter_pw_global_wrapper_stencil.op_hcompute_pw_conv_reduction_stencil_3_read"],
          ["op_hcompute_pw_conv_reduction_stencil_4.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_4_read","hw_filter_pw_global_wrapper_stencil.op_hcompute_pw_conv_reduction_stencil_4_read"],
          ["op_hcompute_pw_conv_reduction_stencil_5.hw_filter_pw_global_wrapper_stencil_op_hcompute_pw_conv_reduction_stencil_5_read","hw_filter_pw_global_wrapper_stencil.op_hcompute_pw_conv_reduction_stencil_5_read"],
          ["self.reset","hw_filter_pw_global_wrapper_stencil.reset"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["op_hcompute_dw_conv_stencil_4.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_4_read","hw_input_global_wrapper_stencil.op_hcompute_dw_conv_stencil_4_read"],
          ["op_hcompute_dw_conv_stencil_5.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_5_read","hw_input_global_wrapper_stencil.op_hcompute_dw_conv_stencil_5_read"],
          ["op_hcompute_dw_conv_stencil_6.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_6_read","hw_input_global_wrapper_stencil.op_hcompute_dw_conv_stencil_6_read"],
          ["op_hcompute_dw_conv_stencil_7.hw_input_global_wrapper_stencil_op_hcompute_dw_conv_stencil_7_read","hw_input_global_wrapper_stencil.op_hcompute_dw_conv_stencil_7_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_1_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_1_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_2_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_3_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_3_write"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["self.reset","hw_input_global_wrapper_stencil.reset"],
          ["self.clk","op_hcompute_dw_conv_stencil.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_1.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_2.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_3.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_4.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_5.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_6.clk"],
          ["self.clk","op_hcompute_dw_conv_stencil_7.clk"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read","op_hcompute_hw_filter_dw_global_wrapper_stencil.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_1.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read","op_hcompute_hw_filter_dw_global_wrapper_stencil_1.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.stencil_valid","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["self.hw_filter_dw_stencil_clkwrk_1_op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_en","op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_2.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read","op_hcompute_hw_filter_dw_global_wrapper_stencil_2.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.stencil_valid","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["self.hw_filter_dw_stencil_clkwrk_2_op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_en","op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_3.clk"],
          ["self.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read","op_hcompute_hw_filter_dw_global_wrapper_stencil_3.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.stencil_valid","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.clk"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.flush"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.rst_n"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_port_controller.stencil_valid"],
          ["self.hw_filter_dw_stencil_clkwrk_3_op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_en","op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start.out"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_filter_dw_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_dw_global_wrapper_stencil_write_start.in","op_hcompute_hw_filter_dw_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_filter_dw_stencil_clkwrk_0_op_hcompute_hw_filter_dw_global_wrapper_stencil_read_en","op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil.clk"],
          ["self.hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read","op_hcompute_hw_filter_pw_global_wrapper_stencil.hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_filter_pw_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_filter_pw_global_wrapper_stencil_write_start.in","op_hcompute_hw_filter_pw_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_filter_pw_stencil_op_hcompute_hw_filter_pw_global_wrapper_stencil_read_en","op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_1.clk"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read","op_hcompute_hw_input_global_wrapper_stencil_1.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_1_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_1_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_5_op_hcompute_hw_input_global_wrapper_stencil_1_read_en","op_hcompute_hw_input_global_wrapper_stencil_1_read_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_2.clk"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read","op_hcompute_hw_input_global_wrapper_stencil_2.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_2_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_2_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_6_op_hcompute_hw_input_global_wrapper_stencil_2_read_en","op_hcompute_hw_input_global_wrapper_stencil_2_read_start.out"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_3.clk"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read","op_hcompute_hw_input_global_wrapper_stencil_3.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_3_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_3_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_3_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_7_op_hcompute_hw_input_global_wrapper_stencil_3_read_en","op_hcompute_hw_input_global_wrapper_stencil_3_read_start.out"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_input_stencil_clkwrk_4_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write"],
          ["pw_conv_reduction_stencil.op_hcompute_hw_output_stencil_read","op_hcompute_hw_output_stencil.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_read"],
          ["self.clk","op_hcompute_hw_output_stencil_1.clk"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write","op_hcompute_hw_output_stencil_1.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write"],
          ["pw_conv_reduction_stencil.op_hcompute_hw_output_stencil_1_read","op_hcompute_hw_output_stencil_1.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_1_read"],
          ["op_hcompute_hw_output_stencil_1_port_controller.stencil_valid","op_hcompute_hw_output_stencil_1_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_1_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_1_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_1_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_1_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_1_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_1_read_start.in","op_hcompute_hw_output_stencil_1_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_1_write_start.in","op_hcompute_hw_output_stencil_1_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_9_op_hcompute_hw_output_stencil_1_write_valid","op_hcompute_hw_output_stencil_1_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_2.clk"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write","op_hcompute_hw_output_stencil_2.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write"],
          ["pw_conv_reduction_stencil.op_hcompute_hw_output_stencil_2_read","op_hcompute_hw_output_stencil_2.pw_conv_reduction_stencil_op_hcompute_hw_output_stencil_2_read"],
          ["op_hcompute_hw_output_stencil_2_port_controller.stencil_valid","op_hcompute_hw_output_stencil_2_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_2_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_2_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_2_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_2_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_2_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_2_read_start.in","op_hcompute_hw_output_stencil_2_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_2_write_start.in","op_hcompute_hw_output_stencil_2_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_10_op_hcompute_hw_output_stencil_2_write_valid","op_hcompute_hw_output_stencil_2_write_start.out"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_clkwrk_8_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12.op_hcompute_pw_conv_reduction_stencil_write","op_hcompute_pw_conv_reduction_stencil.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_write"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil_1.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12.op_hcompute_pw_conv_reduction_stencil_1_write","op_hcompute_pw_conv_reduction_stencil_1.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_1_write"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil_2.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12.op_hcompute_pw_conv_reduction_stencil_2_write","op_hcompute_pw_conv_reduction_stencil_2.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_2_write"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil_3.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12.op_hcompute_pw_conv_reduction_stencil_3_read","op_hcompute_pw_conv_reduction_stencil_3.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_3_read"],
          ["pw_conv_reduction_stencil.op_hcompute_pw_conv_reduction_stencil_3_write","op_hcompute_pw_conv_reduction_stencil_3.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_3_write"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil_4.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12.op_hcompute_pw_conv_reduction_stencil_4_read","op_hcompute_pw_conv_reduction_stencil_4.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_4_read"],
          ["pw_conv_reduction_stencil.op_hcompute_pw_conv_reduction_stencil_4_write","op_hcompute_pw_conv_reduction_stencil_4.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_4_write"],
          ["self.clk","op_hcompute_pw_conv_reduction_stencil_5.clk"],
          ["pw_conv_reduction_stencil_clkwrk_dsa12.op_hcompute_pw_conv_reduction_stencil_5_read","op_hcompute_pw_conv_reduction_stencil_5.pw_conv_reduction_stencil_clkwrk_dsa12_op_hcompute_pw_conv_reduction_stencil_5_read"],
          ["pw_conv_reduction_stencil.op_hcompute_pw_conv_reduction_stencil_5_write","op_hcompute_pw_conv_reduction_stencil_5.pw_conv_reduction_stencil_op_hcompute_pw_conv_reduction_stencil_5_write"],
          ["self.clk","pw_conv_reduction_stencil.clk"],
          ["self.reset","pw_conv_reduction_stencil.reset"],
          ["self.clk","pw_conv_reduction_stencil_clkwrk_dsa12.clk"],
          ["self.reset","pw_conv_reduction_stencil_clkwrk_dsa12.reset"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_exe_start_pt__U128":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_read_start_pt__U127":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_1_write_start_pt__U129":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_exe_start_pt__U123":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_read_start_pt__U122":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_2_write_start_pt__U124":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_exe_start_pt__U118":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_read_start_pt__U117":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_3_write_start_pt__U119":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_exe_start_pt__U133":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_read_start_pt__U132":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_dw_global_wrapper_stencil_write_start_pt__U134":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_exe_start_pt__U93":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_read_start_pt__U92":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_filter_pw_global_wrapper_stencil_write_start_pt__U94":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_exe_start_pt__U108":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_read_start_pt__U107":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_1_write_start_pt__U109":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_exe_start_pt__U103":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_read_start_pt__U102":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_2_write_start_pt__U104":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_exe_start_pt__U98":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_read_start_pt__U97":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_3_write_start_pt__U99":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U113":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U112":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U114":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_pt__U85":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_pt__U84":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_pt__U86":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_pt__U81":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_pt__U80":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_pt__U82":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U89":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U88":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U90":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "pw_conv_reduction_stencil_clkwrk_dsa12_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_3_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_3_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_4_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_4_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_5_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_pw_conv_reduction_stencil_5_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_pw_conv_reduction_stencil_4_read.0","self.op_hcompute_pw_conv_reduction_stencil_1_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_read.0","self.op_hcompute_pw_conv_reduction_stencil_2_write.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_write.0","self.op_hcompute_pw_conv_reduction_stencil_3_read.0"]
        ]
      },
      "pw_conv_reduction_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_pw_conv_reduction_stencil_3_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_3_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_4_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_4_write_extra_ctrl","BitIn"],
          ["op_hcompute_pw_conv_reduction_stencil_5_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_pw_conv_reduction_stencil_5_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_pw_conv_reduction_stencil_4_write.0","self.op_hcompute_hw_output_stencil_1_read.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_5_write.0","self.op_hcompute_hw_output_stencil_2_read.0"],
          ["self.op_hcompute_pw_conv_reduction_stencil_3_write.0","self.op_hcompute_hw_output_stencil_read.0"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
