#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000029cadd79fe0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000029cadd55e60 .scope module, "uart_echo_tb" "uart_echo_tb" 3 3;
 .timescale -9 -12;
P_0000029cadd42e70 .param/l "BAUD_RATE" 1 3 6, +C4<00000000000000000000000000000001>;
P_0000029cadd42ea8 .param/l "CLK_FREQ" 1 3 5, +C4<00000000000000000000000000001000>;
v0000029cadddbd70_0 .var "i_clk", 0 0;
v0000029cadddc950_0 .var "i_reset_n", 0 0;
v0000029cadddb230_0 .var "i_uart_rx", 0 0;
v0000029cadddce50_0 .net "i_uart_tx", 0 0, v0000029caddda940_0;  1 drivers
v0000029cadddbe10_0 .var "send_byte", 7 0;
S_0000029cadd55ff0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 50, 3 50 0, S_0000029cadd55e60;
 .timescale -9 -12;
v0000029cadd84850_0 .var/2s "i", 31 0;
E_0000029cadd77300 .event posedge, v0000029cadd83ef0_0;
S_0000029cadd3f860 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 57, 3 57 0, S_0000029cadd55e60;
 .timescale -9 -12;
v0000029cadd84df0_0 .var/2s "i", 31 0;
S_0000029cadd3f9f0 .scope module, "dut" "uart_echo_colorlight_i9" 3 18, 4 1 0, S_0000029cadd55e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_50mhz";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "uart_rx";
    .port_info 3 /OUTPUT 1 "uart_tx";
    .port_info 4 /INPUT 1 "botao_a";
    .port_info 5 /INPUT 1 "botao_b";
P_0000029cadd77b40 .param/l "HEADER_BYTE" 1 4 110, C4<10101010>;
enum0000029cadd683a0 .enum4 (2)
   "WAIT_HEADER" 2'b00,
   "ECHO_DATA" 2'b01
 ;
v0000029caddda300_0 .var "bitcrusher_out", 7 0;
o0000029cadd87e08 .functor BUFZ 1, C4<z>; HiZ drive
v0000029cadddab20_0 .net "botao_a", 0 0, o0000029cadd87e08;  0 drivers
o0000029cadd87e38 .functor BUFZ 1, C4<z>; HiZ drive
v0000029caddda620_0 .net "botao_b", 0 0, o0000029cadd87e38;  0 drivers
v0000029cadddabc0_0 .net "clipping_byte", 7 0, L_0000029cadd623c0;  1 drivers
v0000029caddda4e0_0 .net "clk_50mhz", 0 0, v0000029cadddbd70_0;  1 drivers
v0000029caddd9360_0 .var "filter_select", 7 0;
v0000029caddd9540_0 .var "header_received", 0 0;
v0000029caddda3a0_0 .var "reset_counter", 7 0;
v0000029cadddaf80_0 .net "reset_n", 0 0, v0000029cadddc950_0;  1 drivers
v0000029caddd95e0_0 .var "reset_n_internal", 0 0;
v0000029cadddb020_0 .net "rx_byte", 7 0, v0000029cadd84350_0;  1 drivers
v0000029caddd97c0_0 .net "rx_dv", 0 0, v0000029cadd842b0_0;  1 drivers
v0000029cadddad00_0 .net "rx_filtered_byte", 7 0, L_0000029cadddc270;  1 drivers
v0000029cadddada0_0 .net "rx_filtered_dv", 0 0, L_0000029cadd62040;  1 drivers
v0000029cadddae40_0 .var "state", 1 0;
v0000029cadddaee0_0 .net "tx_active", 0 0, v0000029caddd99a0_0;  1 drivers
v0000029caddd9220_0 .var "tx_byte", 7 0;
v0000029caddd92c0_0 .net "tx_done", 0 0, v0000029caddd9a40_0;  1 drivers
v0000029caddd9860_0 .var "tx_dv", 0 0;
v0000029cadddb9b0_0 .net "uart_rx", 0 0, v0000029cadddb230_0;  1 drivers
v0000029cadddb870_0 .net "uart_tx", 0 0, v0000029caddda940_0;  alias, 1 drivers
E_0000029cadd78b40/0 .event anyedge, v0000029cadddab20_0, v0000029cadd848f0_0, v0000029caddda620_0, v0000029caddda300_0;
E_0000029cadd78b40/1 .event anyedge, v0000029cadd84a30_0;
E_0000029cadd78b40 .event/or E_0000029cadd78b40/0, E_0000029cadd78b40/1;
S_0000029cadd2f3a0 .scope module, "eff_1_inst" "eff_1" 4 70, 5 1 0, S_0000029cadd3f9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 8 "receive_byte";
    .port_info 3 /OUTPUT 8 "clipping_byte";
P_0000029cadd78580 .param/l "CLK_FREQ" 0 5 2, +C4<00000010111110101111000010000000>;
L_0000029cadd623c0 .functor BUFZ 8, v0000029cadd84990_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000029cadd84d50_0 .var "CLIP_LEVEL", 7 0;
v0000029cadd848f0_0 .net "clipping_byte", 7 0, L_0000029cadd623c0;  alias, 1 drivers
v0000029cadd84990_0 .var "clipping_get", 7 0;
v0000029cadd83ef0_0 .net "i_clk", 0 0, v0000029cadddbd70_0;  alias, 1 drivers
v0000029cadd83f90_0 .net "i_rst_n", 0 0, v0000029cadddc950_0;  alias, 1 drivers
v0000029cadd84a30_0 .net "receive_byte", 7 0, v0000029cadd84350_0;  alias, 1 drivers
S_0000029cadd2f530 .scope module, "uart_inst" "uart_top" 4 53, 6 14 0, S_0000029cadd3f9f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_uart_rx";
    .port_info 3 /OUTPUT 1 "o_uart_tx";
    .port_info 4 /INPUT 1 "i_tx_dv";
    .port_info 5 /INPUT 8 "i_tx_byte";
    .port_info 6 /OUTPUT 1 "o_tx_active";
    .port_info 7 /OUTPUT 1 "o_tx_done";
    .port_info 8 /OUTPUT 1 "o_rx_dv";
    .port_info 9 /OUTPUT 8 "o_rx_byte";
    .port_info 10 /OUTPUT 1 "o_rx_filtered_dv";
    .port_info 11 /OUTPUT 8 "o_rx_filtered_byte";
P_0000029cadd7a170 .param/l "BAUD_RATE" 0 6 16, +C4<00000000000000011100001000000000>;
P_0000029cadd7a1a8 .param/l "CLKS_PER_BIT" 1 6 40, +C4<00000000000000000000000110110010>;
P_0000029cadd7a1e0 .param/l "CLK_FREQ_HZ" 0 6 15, +C4<00000010111110101111000010000000>;
v0000029caddda6c0_0 .net "i_clk", 0 0, v0000029cadddbd70_0;  alias, 1 drivers
v0000029caddd9ae0_0 .net "i_rst_n", 0 0, v0000029caddd95e0_0;  1 drivers
v0000029caddd9900_0 .net "i_tx_byte", 7 0, v0000029caddd9220_0;  1 drivers
v0000029caddd9c20_0 .net "i_tx_dv", 0 0, v0000029caddd9860_0;  1 drivers
v0000029caddd9cc0_0 .net "i_uart_rx", 0 0, v0000029cadddb230_0;  alias, 1 drivers
v0000029caddda1c0_0 .net "o_rx_byte", 7 0, v0000029cadd84350_0;  alias, 1 drivers
v0000029caddd9d60_0 .net "o_rx_dv", 0 0, v0000029cadd842b0_0;  alias, 1 drivers
v0000029caddd9f40_0 .net "o_rx_filtered_byte", 7 0, L_0000029cadddc270;  alias, 1 drivers
v0000029caddda080_0 .net "o_rx_filtered_dv", 0 0, L_0000029cadd62040;  alias, 1 drivers
v0000029caddd94a0_0 .net "o_tx_active", 0 0, v0000029caddd99a0_0;  alias, 1 drivers
v0000029caddda260_0 .net "o_tx_done", 0 0, v0000029caddd9a40_0;  alias, 1 drivers
v0000029caddda120_0 .net "o_uart_tx", 0 0, v0000029caddda940_0;  alias, 1 drivers
S_0000029cadd3dde0 .scope module, "lpf_inst" "lpf_byte" 6 69, 6 81 0, S_0000029cadd2f530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_valid";
    .port_info 3 /INPUT 8 "i_data";
    .port_info 4 /OUTPUT 8 "o_filtered";
    .port_info 5 /OUTPUT 1 "o_valid";
P_0000029cadd786c0 .param/l "ALPHA_SHIFT" 0 6 82, +C4<00000000000000000000000000000011>;
L_0000029cadd62040 .functor BUFZ 1, v0000029cadd843f0_0, C4<0>, C4<0>, C4<0>;
v0000029cadd84490_0 .var "acc", 10 0;
v0000029cadd845d0_0 .net "i_clk", 0 0, v0000029cadddbd70_0;  alias, 1 drivers
v0000029cadd84530_0 .net "i_data", 7 0, v0000029cadd84350_0;  alias, 1 drivers
v0000029cadd84670_0 .net "i_rst_n", 0 0, v0000029caddd95e0_0;  alias, 1 drivers
v0000029cadd84ad0_0 .net "i_valid", 0 0, v0000029cadd842b0_0;  alias, 1 drivers
v0000029cadd84710_0 .net "o_filtered", 7 0, L_0000029cadddc270;  alias, 1 drivers
v0000029cadd84b70_0 .net "o_valid", 0 0, L_0000029cadd62040;  alias, 1 drivers
v0000029cadd843f0_0 .var "valid_d", 0 0;
E_0000029cadd78600/0 .event negedge, v0000029cadd84670_0;
E_0000029cadd78600/1 .event posedge, v0000029cadd83ef0_0;
E_0000029cadd78600 .event/or E_0000029cadd78600/0, E_0000029cadd78600/1;
L_0000029cadddc270 .part v0000029cadd84490_0, 3, 8;
S_0000029cadd3df70 .scope module, "uart_rx_inst" "uart_rx" 6 58, 7 9 0, S_0000029cadd2f530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_rx_serial";
    .port_info 3 /OUTPUT 1 "o_rx_dv";
    .port_info 4 /OUTPUT 8 "o_rx_byte";
P_0000029cadd3e100 .param/l "BAUD_RATE" 0 7 12, +C4<00000000000000011100001000000000>;
P_0000029cadd3e138 .param/l "CLKS_PER_BIT" 0 7 10, +C4<00000000000000000000000110110010>;
P_0000029cadd3e170 .param/l "CLK_FREQ_HZ" 0 7 11, +C4<00000010111110101111000010000000>;
enum0000029cadd68e70 .enum4 (3)
   "IDLE" 3'b000,
   "START_BIT" 3'b001,
   "DATA_BITS" 3'b010,
   "STOP_BIT" 3'b011,
   "CLEANUP" 3'b100,
   "WAIT_IDLE" 3'b101
 ;
v0000029cadd84c10_0 .var "bit_index", 2 0;
v0000029cadd84cb0_0 .var "clk_count", 8 0;
v0000029cadd84030_0 .var "frame_valid", 0 0;
v0000029cadd84210_0 .net "i_clk", 0 0, v0000029cadddbd70_0;  alias, 1 drivers
v0000029cadd84170_0 .net "i_rst_n", 0 0, v0000029caddd95e0_0;  alias, 1 drivers
v0000029cadd840d0_0 .net "i_rx_serial", 0 0, v0000029cadddb230_0;  alias, 1 drivers
v0000029cadd84350_0 .var "o_rx_byte", 7 0;
v0000029cadd842b0_0 .var "o_rx_dv", 0 0;
v0000029caddd9680_0 .var "rx_byte", 7 0;
v0000029caddda760_0 .var "rx_data_r1", 0 0;
v0000029caddda800_0 .var "rx_data_r2", 0 0;
v0000029caddd9b80_0 .var "rx_data_r3", 0 0;
v0000029caddd9720_0 .var "rx_filtered", 0 0;
v0000029caddd9400_0 .var "rx_line_was_high", 0 0;
v0000029caddda580_0 .var "state", 2 0;
E_0000029cadd78d40 .event anyedge, v0000029caddda760_0, v0000029caddda800_0, v0000029caddd9b80_0;
S_0000029cadd61b70 .scope module, "uart_tx_inst" "uart_tx" 6 45, 8 9 0, S_0000029cadd2f530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_tx_dv";
    .port_info 3 /INPUT 8 "i_tx_byte";
    .port_info 4 /OUTPUT 1 "o_tx_serial";
    .port_info 5 /OUTPUT 1 "o_tx_active";
    .port_info 6 /OUTPUT 1 "o_tx_done";
P_0000029cadd3e1b0 .param/l "BAUD_RATE" 0 8 12, +C4<00000000000000011100001000000000>;
P_0000029cadd3e1e8 .param/l "CLKS_PER_BIT" 0 8 13, +C4<00000000000000000000000110110010>;
P_0000029cadd3e220 .param/l "CLK_FREQ" 0 8 11, +C4<00000010111110101111000010000000>;
enum0000029cadd68aa0 .enum4 (3)
   "IDLE" 3'b000,
   "START_BIT" 3'b001,
   "DATA_BITS" 3'b010,
   "STOP_BIT" 3'b011
 ;
v0000029caddd9fe0_0 .var "bit_index", 2 0;
v0000029caddda8a0_0 .var "clk_count", 8 0;
v0000029caddd9ea0_0 .net "i_clk", 0 0, v0000029cadddbd70_0;  alias, 1 drivers
v0000029caddd9e00_0 .net "i_rst_n", 0 0, v0000029caddd95e0_0;  alias, 1 drivers
v0000029caddda440_0 .net "i_tx_byte", 7 0, v0000029caddd9220_0;  alias, 1 drivers
v0000029cadddb0c0_0 .net "i_tx_dv", 0 0, v0000029caddd9860_0;  alias, 1 drivers
v0000029caddd99a0_0 .var "o_tx_active", 0 0;
v0000029caddd9a40_0 .var "o_tx_done", 0 0;
v0000029caddda940_0 .var "o_tx_serial", 0 0;
v0000029cadddaa80_0 .var "state", 2 0;
v0000029caddda9e0_0 .var "tx_data", 7 0;
v0000029cadddac60_0 .var "tx_dv_latched", 0 0;
    .scope S_0000029cadd61b70;
T_0 ;
    %wait E_0000029cadd78600;
    %load/vec4 v0000029caddd9e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029cadddaa80_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000029caddda8a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029caddd9fe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029caddda9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029caddda940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029caddd99a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029caddd9a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029cadddac60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029caddd9a40_0, 0;
    %load/vec4 v0000029cadddaa80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029cadddaa80_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029caddda940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029caddd99a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000029caddda8a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029caddd9fe0_0, 0;
    %load/vec4 v0000029cadddb0c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.10, 9;
    %load/vec4 v0000029cadddac60_0;
    %nor/r;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0000029caddda440_0;
    %assign/vec4 v0000029caddda9e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029cadddac60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029caddd99a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000029cadddaa80_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029cadddac60_0, 0;
T_0.9 ;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029caddda940_0, 0;
    %load/vec4 v0000029caddda8a0_0;
    %pad/u 32;
    %cmpi/u 433, 0, 32;
    %jmp/0xz  T_0.11, 5;
    %load/vec4 v0000029caddda8a0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000029caddda8a0_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000029caddda8a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000029cadddaa80_0, 0;
T_0.12 ;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0000029caddda9e0_0;
    %load/vec4 v0000029caddd9fe0_0;
    %part/u 1;
    %assign/vec4 v0000029caddda940_0, 0;
    %load/vec4 v0000029caddda8a0_0;
    %pad/u 32;
    %cmpi/u 433, 0, 32;
    %jmp/0xz  T_0.13, 5;
    %load/vec4 v0000029caddda8a0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000029caddda8a0_0, 0;
    %jmp T_0.14;
T_0.13 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000029caddda8a0_0, 0;
    %load/vec4 v0000029caddd9fe0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_0.15, 5;
    %load/vec4 v0000029caddd9fe0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000029caddd9fe0_0, 0;
    %jmp T_0.16;
T_0.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029caddd9fe0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000029cadddaa80_0, 0;
T_0.16 ;
T_0.14 ;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029caddda940_0, 0;
    %load/vec4 v0000029caddda8a0_0;
    %pad/u 32;
    %cmpi/u 433, 0, 32;
    %jmp/0xz  T_0.17, 5;
    %load/vec4 v0000029caddda8a0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000029caddda8a0_0, 0;
    %jmp T_0.18;
T_0.17 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000029caddda8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029caddd9a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029caddd99a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029cadddaa80_0, 0;
T_0.18 ;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000029cadd3df70;
T_1 ;
    %wait E_0000029cadd78600;
    %load/vec4 v0000029cadd84170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029caddda760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029caddda800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029caddd9b80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000029cadd840d0_0;
    %assign/vec4 v0000029caddda760_0, 0;
    %load/vec4 v0000029caddda760_0;
    %assign/vec4 v0000029caddda800_0, 0;
    %load/vec4 v0000029caddda800_0;
    %assign/vec4 v0000029caddd9b80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000029cadd3df70;
T_2 ;
Ewait_0 .event/or E_0000029cadd78d40, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0000029caddda760_0;
    %load/vec4 v0000029caddda800_0;
    %and;
    %load/vec4 v0000029caddda800_0;
    %load/vec4 v0000029caddd9b80_0;
    %and;
    %or;
    %load/vec4 v0000029caddda760_0;
    %load/vec4 v0000029caddd9b80_0;
    %and;
    %or;
    %store/vec4 v0000029caddd9720_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000029cadd3df70;
T_3 ;
    %wait E_0000029cadd78600;
    %load/vec4 v0000029cadd84170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029caddda580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029cadd842b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029cadd84350_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000029cadd84cb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029cadd84c10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029caddd9680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029caddd9400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029cadd84030_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000029caddda580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029caddda580_0, 0;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029cadd842b0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000029cadd84cb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029cadd84c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029cadd84030_0, 0;
    %load/vec4 v0000029caddd9720_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029caddd9400_0, 0;
T_3.10 ;
    %load/vec4 v0000029caddd9720_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_3.14, 4;
    %load/vec4 v0000029caddd9400_0;
    %and;
T_3.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000029caddda580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029caddd9400_0, 0;
T_3.12 ;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v0000029cadd84cb0_0;
    %pad/u 32;
    %cmpi/u 433, 0, 32;
    %jmp/0xz  T_3.15, 5;
    %load/vec4 v0000029cadd84cb0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000029cadd84cb0_0, 0;
    %load/vec4 v0000029cadd84cb0_0;
    %pad/u 32;
    %cmpi/e 217, 0, 32;
    %jmp/0xz  T_3.17, 4;
    %load/vec4 v0000029caddd9720_0;
    %cmpi/ne 0, 0, 1;
    %jmp/0xz  T_3.19, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029cadd84030_0, 0;
T_3.19 ;
T_3.17 ;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000029cadd84cb0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000029caddda580_0, 0;
T_3.16 ;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0000029cadd84cb0_0;
    %pad/u 32;
    %cmpi/u 433, 0, 32;
    %jmp/0xz  T_3.21, 5;
    %load/vec4 v0000029cadd84cb0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000029cadd84cb0_0, 0;
    %load/vec4 v0000029cadd84cb0_0;
    %pad/u 32;
    %cmpi/e 213, 0, 32;
    %jmp/0xz  T_3.23, 4;
    %load/vec4 v0000029caddd9720_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000029cadd84c10_0;
    %assign/vec4/off/d v0000029caddd9680_0, 4, 5;
T_3.23 ;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000029cadd84cb0_0, 0;
    %load/vec4 v0000029cadd84c10_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_3.25, 5;
    %load/vec4 v0000029cadd84c10_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000029cadd84c10_0, 0;
    %jmp T_3.26;
T_3.25 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029cadd84c10_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000029caddda580_0, 0;
T_3.26 ;
T_3.22 ;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0000029cadd84cb0_0;
    %pad/u 32;
    %cmpi/u 433, 0, 32;
    %jmp/0xz  T_3.27, 5;
    %load/vec4 v0000029cadd84cb0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000029cadd84cb0_0, 0;
    %load/vec4 v0000029cadd84cb0_0;
    %pad/u 32;
    %cmpi/e 217, 0, 32;
    %jmp/0xz  T_3.29, 4;
    %load/vec4 v0000029cadd84030_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.33, 9;
    %load/vec4 v0000029caddd9720_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029cadd842b0_0, 0;
    %load/vec4 v0000029caddd9680_0;
    %assign/vec4 v0000029cadd84350_0, 0;
    %jmp T_3.32;
T_3.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029cadd842b0_0, 0;
T_3.32 ;
T_3.29 ;
    %jmp T_3.28;
T_3.27 ;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000029cadd84cb0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000029caddda580_0, 0;
T_3.28 ;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000029caddda580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029cadd842b0_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0000029caddd9720_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000029caddda580_0, 0;
T_3.34 ;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000029cadd3dde0;
T_4 ;
    %wait E_0000029cadd78600;
    %load/vec4 v0000029cadd84670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000029cadd84490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029cadd843f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000029cadd84ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000029cadd84490_0;
    %load/vec4 v0000029cadd84530_0;
    %pad/u 11;
    %load/vec4 v0000029cadd84490_0;
    %parti/s 8, 3, 3;
    %pad/u 11;
    %sub;
    %add;
    %assign/vec4 v0000029cadd84490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029cadd843f0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029cadd843f0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000029cadd2f3a0;
T_5 ;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v0000029cadd84d50_0, 0, 8;
    %end;
    .thread T_5, $init;
    .scope S_0000029cadd2f3a0;
T_6 ;
    %wait E_0000029cadd77300;
    %load/vec4 v0000029cadd84d50_0;
    %load/vec4 v0000029cadd84a30_0;
    %cmp/u;
    %jmp/0xz  T_6.0, 5;
    %load/vec4 v0000029cadd84d50_0;
    %assign/vec4 v0000029cadd84990_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000029cadd84a30_0;
    %load/vec4 v0000029cadd84d50_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %cmp/u;
    %jmp/0xz  T_6.2, 5;
    %load/vec4 v0000029cadd84d50_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %assign/vec4 v0000029cadd84990_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0000029cadd84a30_0;
    %assign/vec4 v0000029cadd84990_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000029cadd3f9f0;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029caddda3a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029caddd95e0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0000029cadd3f9f0;
T_8 ;
Ewait_1 .event/or E_0000029cadd78b40, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0000029cadddab20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000029cadddabc0_0;
    %store/vec4 v0000029caddd9360_0, 0, 8;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000029caddda620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000029caddda300_0;
    %store/vec4 v0000029caddd9360_0, 0, 8;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000029cadddb020_0;
    %store/vec4 v0000029caddd9360_0, 0, 8;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000029cadd3f9f0;
T_9 ;
    %wait E_0000029cadd77300;
    %load/vec4 v0000029caddda3a0_0;
    %cmpi/u 255, 0, 8;
    %jmp/0xz  T_9.0, 5;
    %load/vec4 v0000029caddda3a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000029caddda3a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029caddd95e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029caddd95e0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000029cadd3f9f0;
T_10 ;
    %wait E_0000029cadd78600;
    %load/vec4 v0000029caddd95e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000029cadddae40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029caddd9860_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029caddd9220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029caddd9540_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000029caddd9860_0, 0;
    %load/vec4 v0000029cadddae40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0000029caddd97c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.7, 9;
    %load/vec4 v0000029cadddb020_0;
    %pushi/vec4 170, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029caddd9540_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000029cadddae40_0, 0;
T_10.5 ;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0000029caddd97c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0000029cadddaee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000029caddd9860_0, 0;
    %load/vec4 v0000029caddd9360_0;
    %assign/vec4 v0000029caddd9220_0, 0;
T_10.10 ;
T_10.8 ;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000029cadd55e60;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029cadddbd70_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000029cadd55e60;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v0000029cadddbd70_0;
    %inv;
    %store/vec4 v0000029cadddbd70_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000029cadd55e60;
T_13 ;
    %vpi_call/w 3 31 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 32 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000029cadd55e60 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029cadddc950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029cadddb230_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029cadddc950_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_13.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.1, 5;
    %jmp/1 T_13.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000029cadd77300;
    %jmp T_13.0;
T_13.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029cadddb230_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_13.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.3, 5;
    %jmp/1 T_13.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000029cadd77300;
    %jmp T_13.2;
T_13.3 ;
    %pop/vec4 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000029cadddbe10_0, 0, 8;
    %fork t_1, S_0000029cadd55ff0;
    %jmp t_0;
    .scope S_0000029cadd55ff0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029cadd84850_0, 0, 32;
T_13.4 ;
    %load/vec4 v0000029cadd84850_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.5, 5;
    %load/vec4 v0000029cadddbe10_0;
    %load/vec4 v0000029cadd84850_0;
    %part/s 1;
    %store/vec4 v0000029cadddb230_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_13.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.7, 5;
    %jmp/1 T_13.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000029cadd77300;
    %jmp T_13.6;
T_13.7 ;
    %pop/vec4 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000029cadd84850_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000029cadd84850_0, 0, 32;
    %jmp T_13.4;
T_13.5 ;
    %end;
    .scope S_0000029cadd55e60;
t_0 %join;
    %pushi/vec4 157, 0, 8;
    %store/vec4 v0000029cadddbe10_0, 0, 8;
    %fork t_3, S_0000029cadd3f860;
    %jmp t_2;
    .scope S_0000029cadd3f860;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000029cadd84df0_0, 0, 32;
T_13.8 ;
    %load/vec4 v0000029cadd84df0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.9, 5;
    %load/vec4 v0000029cadddbe10_0;
    %load/vec4 v0000029cadd84df0_0;
    %part/s 1;
    %store/vec4 v0000029cadddb230_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_13.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.11, 5;
    %jmp/1 T_13.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000029cadd77300;
    %jmp T_13.10;
T_13.11 ;
    %pop/vec4 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000029cadd84df0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000029cadd84df0_0, 0, 32;
    %jmp T_13.8;
T_13.9 ;
    %end;
    .scope S_0000029cadd55e60;
t_2 %join;
    %pushi/vec4 100, 0, 32;
T_13.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_13.13, 5;
    %jmp/1 T_13.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000029cadd77300;
    %jmp T_13.12;
T_13.13 ;
    %pop/vec4 1;
    %vpi_call/w 3 68 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "uart_echo_tb.sv";
    "uart_echo_colorlight_i9.sv";
    "eff_1.sv";
    "uart_top.sv";
    "uart_rx.sv";
    "uart_tx.sv";
