
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v' to AST representation.
Generating RTLIL representation for module `\winograd_transform_0'.
Generating RTLIL representation for module `\winograd_adder_16_20_4'.
Generating RTLIL representation for module `\winograd_dsp_16'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: winograd_dsp_16     
root of   0 design levels: winograd_adder_16_20_4
root of   1 design levels: winograd_transform_0
Automatically selected winograd_transform_0 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \winograd_transform_0
Used module:     \winograd_adder_16_20_4
Used module:     \winograd_dsp_16

2.3. Analyzing design hierarchy..
Top module:  \winograd_transform_0
Used module:     \winograd_adder_16_20_4
Used module:     \winograd_dsp_16
Removed 0 unused modules.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data11x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data10x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA55.data9x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA45.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA45.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA45.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA45.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA35.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA35.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA35.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA35.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA25.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA25.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA25.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA25.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA15.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA15.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA15.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA15.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data11x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data10x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA05.data9x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA54.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA54.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA54.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA54.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA04.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA04.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA04.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA04.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA53.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA53.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA53.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA53.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA03.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA03.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA03.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA03.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA52.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA52.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA52.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA52.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA02.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA02.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA02.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA02.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA51.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA51.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA51.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA51.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA01.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA01.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA01.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA01.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data11x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data10x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA50.data9x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA40.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA40.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA40.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA40.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA30.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA30.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA30.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA30.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA20.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA20.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA20.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA20.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA10.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA10.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA10.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA10.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data15x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data14x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data13x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data12x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data11x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data10x from 32 bits to 16 bits.
Warning: Resizing cell port winograd_transform_0.winograd_adder_16_20_4_WA00.data9x from 32 bits to 16 bits.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 17 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1955$326 in module winograd_dsp_16.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1 in module winograd_transform_0.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 38 redundant assignments.
Promoted 133 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\winograd_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1955$326'.
     1/6: $0\resb_reg[15:0]
     2/6: $0\resa_reg[15:0]
     3/6: $0\by_reg[15:0]
     4/6: $0\ay_reg[15:0]
     5/6: $0\coefb[15:0]
     6/6: $0\coefa[15:0]
Creating decoders for process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1917$310'.
Creating decoders for process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
     1/44: $0\output_buffer_5_4[19:0]
     2/44: $0\output_buffer_4_4[19:0]
     3/44: $0\output_buffer_3_4[19:0]
     4/44: $0\output_buffer_2_4[19:0]
     5/44: $0\output_buffer_1_4[19:0]
     6/44: $0\output_buffer_0_4[19:0]
     7/44: $0\output_buffer_5_3[19:0]
     8/44: $0\output_buffer_4_3[19:0]
     9/44: $0\output_buffer_3_3[19:0]
    10/44: $0\output_buffer_2_3[19:0]
    11/44: $0\output_buffer_1_3[19:0]
    12/44: $0\output_buffer_0_3[19:0]
    13/44: $0\output_buffer_5_2[19:0]
    14/44: $0\output_buffer_4_2[19:0]
    15/44: $0\output_buffer_3_2[19:0]
    16/44: $0\output_buffer_2_2[19:0]
    17/44: $0\output_buffer_1_2[19:0]
    18/44: $0\output_buffer_0_2[19:0]
    19/44: $0\output_buffer_5_1[19:0]
    20/44: $0\output_buffer_4_1[19:0]
    21/44: $0\output_buffer_3_1[19:0]
    22/44: $0\output_buffer_2_1[19:0]
    23/44: $0\output_buffer_1_1[19:0]
    24/44: $0\output_buffer_0_1[19:0]
    25/44: $0\output_buffer_5_0[19:0]
    26/44: $0\output_buffer_4_0[19:0]
    27/44: $0\output_buffer_3_0[19:0]
    28/44: $0\output_buffer_2_0[19:0]
    29/44: $0\output_buffer_1_0[19:0]
    30/44: $0\output_buffer_0_0[19:0]
    31/44: $0\calculate[0:0]
    32/44: $0\input_buffer_count[2:0]
    33/44: $0\output_buffer_5_5[19:0]
    34/44: $0\input_buffer_5_5[15:0]
    35/44: $0\input_buffer_5_4[15:0]
    36/44: $0\input_buffer_5_3[15:0]
    37/44: $0\input_buffer_5_2[15:0]
    38/44: $0\input_buffer_5_1[15:0]
    39/44: $0\input_buffer_5_0[15:0]
    40/44: $0\output_buffer_4_5[19:0]
    41/44: $0\output_buffer_3_5[19:0]
    42/44: $0\output_buffer_2_5[19:0]
    43/44: $0\output_buffer_1_5[19:0]
    44/44: $0\output_buffer_0_5[19:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\winograd_dsp_16.\coefa' using process `\winograd_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1955$326'.
  created $dff cell `$procdff$549' with positive edge clock.
Creating register for signal `\winograd_dsp_16.\coefb' using process `\winograd_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1955$326'.
  created $dff cell `$procdff$550' with positive edge clock.
Creating register for signal `\winograd_dsp_16.\ay_reg' using process `\winograd_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1955$326'.
  created $dff cell `$procdff$551' with positive edge clock.
Creating register for signal `\winograd_dsp_16.\by_reg' using process `\winograd_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1955$326'.
  created $dff cell `$procdff$552' with positive edge clock.
Creating register for signal `\winograd_dsp_16.\resa_reg' using process `\winograd_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1955$326'.
  created $dff cell `$procdff$553' with positive edge clock.
Creating register for signal `\winograd_dsp_16.\resb_reg' using process `\winograd_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1955$326'.
  created $dff cell `$procdff$554' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_0' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1917$310'.
  created $dff cell `$procdff$555' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_1' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1917$310'.
  created $dff cell `$procdff$556' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_2' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1917$310'.
  created $dff cell `$procdff$557' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_3' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1917$310'.
  created $dff cell `$procdff$558' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_4' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1917$310'.
  created $dff cell `$procdff$559' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_5' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1917$310'.
  created $dff cell `$procdff$560' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_6' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1917$310'.
  created $dff cell `$procdff$561' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_0_7' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1917$310'.
  created $dff cell `$procdff$562' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_1_0' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1917$310'.
  created $dff cell `$procdff$563' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_1_1' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1917$310'.
  created $dff cell `$procdff$564' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_1_2' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1917$310'.
  created $dff cell `$procdff$565' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_1_3' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1917$310'.
  created $dff cell `$procdff$566' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_2_0' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1917$310'.
  created $dff cell `$procdff$567' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_2_1' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1917$310'.
  created $dff cell `$procdff$568' with positive edge clock.
Creating register for signal `\winograd_adder_16_20_4.\pipeline_3_0' using process `\winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1917$310'.
  created $dff cell `$procdff$569' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$570' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$571' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$572' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$573' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_0_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$574' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_0_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$575' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_0_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$576' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_0_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$577' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_0_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$578' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_0_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$579' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_0_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$580' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_0_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$581' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$582' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$583' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$584' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$585' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_1_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$586' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_1_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$587' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_1_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$588' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_1_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$589' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_1_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$590' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_1_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$591' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_1_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$592' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_1_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$593' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$594' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$595' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$596' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$597' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_2_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$598' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_2_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$599' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_2_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$600' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_2_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$601' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_2_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$602' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_2_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$603' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_2_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$604' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_2_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$605' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$606' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$607' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$608' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$609' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_3_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$610' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_3_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$611' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_3_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$612' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_3_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$613' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_3_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$614' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_3_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$615' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_3_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$616' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_3_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$617' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$618' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$619' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$620' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$621' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_4_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$622' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_4_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$623' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_4_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$624' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_4_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$625' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_4_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$626' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_4_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$627' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_4_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$628' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_4_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$629' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$630' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$631' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$632' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$633' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_5_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$634' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_5_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$635' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_5_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$636' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_5_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$637' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_5_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$638' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_5_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$639' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_5_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$640' with positive edge clock.
Creating register for signal `\winograd_transform_0.\output_buffer_5_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$641' with positive edge clock.
Creating register for signal `\winograd_transform_0.\calculate' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$642' with positive edge clock.
Creating register for signal `\winograd_transform_0.\calculate_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$643' with positive edge clock.
Creating register for signal `\winograd_transform_0.\calculate_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$644' with positive edge clock.
Creating register for signal `\winograd_transform_0.\calculate_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$645' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$646' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$647' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_2' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$648' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_3' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$649' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_4' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$650' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_5' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$651' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_6' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$652' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_7' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$653' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_8' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$654' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_9' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$655' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_10' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$656' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_11' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$657' with positive edge clock.
Creating register for signal `\winograd_transform_0.\valid_12' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$658' with positive edge clock.
Creating register for signal `\winograd_transform_0.\input_buffer_count' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$659' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$660' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$661' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$662' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$663' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$664' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$665' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$666' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$667' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$668' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$669' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$670' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_0_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$671' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$672' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$673' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$674' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$675' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$676' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$677' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$678' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$679' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$680' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$681' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$682' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_1_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$683' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$684' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$685' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$686' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$687' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$688' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$689' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$690' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$691' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$692' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$693' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$694' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_2_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$695' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$696' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$697' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$698' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$699' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$700' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$701' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$702' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$703' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$704' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$705' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$706' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_3_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$707' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$708' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$709' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$710' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$711' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$712' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$713' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$714' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$715' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$716' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$717' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$718' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_4_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$719' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_0_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$720' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_0_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$721' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_1_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$722' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_1_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$723' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_2_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$724' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_2_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$725' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_3_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$726' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_3_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$727' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_4_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$728' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_4_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$729' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_5_0' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$730' with positive edge clock.
Creating register for signal `\winograd_transform_0.\feature_reg_5_5_1' using process `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
  created $dff cell `$procdff$731' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 17 empty switches in `\winograd_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1955$326'.
Removing empty process `winograd_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1955$326'.
Removing empty process `winograd_adder_16_20_4.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:1917$310'.
Found and cleaned up 3 empty switches in `\winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
Removing empty process `winograd_transform_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:279$1'.
Cleaned up 20 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module winograd_dsp_16.
<suppressed ~2 debug messages>
Optimizing module winograd_adder_16_20_4.
Optimizing module winograd_transform_0.
<suppressed ~12 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module winograd_dsp_16.
Optimizing module winograd_adder_16_20_4.
Optimizing module winograd_transform_0.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\winograd_dsp_16'.
Finding identical cells in module `\winograd_adder_16_20_4'.
Finding identical cells in module `\winograd_transform_0'.
<suppressed ~570 debug messages>
Removed a total of 190 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \winograd_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_adder_16_20_4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \winograd_transform_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~50 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \winograd_dsp_16.
  Optimizing cells in module \winograd_adder_16_20_4.
  Optimizing cells in module \winograd_transform_0.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\winograd_dsp_16'.
Finding identical cells in module `\winograd_adder_16_20_4'.
Finding identical cells in module `\winograd_transform_0'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$549 ($dff) from module winograd_dsp_16 (D = { $procmux$406_Y [2] $procmux$406_Y [0] }, Q = { \coefa [2] \coefa [0] }, rval = 2'00).
Adding SRST signal on $procdff$549 ($dff) from module winograd_dsp_16 (D = { $procmux$403_Y [15:3] $procmux$403_Y [1] }, Q = { \coefa [15:3] \coefa [1] }, rval = 14'00000000000000).
Adding SRST signal on $procdff$550 ($dff) from module winograd_dsp_16 (D = { $procmux$379_Y [2] $procmux$379_Y [0] }, Q = { \coefb [2] \coefb [0] }, rval = 2'00).
Adding SRST signal on $procdff$550 ($dff) from module winograd_dsp_16 (D = { $procmux$376_Y [15:3] $procmux$376_Y [1] }, Q = { \coefb [15:3] \coefb [1] }, rval = 14'00000000000000).
Adding SRST signal on $procdff$551 ($dff) from module winograd_dsp_16 (D = \ay, Q = \ay_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$552 ($dff) from module winograd_dsp_16 (D = \by, Q = \by_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$553 ($dff) from module winograd_dsp_16 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:2004$343_Y, Q = \resa_reg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$554 ($dff) from module winograd_dsp_16 (D = $mul$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:2005$344_Y, Q = \resb_reg, rval = 16'0000000000000000).
Adding EN signal on $procdff$581 ($dff) from module winograd_transform_0 (D = \rslt_buffer_5_0, Q = \output_buffer_0_5).
Adding EN signal on $procdff$593 ($dff) from module winograd_transform_0 (D = \rslt_buffer_5_1, Q = \output_buffer_1_5).
Adding EN signal on $procdff$605 ($dff) from module winograd_transform_0 (D = \rslt_buffer_5_2, Q = \output_buffer_2_5).
Adding EN signal on $procdff$617 ($dff) from module winograd_transform_0 (D = \rslt_buffer_5_3, Q = \output_buffer_3_5).
Adding EN signal on $procdff$629 ($dff) from module winograd_transform_0 (D = \rslt_buffer_5_4, Q = \output_buffer_4_5).
Adding EN signal on $procdff$630 ($dff) from module winograd_transform_0 (D = \i_result_0_0, Q = \input_buffer_5_0).
Adding EN signal on $procdff$632 ($dff) from module winograd_transform_0 (D = \i_result_1_0, Q = \input_buffer_5_1).
Adding EN signal on $procdff$634 ($dff) from module winograd_transform_0 (D = \i_result_2_0, Q = \input_buffer_5_2).
Adding EN signal on $procdff$636 ($dff) from module winograd_transform_0 (D = \i_result_3_0, Q = \input_buffer_5_3).
Adding EN signal on $procdff$638 ($dff) from module winograd_transform_0 (D = \i_result_4_0, Q = \input_buffer_5_4).
Adding EN signal on $procdff$640 ($dff) from module winograd_transform_0 (D = \i_result_5_0, Q = \input_buffer_5_5).
Adding EN signal on $procdff$641 ($dff) from module winograd_transform_0 (D = \rslt_buffer_5_5, Q = \output_buffer_5_5).
Adding SRST signal on $procdff$642 ($dff) from module winograd_transform_0 (D = $procmux$502_Y, Q = \calculate, rval = 1'0).
Adding SRST signal on $procdff$659 ($dff) from module winograd_transform_0 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/dla_like.small_submodules/winograd_transform_0.v:307$3_Y, Q = \input_buffer_count, rval = 3'000).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \winograd_dsp_16..
Finding unused cells or wires in module \winograd_adder_16_20_4..
Finding unused cells or wires in module \winograd_transform_0..
Removed 24 unused cells and 581 unused wires.
<suppressed ~30 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module winograd_adder_16_20_4.
Optimizing module winograd_dsp_16.
Optimizing module winograd_transform_0.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \winograd_adder_16_20_4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \winograd_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \winograd_transform_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \winograd_adder_16_20_4.
  Optimizing cells in module \winograd_dsp_16.
  Optimizing cells in module \winograd_transform_0.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\winograd_adder_16_20_4'.
Finding identical cells in module `\winograd_dsp_16'.
Finding identical cells in module `\winograd_transform_0'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \winograd_adder_16_20_4..
Finding unused cells or wires in module \winograd_dsp_16..
Finding unused cells or wires in module \winograd_transform_0..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module winograd_adder_16_20_4.
Optimizing module winograd_dsp_16.
Optimizing module winograd_transform_0.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== winograd_adder_16_20_4 ===

   Number of wires:                 49
   Number of wire bits:            878
   Number of public wires:          34
   Number of public wire bits:     578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 30
     $add                          300
     $dff                          300

=== winograd_dsp_16 ===

   Number of wires:                 51
   Number of wire bits:            475
   Number of public wires:          15
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     $eq                            42
     $logic_not                      6
     $mul                           32
     $mux                          256
     $reduce_or                      4
     $sdff                          96

=== winograd_transform_0 ===

   Number of wires:                516
   Number of wire bits:           8338
   Number of public wires:         482
   Number of public wire bits:    7732
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                269
     $add                            3
     $dff                         1285
     $dffe                         216
     $eq                             3
     $mux                          601
     $neg                         1152
     $reduce_or                      2
     $sdff                           4

=== design hierarchy ===

   winograd_transform_0              1
     winograd_adder_16_20_4          0
     winograd_dsp_16                 0

   Number of wires:                516
   Number of wire bits:           8338
   Number of public wires:         482
   Number of public wire bits:    7732
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                269
     $add                            3
     $dff                         1285
     $dffe                         216
     $eq                             3
     $mux                          601
     $neg                         1152
     $reduce_or                      2
     $sdff                           4

Warnings: 92 unique messages, 92 total
End of script. Logfile hash: d7c1df37ce, CPU: user 0.38s system 0.02s, MEM: 23.62 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 30% 2x read_verilog (0 sec), 20% 2x opt_clean (0 sec), ...
