package:
  name: riscv_nn

dependencies:
  fpnew: { git: "https://github.com/pulp-platform/fpnew.git", version: 0.6.1 }
  tech_cells_generic: { git: "https://github.com/pulp-platform/tech_cells_generic.git", version: 0.1.1 }

export_include_dirs:
  - rtl/include

sources:
  include_dirs:
    - rtl/include
  files:
    - rtl/include/apu_core_nn_package.sv
    - rtl/include/riscv_nn_defines.sv
    - rtl/include/riscv_nn_tracer_defines.sv
    - rtl/register_file_nn_test_wrap.sv
    - rtl/riscv_nn_alu.sv
    - rtl/riscv_nn_alu_basic.sv
    - rtl/riscv_nn_alu_div.sv
    - rtl/riscv_nn_compressed_decoder.sv
    - rtl/riscv_nn_controller.sv
    - rtl/riscv_nn_cs_registers.sv
    - rtl/riscv_nn_decoder.sv
    - rtl/riscv_nn_int_controller.sv
    - rtl/riscv_nn_ex_stage.sv
    - rtl/riscv_nn_hwloop_controller.sv
    - rtl/riscv_nn_hwloop_regs.sv
    - rtl/riscv_nn_id_stage.sv
    - rtl/riscv_nn_if_stage.sv
    - rtl/riscv_nn_load_store_unit.sv
    - rtl/riscv_nn_mult.sv
    - rtl/riscv_nn_pmp.sv
    - rtl/riscv_nn_prefetch_buffer.sv
    - rtl/riscv_nn_prefetch_L0_buffer.sv
    - rtl/riscv_nn_core.sv
    - rtl/riscv_nn_apu_disp.sv
    - rtl/riscv_nn_fetch_fifo.sv
    - rtl/riscv_nn_L0_buffer.sv
    - rtl/ternary_decoder.sv
    - rtl/ternary_encoder.sv
    - rtl/threshold_compress.sv
    - target: synthesis
      files:
        - rtl/riscv_nn_register_file_latch.sv
    - target: not(synthesis)
      files:
        - rtl/riscv_nn_register_file.sv
    - target: test
      files:
        - rtl/riscv_nn_tracer.sv
