|ladder_fpga
reset_n => reset_n_in.DATA
card_ser_num[0] => card_ser_num_in_0_.DATA
card_ser_num[1] => card_ser_num_in_1_.DATA
card_ser_num[2] => card_ser_num_in_2_.DATA
card_ser_num[3] => card_ser_num_in_3_.DATA
card_ser_num[4] => card_ser_num_in_4_.DATA
card_ser_num[5] => card_ser_num_in_5_.DATA
crc_error <> comp_cycloneiii_crcblock
clock40mhz_fpga => mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII.clock40mhz_fpga
clock40mhz_xtal => mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII.clock40mhz_xtal
data_serial[0] => data_serial_in_0_.DATA
data_serial[1] => data_serial_in_1_.DATA
data_serial[2] => data_serial_in_2_.DATA
data_serial[3] => data_serial_in_3_.DATA
data_serial[4] => data_serial_in_4_.DATA
data_serial[5] => data_serial_in_5_.DATA
data_serial[6] => data_serial_in_6_.DATA
data_serial[7] => data_serial_in_7_.DATA
data_serial[8] => data_serial_in_8_.DATA
data_serial[9] => data_serial_in_9_.DATA
data_serial[10] => data_serial_in_10_.DATA
data_serial[11] => data_serial_in_11_.DATA
data_serial[12] => data_serial_in_12_.DATA
data_serial[13] => data_serial_in_13_.DATA
data_serial[14] => data_serial_in_14_.DATA
data_serial[15] => data_serial_in_15_.DATA
des_lock => des_lock_in.DATA
rdo_to_ladder[10] => ~NO_FANOUT~
rdo_to_ladder[11] => ~NO_FANOUT~
rdo_to_ladder[12] => ~NO_FANOUT~
rdo_to_ladder[13] => ~NO_FANOUT~
rdo_to_ladder[14] => ~NO_FANOUT~
rdo_to_ladder[15] => ~NO_FANOUT~
rdo_to_ladder[16] => ~NO_FANOUT~
rdo_to_ladder[17] => ~NO_FANOUT~
rdo_to_ladder[18] => ~NO_FANOUT~
rdo_to_ladder[19] => ~NO_FANOUT~
rdo_to_ladder[20] => ~NO_FANOUT~
ladder_addr[0] => ladder_addr_in_0_.DATA
ladder_addr[1] => ladder_addr_in_1_.DATA
ladder_addr[2] => ladder_addr_in_2_.DATA
tokenin_echelle => tokenin_echelle_in.DATA
testin_echelle => testin_echelle_in.DATA
holdin_echelle => holdin_echelle_in.DATA
ladder_fpga_sc_tck => ladder_fpga_sc_tck_in.DATA
ladder_fpga_sc_tms => ladder_fpga_sc_tms_in.DATA
ladder_fpga_sc_trstb => ladder_fpga_sc_trstb_in.DATA
ladder_fpga_sc_tdi => ladder_fpga_sc_tdi_in.DATA
des_bist_pass => des_bist_pass_in.DATA
fibre_mod_absent => ~NO_FANOUT~
fibre_mod_scl => ~NO_FANOUT~
fibre_mod_sda => ~NO_FANOUT~
fibre_rx_loss => ~NO_FANOUT~
fibre_tx_fault => ~NO_FANOUT~
latchup_hybride[0] => latchup_hybride_in_0_.DATA
latchup_hybride[1] => latchup_hybride_in_1_.DATA
latchup_hybride[2] => latchup_hybride_in_2_.DATA
latchup_hybride[3] => latchup_hybride_in_3_.DATA
latchup_hybride[4] => latchup_hybride_in_4_.DATA
latchup_hybride[5] => latchup_hybride_in_5_.DATA
latchup_hybride[6] => latchup_hybride_in_6_.DATA
latchup_hybride[7] => latchup_hybride_in_7_.DATA
latchup_hybride[8] => latchup_hybride_in_8_.DATA
latchup_hybride[9] => latchup_hybride_in_9_.DATA
latchup_hybride[10] => latchup_hybride_in_10_.DATA
latchup_hybride[11] => latchup_hybride_in_11_.DATA
latchup_hybride[12] => latchup_hybride_in_12_.DATA
latchup_hybride[13] => latchup_hybride_in_13_.DATA
latchup_hybride[14] => latchup_hybride_in_14_.DATA
latchup_hybride[15] => latchup_hybride_in_15_.DATA
tokenout_hybride[0] => ~NO_FANOUT~
tokenout_hybride[1] => ~NO_FANOUT~
tokenout_hybride[2] => ~NO_FANOUT~
tokenout_hybride[3] => ~NO_FANOUT~
tokenout_hybride[4] => ~NO_FANOUT~
tokenout_hybride[5] => ~NO_FANOUT~
tokenout_hybride[6] => ~NO_FANOUT~
tokenout_hybride[7] => ~NO_FANOUT~
tokenout_hybride[8] => ~NO_FANOUT~
tokenout_hybride[9] => ~NO_FANOUT~
tokenout_hybride[10] => ~NO_FANOUT~
tokenout_hybride[11] => ~NO_FANOUT~
tokenout_hybride[12] => ~NO_FANOUT~
tokenout_hybride[13] => ~NO_FANOUT~
tokenout_hybride[14] => ~NO_FANOUT~
tokenout_hybride[15] => ~NO_FANOUT~
temperature <> o
sc_tdo_hybride[0] => sc_tdo_hybride_in_0_.DATA
sc_tdo_hybride[1] => sc_tdo_hybride_in_1_.DATA
sc_tdo_hybride[2] => sc_tdo_hybride_in_2_.DATA
sc_tdo_hybride[3] => sc_tdo_hybride_in_3_.DATA
sc_tdo_hybride[4] => sc_tdo_hybride_in_4_.DATA
sc_tdo_hybride[5] => sc_tdo_hybride_in_5_.DATA
sc_tdo_hybride[6] => sc_tdo_hybride_in_6_.DATA
sc_tdo_hybride[7] => sc_tdo_hybride_in_7_.DATA
sc_tdo_hybride[8] => sc_tdo_hybride_in_8_.DATA
sc_tdo_hybride[9] => sc_tdo_hybride_in_9_.DATA
sc_tdo_hybride[10] => sc_tdo_hybride_in_10_.DATA
sc_tdo_hybride[11] => sc_tdo_hybride_in_11_.DATA
sc_tdo_hybride[12] => sc_tdo_hybride_in_12_.DATA
sc_tdo_hybride[13] => sc_tdo_hybride_in_13_.DATA
sc_tdo_hybride[14] => sc_tdo_hybride_in_14_.DATA
sc_tdo_hybride[15] => sc_tdo_hybride_in_15_.DATA
usb_data[0] <> usb_data_1_0_
usb_data[1] <> usb_data_1_1_
usb_data[2] <> usb_data_1_2_
usb_data[3] <> usb_data_1_3_
usb_data[4] <> usb_data_1_4_
usb_data[5] <> usb_data_1_5_
usb_data[6] <> usb_data_1_6_
usb_data[7] <> usb_data_1_7_
usb_present => usb_present_in.DATA
usb_ready_n => usb_ready_n_in.DATA
usb_reset_n <> o_0
usb_rx_empty => usb_rx_empty_in.DATA
usb_tx_full => usb_tx_full_in.DATA
debug_present_n => debug_present_n_in.DATA
xtal_en => xtal_en_in.DATA
sc_serdes_ou_connec => sc_serdes_ou_connec_in.DATA
fpga_serdes_ou_connec => fpga_serdes_ou_connec_in.DATA
spare_switch => spare_switch_in.DATA


|ladder_fpga|mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII
clock40mhz_xtal => altpll:altpll_component.inclk
clock40mhz_fpga => altpll:altpll_component.inclk
data_out => altpll:altpll_component.clkswitch
reset_n_in_RNIGR9 => altpll:altpll_component.areset


|ladder_fpga|mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll:altpll_component
inclk[0] => mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated.inclk[0]
inclk[1] => mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated.clkswitch
areset => mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


|ladder_fpga|mega_func_pll_40MHz_switchover_cycloneIII:comp_mega_func_pll_40MHz_switchover_cycloneIII|altpll:altpll_component|mega_func_pll_40MHz_switchover_cycloneIII_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clkswitch => pll1.CLKSWITCH
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|ladder_fpga|tap_control:COMP_ladder_fpga_SC_TAP_CONTROL
sc_trstb_hybride_c_0 => etat_present_15_.ACLR
sc_trstb_hybride_c_0 => etat_present_14_.ACLR
sc_trstb_hybride_c_0 => etat_present_13_.ACLR
sc_trstb_hybride_c_0 => etat_present_12_.ACLR
sc_trstb_hybride_c_0 => etat_present_11_.ACLR
sc_trstb_hybride_c_0 => etat_present_10_.ACLR
sc_trstb_hybride_c_0 => etat_present_9_.ACLR
sc_trstb_hybride_c_0 => etat_present_8_.ACLR
sc_trstb_hybride_c_0 => etat_present_7_.ACLR
sc_trstb_hybride_c_0 => etat_present_6_.ACLR
sc_trstb_hybride_c_0 => etat_present_5_.ACLR
sc_trstb_hybride_c_0 => etat_present_4_.ACLR
sc_trstb_hybride_c_0 => etat_present_3_.ACLR
sc_trstb_hybride_c_0 => etat_present_2_.ACLR
sc_trstb_hybride_c_0 => etat_present_1_.ACLR
sc_trstb_hybride_c_0 => etat_present_i_0_.ACLR
sc_trstb_hybride_c_0 => reset_bar_Z.ACLR
sc_trstb_hybride_c_0 => etat_present_ret_Z.ACLR
sc_trstb_hybride_c_0 => etat_present_ret_0_Z.ACLR
ladder_fpga_sc_tms_c => etat_present_i_RNO_1_0_.DATAA
ladder_fpga_sc_tms_c => etat_present_RNO_5_.DATAA
ladder_fpga_sc_tms_c => etat_present_RNO_2_.DATAA
ladder_fpga_sc_tms_c => etat_present_RNO_1_1_.DATAA
ladder_fpga_sc_tms_c => etat_present_ns_1_1_0_a2_7_RNI2H8H.DATAA
ladder_fpga_sc_tms_c => etat_present_RNO_0_15_.DATAA
ladder_fpga_sc_tms_c => etat_present_RNO_14_.DATAA
ladder_fpga_sc_tms_c => etat_present_RNO_0_6_.DATAA
ladder_fpga_sc_tms_c => etat_present_RNO_8_.DATAA
ladder_fpga_sc_tms_c => etat_present_RNO_15_.DATAA
ladder_fpga_sc_tms_c => etat_present_RNO_0_13_.DATAA
ladder_fpga_sc_tms_c => etat_present_ns_3_1_0_0_x2_RNI1PAA1.DATAA
ladder_fpga_sc_tms_c => etat_present_RNO_1_.DATAA
ladder_fpga_sc_tms_c => etat_present_RNO_13_.DATAA
ladder_fpga_sc_tms_c => etat_present_RNIGRCI_12_.DATAA
ladder_fpga_sc_tms_c => etat_present_RNO_12_.DATAA
ladder_fpga_sc_tms_c => etat_present_RNIVFJE_5_.DATAA
ladder_fpga_sc_tms_c => etat_present_i_RNO_0_0_.DATAA
ladder_fpga_sc_tms_c => etat_present_RNIUFJE_2_.DATAA
ladder_fpga_sc_tms_c => etat_present_RNO_0_7_.DATAA
ladder_fpga_sc_tms_c => etat_present_RNISFB8_9_.DATAA
ladder_fpga_sc_tms_c => etat_present_RNO_0_9_.DATAA
data_out_4 => sc_updateDR_0x01_0_sqmuxa_i_a2_0_cZ.DATAD
data_out_4 => sc_updateDR_0x02_0_sqmuxa_i_a2_1_cZ.DATAD
data_out_4 => sc_updateDR_0x04_0_0_g2_2_cZ.DATAC
data_out_3 => sc_updateDR_0x01_0_sqmuxa_i_a2_0_cZ.DATAC
data_out_3 => sc_updateDR_0x02_0_sqmuxa_i_a2_1_cZ.DATAC
data_out_3 => sc_updateDR_0x04_0_0_g2_3_cZ.DATAC
data_out_2 => sc_updateDR_0x01_0_sqmuxa_i_a2_0_cZ.DATAB
data_out_2 => sc_updateDR_0x02_0_sqmuxa_i_a2_1_cZ.DATAB
data_out_2 => sc_updateDR_0x04_0_0_g2_3_cZ.DATAD
data_out_1 => sc_updateDR_0x01_0_sqmuxa_i_a2_0_cZ.DATAA
data_out_1 => sc_updateDR_0x02_0_sqmuxa_i_a2_1_cZ.DATAA
data_out_1 => sc_updateDR_0x01_0_sqmuxa_i_a2_1_cZ.DATAA
data_out_1 => sc_updateDR_bypass_0_sqmuxa_i_a2_0_cZ.DATAA
data_out_1 => sc_updateDR_0x04_0_0_g2_2_cZ.DATAA
data_out_1 => sc_updateDR_0x04_0_0_g2_3_cZ.DATAA
data_out_0 => sc_updateDR_0x08_0_0_g2_0_cZ.DATAB
data_out_0 => sc_updateDR_0x01_0_sqmuxa_i_a2_1_cZ.DATAB
data_out_0 => sc_updateDR_bypass_0_sqmuxa_i_a2_0_cZ.DATAB
data_out_0 => sc_updateDR_0x04_0_0_g2_3_cZ.DATAB
data_out => sc_updateDR_0x08_0_0_g2_0_cZ.DATAA
data_out => sc_updateDR_0x01_0_sqmuxa_i_a2_1_cZ.DATAC
data_out => sc_updateDR_bypass_0_sqmuxa_i_a2_0_cZ.DATAC
data_out => sc_updateDR_0x04_0_0_g2_2_cZ.DATAB
ladder_fpga_sc_tck_c_i => sc_updateDR_0x01_Z.CLK
ladder_fpga_sc_tck_c_i => sc_updateDR_0x03_Z.CLK
ladder_fpga_sc_tck_c_i => sc_updateDR_0x04_Z.CLK
ladder_fpga_sc_tck_c_i => sc_updateDR_0x08_Z.CLK
ladder_fpga_sc_tck_c_i => sc_updateDR_0x09_Z.CLK
ladder_fpga_sc_tck_c_i => sc_updateDR_0x0b_Z.CLK
ladder_fpga_sc_tck_c_i => updateIR_Z.CLK
ladder_fpga_sc_tck_c_i => shiftIR_Z.CLK
ladder_fpga_sc_tck_c_i => shiftDR_Z.CLK
ladder_fpga_sc_tck_c_i => reset_bar_Z.CLK
ladder_fpga_sc_tck_c => sc_updateDR_0x01.IN0
ladder_fpga_sc_tck_c => etat_present_15_.CLK
ladder_fpga_sc_tck_c => etat_present_14_.CLK
ladder_fpga_sc_tck_c => etat_present_13_.CLK
ladder_fpga_sc_tck_c => etat_present_12_.CLK
ladder_fpga_sc_tck_c => etat_present_11_.CLK
ladder_fpga_sc_tck_c => etat_present_10_.CLK
ladder_fpga_sc_tck_c => etat_present_9_.CLK
ladder_fpga_sc_tck_c => etat_present_8_.CLK
ladder_fpga_sc_tck_c => etat_present_7_.CLK
ladder_fpga_sc_tck_c => etat_present_6_.CLK
ladder_fpga_sc_tck_c => etat_present_5_.CLK
ladder_fpga_sc_tck_c => etat_present_4_.CLK
ladder_fpga_sc_tck_c => etat_present_3_.CLK
ladder_fpga_sc_tck_c => etat_present_2_.CLK
ladder_fpga_sc_tck_c => etat_present_1_.CLK
ladder_fpga_sc_tck_c => etat_present_i_0_.CLK
ladder_fpga_sc_tck_c => etat_present_ret_Z.CLK
ladder_fpga_sc_tck_c => etat_present_ret_0_Z.CLK


|ladder_fpga|ir_5_bits:COM_LADDER_SC_INSTRUC_REG
reset_bar => ir_cell_2:a_0_d_e.reset_bar
ladder_fpga_sc_tck_c_i => ir_cell:a_4_b_c.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => ir_cell_1:a_1_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => ir_cell_2:a_0_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => ir_cell_3:a_3_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => ir_cell_4:a_2_d_e.ladder_fpga_sc_tck_c_i
G_660 => ir_cell:a_4_b_c.G_660
G_660 => ir_cell_1:a_1_d_e.G_660
G_660 => ir_cell_2:a_0_d_e.G_660
G_660 => ir_cell_3:a_3_d_e.G_660
G_660 => ir_cell_4:a_2_d_e.G_660
ladder_fpga_sc_tck_c => ir_cell:a_4_b_c.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => ir_cell_1:a_1_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => ir_cell_2:a_0_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => ir_cell_3:a_3_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => ir_cell_4:a_2_d_e.ladder_fpga_sc_tck_c
etat_present_ret => ir_cell:a_4_b_c.etat_present_ret
etat_present_ret => ir_cell_1:a_1_d_e.etat_present_ret
etat_present_ret => ir_cell_2:a_0_d_e.etat_present_ret
etat_present_ret => ir_cell_3:a_3_d_e.etat_present_ret
etat_present_ret => ir_cell_4:a_2_d_e.etat_present_ret
ladder_fpga_sc_tdi_c => ir_cell:a_4_b_c.ladder_fpga_sc_tdi_c
shiftIR => ir_cell:a_4_b_c.shiftIR
shiftIR => ir_cell_1:a_1_d_e.shiftIR
shiftIR => ir_cell_2:a_0_d_e.shiftIR
shiftIR => ir_cell_3:a_3_d_e.shiftIR
shiftIR => ir_cell_4:a_2_d_e.shiftIR


|ladder_fpga|ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell:a_4_b_c
shiftIR => ff1_RNO.DATAB
ladder_fpga_sc_tdi_c => ff1_RNO.DATAA
etat_present_ret => ff1_Z.ENA
etat_present_ret => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_660 => data_out_Z.ENA
ladder_fpga_sc_tck_c_i => data_out_Z.CLK
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK


|ladder_fpga|ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_1:a_1_d_e
scan_out_0 => ff1_RNO.DATAB
shiftIR => ff1_RNO.DATAA
etat_present_ret => ff1_Z.ENA
etat_present_ret => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_660 => data_out_Z.ENA
ladder_fpga_sc_tck_c_i => data_out_Z.CLK
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK


|ladder_fpga|ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_2:a_0_d_e
scan_out_0 => ff1_RNO.DATAB
shiftIR => ff1_RNO.DATAA
etat_present_ret => ff1_Z.ENA
etat_present_ret => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_660 => data_out_1_Z.ENA
G_660 => data_out_Z.ENA
reset_bar => data_out_1_Z.ACLR
ladder_fpga_sc_tck_c_i => data_out_1_Z.CLK
ladder_fpga_sc_tck_c_i => data_out_Z.CLK
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK


|ladder_fpga|ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_3:a_3_d_e
scan_out_0 => ff1_RNO.DATAB
shiftIR => ff1_RNO.DATAA
etat_present_ret => ff1_Z.ENA
etat_present_ret => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_660 => data_out_Z.ENA
ladder_fpga_sc_tck_c_i => data_out_Z.CLK
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK


|ladder_fpga|ir_5_bits:COM_LADDER_SC_INSTRUC_REG|ir_cell_4:a_2_d_e
scan_out_0 => ff1_RNO.DATAB
shiftIR => ff1_RNO.DATAA
etat_present_ret => ff1_Z.ENA
etat_present_ret => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_660 => data_out_Z.ENA
ladder_fpga_sc_tck_c_i => data_out_Z.CLK
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK


|ladder_fpga|dr_cell_4:COMP_ladder_fpga_SC_BYPASS_REG
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
ladder_fpga_sc_tdi_c => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG
ladder_addr_c_0 => dr_cell_4_8:a_0_d_e.ladder_addr_c_0
ladder_addr_c_2 => dr_cell_4_5:a_2_d_e.ladder_addr_c_0
ladder_addr_c_1 => dr_cell_4_4:a_1_d_e.ladder_addr_c_0
ladder_fpga_sc_tck_c => dr_cell_4_1:a_7_b_c.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_2:a_5_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_3:a_4_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_4:a_1_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_5:a_2_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_6:a_3_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_7:a_6_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_8:a_0_d_e.ladder_fpga_sc_tck_c
etat_present_ret_0 => dr_cell_4_1:a_7_b_c.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_2:a_5_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_3:a_4_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_4:a_1_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_5:a_2_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_6:a_3_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_7:a_6_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_8:a_0_d_e.etat_present_ret_0
ladder_fpga_sc_tck_c_i => dr_cell_4_1:a_7_b_c.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_2:a_5_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_3:a_4_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_4:a_1_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_5:a_2_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_6:a_3_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_7:a_6_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_8:a_0_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tdi_c => dr_cell_4_1:a_7_b_c.ladder_fpga_sc_tdi_c
shiftDR => dr_cell_4_1:a_7_b_c.shiftDR
shiftDR => dr_cell_4_2:a_5_d_e.shiftDR
shiftDR => dr_cell_4_3:a_4_d_e.shiftDR
shiftDR => dr_cell_4_4:a_1_d_e.shiftDR
shiftDR => dr_cell_4_5:a_2_d_e.shiftDR
shiftDR => dr_cell_4_6:a_3_d_e.shiftDR
shiftDR => dr_cell_4_7:a_6_d_e.shiftDR
shiftDR => dr_cell_4_8:a_0_d_e.shiftDR


|ladder_fpga|dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_4_1:a_7_b_c
shiftDR => ff1_RNO.DATAB
ladder_fpga_sc_tdi_c => ff1_RNO.DATAA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK


|ladder_fpga|dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_4_2:a_5_d_e
shiftDR => ff1_RNO.DATAB
scan_out_0 => ff1_RNO.DATAA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK


|ladder_fpga|dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_4_3:a_4_d_e
shiftDR => ff1_RNO.DATAB
scan_out_0 => ff1_RNO.DATAA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK


|ladder_fpga|dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_4_4:a_1_d_e
ladder_addr_c_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_4_5:a_2_d_e
ladder_addr_c_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_4_6:a_3_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_4_7:a_6_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_8:COMP_ladder_fpga_SC_IDENT_REG|dr_cell_4_8:a_0_d_e
ladder_addr_c_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG
scan_out_26 => dr_cell_4_33:a_26_d_e.scan_out_0
ladder_fpga_sc_tck_c => dr_cell_4_10:a_14_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_11:a_23_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_12:a_6_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_13:a_1_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_14:a_10_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_15:a_7_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_16:a_3_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_17:a_12_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_18:a_8_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_19:a_4_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_20:a_13_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_21:a_22_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_22:a_5_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_25:a_19_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_26:a_9_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_27:a_0_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_28:a_20_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_29:a_16_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_30:a_25_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_31:a_21_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_32:a_17_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_33:a_26_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_35:a_18_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_36:a_15_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_37:a_24_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_39:a_2_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_40:a_11_d_e.ladder_fpga_sc_tck_c
etat_present_ret_0 => dr_cell_4_10:a_14_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_11:a_23_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_12:a_6_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_13:a_1_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_14:a_10_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_15:a_7_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_16:a_3_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_17:a_12_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_18:a_8_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_19:a_4_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_20:a_13_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_21:a_22_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_22:a_5_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_25:a_19_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_26:a_9_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_27:a_0_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_28:a_20_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_29:a_16_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_30:a_25_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_31:a_21_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_32:a_17_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_33:a_26_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_35:a_18_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_36:a_15_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_37:a_24_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_39:a_2_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_40:a_11_d_e.etat_present_ret_0
shiftDR => dr_cell_4_10:a_14_d_e.shiftDR
shiftDR => dr_cell_4_11:a_23_d_e.shiftDR
shiftDR => dr_cell_4_12:a_6_d_e.shiftDR
shiftDR => dr_cell_4_13:a_1_d_e.shiftDR
shiftDR => dr_cell_4_14:a_10_d_e.shiftDR
shiftDR => dr_cell_4_15:a_7_d_e.shiftDR
shiftDR => dr_cell_4_16:a_3_d_e.shiftDR
shiftDR => dr_cell_4_17:a_12_d_e.shiftDR
shiftDR => dr_cell_4_18:a_8_d_e.shiftDR
shiftDR => dr_cell_4_19:a_4_d_e.shiftDR
shiftDR => dr_cell_4_20:a_13_d_e.shiftDR
shiftDR => dr_cell_4_21:a_22_d_e.shiftDR
shiftDR => dr_cell_4_22:a_5_d_e.shiftDR
shiftDR => dr_cell_4_25:a_19_d_e.shiftDR
shiftDR => dr_cell_4_26:a_9_d_e.shiftDR
shiftDR => dr_cell_4_27:a_0_d_e.shiftDR
shiftDR => dr_cell_4_28:a_20_d_e.shiftDR
shiftDR => dr_cell_4_29:a_16_d_e.shiftDR
shiftDR => dr_cell_4_30:a_25_d_e.shiftDR
shiftDR => dr_cell_4_31:a_21_d_e.shiftDR
shiftDR => dr_cell_4_32:a_17_d_e.shiftDR
shiftDR => dr_cell_4_33:a_26_d_e.shiftDR
shiftDR => dr_cell_4_35:a_18_d_e.shiftDR
shiftDR => dr_cell_4_36:a_15_d_e.shiftDR
shiftDR => dr_cell_4_37:a_24_d_e.shiftDR
shiftDR => dr_cell_4_39:a_2_d_e.shiftDR
shiftDR => dr_cell_4_40:a_11_d_e.shiftDR
ladder_fpga_sc_tck_c_i => dr_cell_4_10:a_14_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_11:a_23_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_12:a_6_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_13:a_1_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_14:a_10_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_15:a_7_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_16:a_3_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_17:a_12_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_18:a_8_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_19:a_4_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_20:a_13_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_21:a_22_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_22:a_5_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_25:a_19_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_26:a_9_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_27:a_0_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_28:a_20_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_29:a_16_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_30:a_25_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_31:a_21_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_32:a_17_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_33:a_26_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_35:a_18_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_36:a_15_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_37:a_24_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_39:a_2_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_40:a_11_d_e.ladder_fpga_sc_tck_c_i


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_10:a_14_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_11:a_23_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_12:a_6_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_13:a_1_d_e
shiftDR => ff1_RNO.DATAB
scan_out_0 => ff1_RNO.DATAA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_14:a_10_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_15:a_7_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_16:a_3_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_17:a_12_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_18:a_8_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_19:a_4_d_e
shiftDR => ff1_RNO.DATAB
scan_out_0 => ff1_RNO.DATAA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_20:a_13_d_e
shiftDR => ff1_RNO.DATAB
scan_out_0 => ff1_RNO.DATAA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_21:a_22_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_22:a_5_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_25:a_19_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_26:a_9_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_27:a_0_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_28:a_20_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_29:a_16_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_30:a_25_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_31:a_21_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_32:a_17_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_33:a_26_d_e
shiftDR => ff1_RNO.DATAB
scan_out_0 => ff1_RNO.DATAA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_35:a_18_d_e
shiftDR => ff1_RNO.DATAB
scan_out_0 => ff1_RNO.DATAA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_36:a_15_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_37:a_24_d_e
shiftDR => ff1_RNO.DATAB
scan_out_0 => ff1_RNO.DATAA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_39:a_2_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_32:COMP_ladder_fpga_SC_VERSION_REG|dr_cell_4_40:a_11_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG
card_ser_num_c_3 => dr_cell_4_60:a_3_d_e.card_ser_num_c_0
card_ser_num_c_1 => dr_cell_4_58:a_1_d_e.card_ser_num_c_0
card_ser_num_c_0 => dr_cell_4_57:a_0_d_e.card_ser_num_c_0
card_ser_num_c_5 => dr_cell_4_55:a_5_d_e.card_ser_num_c_0
card_ser_num_c_2 => dr_cell_4_52:a_2_d_e.card_ser_num_c_0
card_ser_num_c_4 => dr_cell_4_51:a_4_d_e.card_ser_num_c_0
latchup_hybride_c_7 => dr_cell_4_47:a_7_d_e.latchup_hybride_c_7
latchup_hybride_c_6 => dr_cell_4_47:a_7_d_e.latchup_hybride_c_6
latchup_hybride_c_5 => dr_cell_4_47:a_7_d_e.latchup_hybride_c_5
latchup_hybride_c_4 => dr_cell_4_47:a_7_d_e.latchup_hybride_c_4
latchup_hybride_c_3 => dr_cell_4_47:a_7_d_e.latchup_hybride_c_3
latchup_hybride_c_2 => dr_cell_4_47:a_7_d_e.latchup_hybride_c_2
latchup_hybride_c_1 => dr_cell_4_47:a_7_d_e.latchup_hybride_c_1
latchup_hybride_c_0 => dr_cell_4_47:a_7_d_e.latchup_hybride_c_0
latchup_hybride_c_15 => dr_cell_4_47:a_7_d_e.latchup_hybride_c_15
latchup_hybride_c_14 => dr_cell_4_47:a_7_d_e.latchup_hybride_c_14
latchup_hybride_c_13 => dr_cell_4_47:a_7_d_e.latchup_hybride_c_13
latchup_hybride_c_12 => dr_cell_4_47:a_7_d_e.latchup_hybride_c_12
latchup_hybride_c_11 => dr_cell_4_47:a_7_d_e.latchup_hybride_c_11
latchup_hybride_c_10 => dr_cell_4_47:a_7_d_e.latchup_hybride_c_10
latchup_hybride_c_9 => dr_cell_4_47:a_7_d_e.latchup_hybride_c_9
latchup_hybride_c_8 => dr_cell_4_47:a_7_d_e.latchup_hybride_c_8
enable_latchup_n_7 => dr_cell_4_47:a_7_d_e.enable_latchup_n_7
enable_latchup_n_6 => dr_cell_4_47:a_7_d_e.enable_latchup_n_6
enable_latchup_n_5 => dr_cell_4_47:a_7_d_e.enable_latchup_n_5
enable_latchup_n_4 => dr_cell_4_47:a_7_d_e.enable_latchup_n_4
enable_latchup_n_3 => dr_cell_4_47:a_7_d_e.enable_latchup_n_3
enable_latchup_n_2 => dr_cell_4_47:a_7_d_e.enable_latchup_n_2
enable_latchup_n_1 => dr_cell_4_47:a_7_d_e.enable_latchup_n_1
enable_latchup_n_0 => dr_cell_4_47:a_7_d_e.enable_latchup_n_0
enable_latchup_n_15 => dr_cell_4_47:a_7_d_e.enable_latchup_n_15
enable_latchup_n_14 => dr_cell_4_47:a_7_d_e.enable_latchup_n_14
enable_latchup_n_13 => dr_cell_4_47:a_7_d_e.enable_latchup_n_13
enable_latchup_n_12 => dr_cell_4_47:a_7_d_e.enable_latchup_n_12
enable_latchup_n_11 => dr_cell_4_47:a_7_d_e.enable_latchup_n_11
enable_latchup_n_10 => dr_cell_4_47:a_7_d_e.enable_latchup_n_10
enable_latchup_n_9 => dr_cell_4_47:a_7_d_e.enable_latchup_n_9
enable_latchup_n_8 => dr_cell_4_47:a_7_d_e.enable_latchup_n_8
testin_echelle_c => dr_cell_4_59:a_13_d_e.testin_echelle_c
data_out_0 => dr_cell_a.10.d.e_0:a_10_d_e.data_out
sc_serdes_ou_connec_c => dr_cell_4_56:a_19_d_e.sc_serdes_ou_connec_c
clock40mhz_fpga_bad => dr_cell_a.9.d.e_0:a_9_d_e.clock40mhz_fpga_bad
fpga_serdes_ou_connec_c => dr_cell_4_54:a_20_d_e.fpga_serdes_ou_connec_c
clock40mhz_xtal_bad => dr_cell_4_50:a_8_d_e.clock40mhz_xtal_bad
ladder_fpga_activeclock => dr_cell_4_49:a_12_d_e.ladder_fpga_activeclock
data_out => dr_cell_4_48:a_15_d_e.data_out
pll_40MHz_switchover_locked => dr_cell_4_46:a_11_d_e.pll_40MHz_switchover_locked
debug_present_n_c => dr_cell_4_45:a_17_d_e.debug_present_n_c
crc_error => dr_cell_4_44:a_16_d_e.crc_error
xtal_en_c => dr_cell_4_43:a_18_d_e.xtal_en_c
holdin_echelle_c => dr_cell_4_42:a_14_d_e.holdin_echelle_c
ladder_fpga_sc_tdi_c => dr_cell_4_41:a_21_b_c.ladder_fpga_sc_tdi_c
ladder_fpga_sc_tck_c => dr_cell_4_41:a_21_b_c.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_42:a_14_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_43:a_18_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_44:a_16_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_45:a_17_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_46:a_11_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_47:a_7_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_48:a_15_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_49:a_12_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_50:a_8_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_51:a_4_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_52:a_2_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_53:a_6_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_54:a_20_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_55:a_5_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_a.9.d.e_0:a_9_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_56:a_19_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_57:a_0_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_58:a_1_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_a.10.d.e_0:a_10_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_59:a_13_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_60:a_3_d_e.ladder_fpga_sc_tck_c
etat_present_ret_0 => dr_cell_4_41:a_21_b_c.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_42:a_14_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_43:a_18_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_44:a_16_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_45:a_17_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_46:a_11_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_47:a_7_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_48:a_15_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_49:a_12_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_50:a_8_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_51:a_4_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_52:a_2_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_53:a_6_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_54:a_20_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_55:a_5_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_a.9.d.e_0:a_9_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_56:a_19_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_57:a_0_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_58:a_1_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_a.10.d.e_0:a_10_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_59:a_13_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_60:a_3_d_e.etat_present_ret_0
spare_switch_c => dr_cell_4_41:a_21_b_c.spare_switch_c
shiftDR => dr_cell_4_41:a_21_b_c.shiftDR
shiftDR => dr_cell_4_42:a_14_d_e.shiftDR
shiftDR => dr_cell_4_43:a_18_d_e.shiftDR
shiftDR => dr_cell_4_44:a_16_d_e.shiftDR
shiftDR => dr_cell_4_45:a_17_d_e.shiftDR
shiftDR => dr_cell_4_46:a_11_d_e.shiftDR
shiftDR => dr_cell_4_47:a_7_d_e.shiftDR
shiftDR => dr_cell_4_48:a_15_d_e.shiftDR
shiftDR => dr_cell_4_49:a_12_d_e.shiftDR
shiftDR => dr_cell_4_50:a_8_d_e.shiftDR
shiftDR => dr_cell_4_51:a_4_d_e.shiftDR
shiftDR => dr_cell_4_52:a_2_d_e.shiftDR
shiftDR => dr_cell_4_53:a_6_d_e.shiftDR
shiftDR => dr_cell_4_54:a_20_d_e.shiftDR
shiftDR => dr_cell_4_55:a_5_d_e.shiftDR
shiftDR => dr_cell_a.9.d.e_0:a_9_d_e.shiftDR
shiftDR => dr_cell_4_56:a_19_d_e.shiftDR
shiftDR => dr_cell_4_57:a_0_d_e.shiftDR
shiftDR => dr_cell_4_58:a_1_d_e.shiftDR
shiftDR => dr_cell_a.10.d.e_0:a_10_d_e.shiftDR
shiftDR => dr_cell_4_59:a_13_d_e.shiftDR
shiftDR => dr_cell_4_60:a_3_d_e.shiftDR
ladder_fpga_sc_tck_c_i => dr_cell_4_41:a_21_b_c.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_42:a_14_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_43:a_18_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_44:a_16_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_45:a_17_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_46:a_11_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_47:a_7_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_48:a_15_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_49:a_12_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_50:a_8_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_51:a_4_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_52:a_2_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_53:a_6_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_54:a_20_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_55:a_5_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_a.9.d.e_0:a_9_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_56:a_19_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_57:a_0_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_58:a_1_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_a.10.d.e_0:a_10_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_59:a_13_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_60:a_3_d_e.ladder_fpga_sc_tck_c_i


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_41:a_21_b_c
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
spare_switch_c => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
ladder_fpga_sc_tdi_c => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_42:a_14_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
holdin_echelle_c => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_43:a_18_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
xtal_en_c => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_44:a_16_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
crc_error => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_45:a_17_d_e
debug_present_n_c => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_46:a_11_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
pll_40MHz_switchover_locked => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_47:a_7_d_e
enable_latchup_n_8 => ff1_RNO_3.DATAD
enable_latchup_n_9 => ff1_RNO_3.DATAC
enable_latchup_n_10 => ff1_RNO_2.DATAD
enable_latchup_n_11 => ff1_RNO_2.DATAC
enable_latchup_n_12 => ff1_RNO_5.DATAD
enable_latchup_n_13 => ff1_RNO_5.DATAC
enable_latchup_n_14 => ff1_RNO_4.DATAD
enable_latchup_n_15 => ff1_RNO_4.DATAC
enable_latchup_n_0 => ff1_RNO_7.DATAD
enable_latchup_n_1 => ff1_RNO_7.DATAC
enable_latchup_n_2 => ff1_RNO_6.DATAD
enable_latchup_n_3 => ff1_RNO_6.DATAC
enable_latchup_n_4 => ff1_RNO_9.DATAD
enable_latchup_n_5 => ff1_RNO_9.DATAC
enable_latchup_n_6 => ff1_RNO_8.DATAD
enable_latchup_n_7 => ff1_RNO_8.DATAC
latchup_hybride_c_8 => ff1_RNO_3.DATAB
latchup_hybride_c_9 => ff1_RNO_3.DATAA
latchup_hybride_c_10 => ff1_RNO_2.DATAB
latchup_hybride_c_11 => ff1_RNO_2.DATAA
latchup_hybride_c_12 => ff1_RNO_5.DATAB
latchup_hybride_c_13 => ff1_RNO_5.DATAA
latchup_hybride_c_14 => ff1_RNO_4.DATAB
latchup_hybride_c_15 => ff1_RNO_4.DATAA
latchup_hybride_c_0 => ff1_RNO_7.DATAB
latchup_hybride_c_1 => ff1_RNO_7.DATAA
latchup_hybride_c_2 => ff1_RNO_6.DATAB
latchup_hybride_c_3 => ff1_RNO_6.DATAA
latchup_hybride_c_4 => ff1_RNO_9.DATAB
latchup_hybride_c_5 => ff1_RNO_9.DATAA
latchup_hybride_c_6 => ff1_RNO_8.DATAB
latchup_hybride_c_7 => ff1_RNO_8.DATAA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_48:a_15_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
data_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_49:a_12_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
ladder_fpga_activeclock => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_50:a_8_d_e
temp_scan_0 => ff1_Z.DATAIN
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
clock40mhz_xtal_bad => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_51:a_4_d_e
card_ser_num_c_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_52:a_2_d_e
card_ser_num_c_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_53:a_6_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_54:a_20_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
fpga_serdes_ou_connec_c => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_55:a_5_d_e
card_ser_num_c_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_a.9.d.e_0:a_9_d_e
temp_scan_1 => ff1_Z.DATAIN
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
clock40mhz_fpga_bad => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_56:a_19_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
sc_serdes_ou_connec_c => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_57:a_0_d_e
card_ser_num_c_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_58:a_1_d_e
card_ser_num_c_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_a.10.d.e_0:a_10_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
data_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_59:a_13_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
testin_echelle_c => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_ETAT_REG:COMP_ladder_fpga_SC_ETAT_REG|dr_cell_4_60:a_3_d_e
card_ser_num_c_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG
scan_out_17 => dr_cell_4_74:a_20_d_e.scan_out
ladder_fpga_sc_tck_c => dr_cell_4_62:a_14_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_63:a_18_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_64:a_16_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_65:a_17_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_66:a_11_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_67:a_7_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_68:a_15_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_69:a_12_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_70:a_8_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_71:a_4_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_72:a_2_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_73:a_6_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_74:a_20_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_75:a_5_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_76:a_9_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_77:a_19_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_78:a_0_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_79:a_1_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_80:a_10_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_81:a_13_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_82:a_3_d_e.ladder_fpga_sc_tck_c
etat_present_ret_0 => dr_cell_4_62:a_14_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_63:a_18_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_64:a_16_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_65:a_17_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_66:a_11_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_67:a_7_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_68:a_15_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_69:a_12_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_70:a_8_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_71:a_4_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_72:a_2_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_73:a_6_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_74:a_20_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_75:a_5_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_76:a_9_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_77:a_19_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_78:a_0_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_79:a_1_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_80:a_10_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_81:a_13_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_82:a_3_d_e.etat_present_ret_0
shiftDR => dr_cell_4_62:a_14_d_e.shiftDR
shiftDR => dr_cell_4_63:a_18_d_e.shiftDR
shiftDR => dr_cell_4_64:a_16_d_e.shiftDR
shiftDR => dr_cell_4_65:a_17_d_e.shiftDR
shiftDR => dr_cell_4_66:a_11_d_e.shiftDR
shiftDR => dr_cell_4_67:a_7_d_e.shiftDR
shiftDR => dr_cell_4_68:a_15_d_e.shiftDR
shiftDR => dr_cell_4_69:a_12_d_e.shiftDR
shiftDR => dr_cell_4_70:a_8_d_e.shiftDR
shiftDR => dr_cell_4_71:a_4_d_e.shiftDR
shiftDR => dr_cell_4_72:a_2_d_e.shiftDR
shiftDR => dr_cell_4_73:a_6_d_e.shiftDR
shiftDR => dr_cell_4_74:a_20_d_e.shiftDR
shiftDR => dr_cell_4_75:a_5_d_e.shiftDR
shiftDR => dr_cell_4_76:a_9_d_e.shiftDR
shiftDR => dr_cell_4_77:a_19_d_e.shiftDR
shiftDR => dr_cell_4_78:a_0_d_e.shiftDR
shiftDR => dr_cell_4_79:a_1_d_e.shiftDR
shiftDR => dr_cell_4_80:a_10_d_e.shiftDR
shiftDR => dr_cell_4_81:a_13_d_e.shiftDR
shiftDR => dr_cell_4_82:a_3_d_e.shiftDR
ladder_fpga_sc_tck_c_i => dr_cell_4_62:a_14_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_63:a_18_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_64:a_16_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_65:a_17_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_66:a_11_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_67:a_7_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_68:a_15_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_69:a_12_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_70:a_8_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_71:a_4_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_72:a_2_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_73:a_6_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_74:a_20_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_75:a_5_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_76:a_9_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_77:a_19_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_78:a_0_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_79:a_1_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_80:a_10_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_81:a_13_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_82:a_3_d_e.ladder_fpga_sc_tck_c_i


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_62:a_14_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_63:a_18_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_64:a_16_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_65:a_17_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_66:a_11_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_67:a_7_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_68:a_15_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_69:a_12_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_70:a_8_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_71:a_4_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_72:a_2_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_73:a_6_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_74:a_20_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_75:a_5_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_76:a_9_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_77:a_19_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_78:a_0_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_79:a_1_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_80:a_10_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_81:a_13_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_22_COMP_ladder_fpga_SC_DEBUG_REG:COMP_ladder_fpga_SC_DEBUG_REG|dr_cell_4_82:a_3_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SCLR
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE
reset_bar => dr_cell_3_1:a_8_d_e.reset_bar
reset_bar => dr_cell_3_3:a_11_d_e.reset_bar
reset_bar => dr_cell_3_6:a_6_d_e.reset_bar
reset_bar => dr_cell_3_9:a_20_d_e.reset_bar
reset_bar => dr_cell_3_10:a_16_d_e.reset_bar
reset_bar => dr_cell_3_11:a_4_d_e.reset_bar
reset_bar => dr_cell_3_13:a_0_d_e.reset_bar
reset_bar => dr_cell_3_15:a_12_d_e.reset_bar
reset_bar => dr_cell_3_16:a_22_d_e.reset_bar
reset_bar => dr_cell_3_17:a_2_d_e.reset_bar
reset_bar => dr_cell_3_19:a_18_d_e.reset_bar
reset_bar => dr_cell_3_20:a_14_d_e.reset_bar
reset_bar => dr_cell_3_21:a_10_d_e.reset_bar
ladder_fpga_sc_updateDR_configgen => dr_cell_3:a_23_b_c.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_1:a_8_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_2:a_21_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_3:a_11_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_4:a_5_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_5:a_17_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_6:a_6_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_7:a_19_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_8:a_7_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_9:a_20_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_10:a_16_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_11:a_4_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_12:a_3_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_13:a_0_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_14:a_9_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_15:a_12_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_16:a_22_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_17:a_2_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_18:a_15_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_19:a_18_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_20:a_14_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_21:a_10_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_22:a_1_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_3_23:a_13_d_e.ladder_fpga_sc_updateDR_configgen
G_664 => dr_cell_3:a_23_b_c.G_664
G_664 => dr_cell_3_1:a_8_d_e.G_664
G_664 => dr_cell_3_2:a_21_d_e.G_664
G_664 => dr_cell_3_3:a_11_d_e.G_664
G_664 => dr_cell_3_4:a_5_d_e.G_664
G_664 => dr_cell_3_5:a_17_d_e.G_664
G_664 => dr_cell_3_6:a_6_d_e.G_664
G_664 => dr_cell_3_7:a_19_d_e.G_664
G_664 => dr_cell_3_8:a_7_d_e.G_664
G_664 => dr_cell_3_9:a_20_d_e.G_664
G_664 => dr_cell_3_10:a_16_d_e.G_664
G_664 => dr_cell_3_11:a_4_d_e.G_664
G_664 => dr_cell_3_12:a_3_d_e.G_664
G_664 => dr_cell_3_13:a_0_d_e.G_664
G_664 => dr_cell_3_14:a_9_d_e.G_664
G_664 => dr_cell_3_15:a_12_d_e.G_664
G_664 => dr_cell_3_16:a_22_d_e.G_664
G_664 => dr_cell_3_17:a_2_d_e.G_664
G_664 => dr_cell_3_18:a_15_d_e.G_664
G_664 => dr_cell_3_19:a_18_d_e.G_664
G_664 => dr_cell_3_20:a_14_d_e.G_664
G_664 => dr_cell_3_21:a_10_d_e.G_664
G_664 => dr_cell_3_22:a_1_d_e.G_664
G_664 => dr_cell_3_23:a_13_d_e.G_664
ladder_fpga_sc_tck_c => dr_cell_3:a_23_b_c.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_1:a_8_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_2:a_21_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_3:a_11_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_4:a_5_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_5:a_17_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_6:a_6_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_7:a_19_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_8:a_7_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_9:a_20_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_10:a_16_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_11:a_4_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_12:a_3_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_13:a_0_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_14:a_9_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_15:a_12_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_16:a_22_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_17:a_2_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_18:a_15_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_19:a_18_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_20:a_14_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_21:a_10_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_22:a_1_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_3_23:a_13_d_e.ladder_fpga_sc_tck_c
etat_present_ret_0 => dr_cell_3:a_23_b_c.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_1:a_8_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_2:a_21_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_3:a_11_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_4:a_5_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_5:a_17_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_6:a_6_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_7:a_19_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_8:a_7_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_9:a_20_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_10:a_16_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_11:a_4_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_12:a_3_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_13:a_0_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_14:a_9_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_15:a_12_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_16:a_22_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_17:a_2_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_18:a_15_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_19:a_18_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_20:a_14_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_21:a_10_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_22:a_1_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_3_23:a_13_d_e.etat_present_ret_0
ladder_fpga_sc_tdi_c => dr_cell_3:a_23_b_c.ladder_fpga_sc_tdi_c
shiftDR => dr_cell_3:a_23_b_c.shiftDR
shiftDR => dr_cell_3_1:a_8_d_e.shiftDR
shiftDR => dr_cell_3_2:a_21_d_e.shiftDR
shiftDR => dr_cell_3_3:a_11_d_e.shiftDR
shiftDR => dr_cell_3_4:a_5_d_e.shiftDR
shiftDR => dr_cell_3_5:a_17_d_e.shiftDR
shiftDR => dr_cell_3_6:a_6_d_e.shiftDR
shiftDR => dr_cell_3_7:a_19_d_e.shiftDR
shiftDR => dr_cell_3_8:a_7_d_e.shiftDR
shiftDR => dr_cell_3_9:a_20_d_e.shiftDR
shiftDR => dr_cell_3_10:a_16_d_e.shiftDR
shiftDR => dr_cell_3_11:a_4_d_e.shiftDR
shiftDR => dr_cell_3_12:a_3_d_e.shiftDR
shiftDR => dr_cell_3_13:a_0_d_e.shiftDR
shiftDR => dr_cell_3_14:a_9_d_e.shiftDR
shiftDR => dr_cell_3_15:a_12_d_e.shiftDR
shiftDR => dr_cell_3_16:a_22_d_e.shiftDR
shiftDR => dr_cell_3_17:a_2_d_e.shiftDR
shiftDR => dr_cell_3_18:a_15_d_e.shiftDR
shiftDR => dr_cell_3_19:a_18_d_e.shiftDR
shiftDR => dr_cell_3_20:a_14_d_e.shiftDR
shiftDR => dr_cell_3_21:a_10_d_e.shiftDR
shiftDR => dr_cell_3_22:a_1_d_e.shiftDR
shiftDR => dr_cell_3_23:a_13_d_e.shiftDR
ladder_fpga_sc_tck_c_i => dr_cell_3:a_23_b_c.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_1:a_8_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_2:a_21_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_3:a_11_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_4:a_5_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_5:a_17_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_6:a_6_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_7:a_19_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_8:a_7_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_9:a_20_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_10:a_16_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_11:a_4_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_12:a_3_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_13:a_0_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_14:a_9_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_15:a_12_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_16:a_22_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_17:a_2_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_18:a_15_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_19:a_18_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_20:a_14_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_21:a_10_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_22:a_1_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_3_23:a_13_d_e.ladder_fpga_sc_tck_c_i


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3:a_23_b_c
data_out_1 => ff1_RNO.DATAB
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
ladder_fpga_sc_tdi_c => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_664 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_1:a_8_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_664 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_2:a_21_d_e
data_out_1 => ff1_RNO.DATAB
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_664 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_3:a_11_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_664 => data_out_1_Z.ENA
G_664 => data_out_Z.ENA
reset_bar => data_out_1_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_1_Z.CLK
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_4:a_5_d_e
data_out_1 => ff1_RNO.DATAA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_664 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_5:a_17_d_e
data_out_1 => ff1_RNO.DATAB
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_664 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_6:a_6_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_664 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_7:a_19_d_e
data_out_1 => ff1_RNO.DATAB
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_664 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_8:a_7_d_e
data_out_1 => ff1_RNO.DATAA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_664 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_9:a_20_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_664 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_10:a_16_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_664 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_11:a_4_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_664 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_12:a_3_d_e
data_out_1 => ff1_RNO.DATAA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_664 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_13:a_0_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_664 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_14:a_9_d_e
data_out_1 => ff1_RNO.DATAA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_664 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_15:a_12_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_664 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_16:a_22_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_664 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_17:a_2_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_664 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_18:a_15_d_e
data_out_1 => ff1_RNO.DATAB
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_664 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_19:a_18_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_664 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_20:a_14_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_664 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_21:a_10_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_664 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_22:a_1_d_e
data_out_1 => ff1_RNO.DATAA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_664 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_24:COMP_LADDER_FPGA_SC_ROBOCLOCK_PHASE|dr_cell_3_23:a_13_d_e
data_out_1 => ff1_RNO.DATAB
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_664 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG
ladder_fpga_sc_updateDR_configgen => dr_cell_2:a_15_b_c.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_2_1:a_7_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_2_2:a_12_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_2_3:a_0_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_2_4:a_5_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_2_5:a_1_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_2_6:a_10_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_2_7:a_11_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_2_8:a_13_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_2_9:a_9_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_2_10:a_4_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_2_11:a_2_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_2_12:a_3_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_2_13:a_14_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_2_14:a_8_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_2_15:a_6_d_e.ladder_fpga_sc_updateDR_configgen
reset_bar => dr_cell_2:a_15_b_c.reset_bar
reset_bar => dr_cell_2_1:a_7_d_e.reset_bar
reset_bar => dr_cell_2_2:a_12_d_e.reset_bar
reset_bar => dr_cell_2_3:a_0_d_e.reset_bar
reset_bar => dr_cell_2_4:a_5_d_e.reset_bar
reset_bar => dr_cell_2_5:a_1_d_e.reset_bar
reset_bar => dr_cell_2_6:a_10_d_e.reset_bar
reset_bar => dr_cell_2_7:a_11_d_e.reset_bar
reset_bar => dr_cell_2_8:a_13_d_e.reset_bar
reset_bar => dr_cell_2_9:a_9_d_e.reset_bar
reset_bar => dr_cell_2_10:a_4_d_e.reset_bar
reset_bar => dr_cell_2_11:a_2_d_e.reset_bar
reset_bar => dr_cell_2_12:a_3_d_e.reset_bar
reset_bar => dr_cell_2_13:a_14_d_e.reset_bar
reset_bar => dr_cell_2_14:a_8_d_e.reset_bar
reset_bar => dr_cell_2_15:a_6_d_e.reset_bar
G_667 => dr_cell_2:a_15_b_c.G_667
G_667 => dr_cell_2_1:a_7_d_e.G_667
G_667 => dr_cell_2_2:a_12_d_e.G_667
G_667 => dr_cell_2_3:a_0_d_e.G_667
G_667 => dr_cell_2_4:a_5_d_e.G_667
G_667 => dr_cell_2_5:a_1_d_e.G_667
G_667 => dr_cell_2_6:a_10_d_e.G_667
G_667 => dr_cell_2_7:a_11_d_e.G_667
G_667 => dr_cell_2_8:a_13_d_e.G_667
G_667 => dr_cell_2_9:a_9_d_e.G_667
G_667 => dr_cell_2_10:a_4_d_e.G_667
G_667 => dr_cell_2_11:a_2_d_e.G_667
G_667 => dr_cell_2_12:a_3_d_e.G_667
G_667 => dr_cell_2_13:a_14_d_e.G_667
G_667 => dr_cell_2_14:a_8_d_e.G_667
G_667 => dr_cell_2_15:a_6_d_e.G_667
ladder_fpga_sc_tdi_c => dr_cell_2:a_15_b_c.ladder_fpga_sc_tdi_c
ladder_fpga_sc_tck_c => dr_cell_2:a_15_b_c.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_2_1:a_7_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_2_2:a_12_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_2_3:a_0_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_2_4:a_5_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_2_5:a_1_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_2_6:a_10_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_2_7:a_11_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_2_8:a_13_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_2_9:a_9_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_2_10:a_4_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_2_11:a_2_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_2_12:a_3_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_2_13:a_14_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_2_14:a_8_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_2_15:a_6_d_e.ladder_fpga_sc_tck_c
etat_present_ret_0 => dr_cell_2:a_15_b_c.etat_present_ret_0
etat_present_ret_0 => dr_cell_2_1:a_7_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_2_2:a_12_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_2_3:a_0_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_2_4:a_5_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_2_5:a_1_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_2_6:a_10_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_2_7:a_11_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_2_8:a_13_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_2_9:a_9_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_2_10:a_4_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_2_11:a_2_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_2_12:a_3_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_2_13:a_14_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_2_14:a_8_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_2_15:a_6_d_e.etat_present_ret_0
shiftDR => dr_cell_2:a_15_b_c.shiftDR
shiftDR => dr_cell_2_1:a_7_d_e.shiftDR
shiftDR => dr_cell_2_2:a_12_d_e.shiftDR
shiftDR => dr_cell_2_3:a_0_d_e.shiftDR
shiftDR => dr_cell_2_4:a_5_d_e.shiftDR
shiftDR => dr_cell_2_5:a_1_d_e.shiftDR
shiftDR => dr_cell_2_6:a_10_d_e.shiftDR
shiftDR => dr_cell_2_7:a_11_d_e.shiftDR
shiftDR => dr_cell_2_8:a_13_d_e.shiftDR
shiftDR => dr_cell_2_9:a_9_d_e.shiftDR
shiftDR => dr_cell_2_10:a_4_d_e.shiftDR
shiftDR => dr_cell_2_11:a_2_d_e.shiftDR
shiftDR => dr_cell_2_12:a_3_d_e.shiftDR
shiftDR => dr_cell_2_13:a_14_d_e.shiftDR
shiftDR => dr_cell_2_14:a_8_d_e.shiftDR
shiftDR => dr_cell_2_15:a_6_d_e.shiftDR
ladder_fpga_sc_tck_c_i => dr_cell_2:a_15_b_c.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_2_1:a_7_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_2_2:a_12_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_2_3:a_0_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_2_4:a_5_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_2_5:a_1_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_2_6:a_10_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_2_7:a_11_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_2_8:a_13_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_2_9:a_9_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_2_10:a_4_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_2_11:a_2_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_2_12:a_3_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_2_13:a_14_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_2_14:a_8_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_2_15:a_6_d_e.ladder_fpga_sc_tck_c_i


|ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2:a_15_b_c
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
ladder_fpga_sc_tdi_c => ff1_Z.DATAIN
G_667 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_1:a_7_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_667 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_2:a_12_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_667 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_3:a_0_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_667 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_4:a_5_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_667 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_5:a_1_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_667 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_6:a_10_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_667 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_7:a_11_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_667 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_8:a_13_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_667 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_9:a_9_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_667 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_10:a_4_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_667 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_11:a_2_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_667 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_12:a_3_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_667 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_13:a_14_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_667 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_14:a_8_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_667 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_16:COMP_LADDER_FPGA_SC_CONFIG|dr_cell_2_15:a_6_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_667 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC
reset_bar => dr_cell_1_1:a_12_d_e.reset_bar
reset_bar => dr_cell_1_3:a_7_d_e.reset_bar
reset_bar => dr_cell_1_4:a_5_d_e.reset_bar
reset_bar => dr_cell_1_5:a_1_d_e.reset_bar
reset_bar => dr_cell_1_7:a_10_d_e.reset_bar
reset_bar => dr_cell_1_8:a_14_d_e.reset_bar
reset_bar => dr_cell_1_13:a_18_d_e.reset_bar
reset_bar => dr_cell_1_14:a_9_d_e.reset_bar
reset_bar => dr_cell_1_15:a_3_d_e.reset_bar
reset_bar => dr_cell_1_16:a_0_d_e.reset_bar
reset_bar => dr_cell_1_19:a_16_d_e.reset_bar
ladder_fpga_sc_updateDR_configgen => dr_cell_1:a_19_b_c.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_1_1:a_12_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_1_2:a_17_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_1_3:a_7_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_1_4:a_5_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_1_5:a_1_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_1_6:a_15_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_1_7:a_10_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_1_8:a_14_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_1_9:a_8_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_1_10:a_4_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_1_11:a_13_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_1_12:a_6_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_1_13:a_18_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_1_14:a_9_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_1_15:a_3_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_1_16:a_0_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_1_17:a_2_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_1_18:a_11_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_1_19:a_16_d_e.ladder_fpga_sc_updateDR_configgen
G_670 => dr_cell_1:a_19_b_c.G_670
G_670 => dr_cell_1_1:a_12_d_e.G_670
G_670 => dr_cell_1_2:a_17_d_e.G_670
G_670 => dr_cell_1_3:a_7_d_e.G_670
G_670 => dr_cell_1_4:a_5_d_e.G_670
G_670 => dr_cell_1_5:a_1_d_e.G_670
G_670 => dr_cell_1_6:a_15_d_e.G_670
G_670 => dr_cell_1_7:a_10_d_e.G_670
G_670 => dr_cell_1_8:a_14_d_e.G_670
G_670 => dr_cell_1_9:a_8_d_e.G_670
G_670 => dr_cell_1_10:a_4_d_e.G_670
G_670 => dr_cell_1_11:a_13_d_e.G_670
G_670 => dr_cell_1_12:a_6_d_e.G_670
G_670 => dr_cell_1_13:a_18_d_e.G_670
G_670 => dr_cell_1_14:a_9_d_e.G_670
G_670 => dr_cell_1_15:a_3_d_e.G_670
G_670 => dr_cell_1_16:a_0_d_e.G_670
G_670 => dr_cell_1_17:a_2_d_e.G_670
G_670 => dr_cell_1_18:a_11_d_e.G_670
G_670 => dr_cell_1_19:a_16_d_e.G_670
ladder_fpga_sc_tck_c => dr_cell_1:a_19_b_c.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_1_1:a_12_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_1_2:a_17_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_1_3:a_7_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_1_4:a_5_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_1_5:a_1_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_1_6:a_15_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_1_7:a_10_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_1_8:a_14_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_1_9:a_8_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_1_10:a_4_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_1_11:a_13_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_1_12:a_6_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_1_13:a_18_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_1_14:a_9_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_1_15:a_3_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_1_16:a_0_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_1_17:a_2_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_1_18:a_11_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_1_19:a_16_d_e.ladder_fpga_sc_tck_c
etat_present_ret_0 => dr_cell_1:a_19_b_c.etat_present_ret_0
etat_present_ret_0 => dr_cell_1_1:a_12_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_1_2:a_17_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_1_3:a_7_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_1_4:a_5_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_1_5:a_1_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_1_6:a_15_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_1_7:a_10_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_1_8:a_14_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_1_9:a_8_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_1_10:a_4_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_1_11:a_13_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_1_12:a_6_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_1_13:a_18_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_1_14:a_9_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_1_15:a_3_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_1_16:a_0_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_1_17:a_2_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_1_18:a_11_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_1_19:a_16_d_e.etat_present_ret_0
ladder_fpga_sc_tdi_c => dr_cell_1:a_19_b_c.ladder_fpga_sc_tdi_c
shiftDR => dr_cell_1:a_19_b_c.shiftDR
shiftDR => dr_cell_1_1:a_12_d_e.shiftDR
shiftDR => dr_cell_1_2:a_17_d_e.shiftDR
shiftDR => dr_cell_1_3:a_7_d_e.shiftDR
shiftDR => dr_cell_1_4:a_5_d_e.shiftDR
shiftDR => dr_cell_1_5:a_1_d_e.shiftDR
shiftDR => dr_cell_1_6:a_15_d_e.shiftDR
shiftDR => dr_cell_1_7:a_10_d_e.shiftDR
shiftDR => dr_cell_1_8:a_14_d_e.shiftDR
shiftDR => dr_cell_1_9:a_8_d_e.shiftDR
shiftDR => dr_cell_1_10:a_4_d_e.shiftDR
shiftDR => dr_cell_1_11:a_13_d_e.shiftDR
shiftDR => dr_cell_1_12:a_6_d_e.shiftDR
shiftDR => dr_cell_1_13:a_18_d_e.shiftDR
shiftDR => dr_cell_1_14:a_9_d_e.shiftDR
shiftDR => dr_cell_1_15:a_3_d_e.shiftDR
shiftDR => dr_cell_1_16:a_0_d_e.shiftDR
shiftDR => dr_cell_1_17:a_2_d_e.shiftDR
shiftDR => dr_cell_1_18:a_11_d_e.shiftDR
shiftDR => dr_cell_1_19:a_16_d_e.shiftDR
ladder_fpga_sc_tck_c_i => dr_cell_1:a_19_b_c.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_1_1:a_12_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_1_2:a_17_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_1_3:a_7_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_1_4:a_5_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_1_5:a_1_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_1_6:a_15_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_1_7:a_10_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_1_8:a_14_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_1_9:a_8_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_1_10:a_4_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_1_11:a_13_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_1_12:a_6_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_1_13:a_18_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_1_14:a_9_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_1_15:a_3_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_1_16:a_0_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_1_17:a_2_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_1_18:a_11_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_1_19:a_16_d_e.ladder_fpga_sc_tck_c_i


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1:a_19_b_c
data_out_1 => data_out_RNIIGVJ.DATAA
data_out_1 => ff1_RNO.DATAB
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
ladder_fpga_sc_tdi_c => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_670 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_1:a_12_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_670 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_2:a_17_d_e
data_out_1 => data_out_RNIKGVJ.DATAA
data_out_1 => ff1_RNO.DATAB
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_670 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_3:a_7_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_670 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_4:a_5_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_670 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_5:a_1_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_670 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_6:a_15_d_e
data_out_1 => data_out_RNIIGVJ.DATAA
data_out_1 => ff1_RNO.DATAB
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_670 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_7:a_10_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_670 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_8:a_14_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_670 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_9:a_8_d_e
data_out_1 => data_out_RNIICHD.DATAA
data_out_1 => ff1_RNO.DATAB
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_670 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_10:a_4_d_e
data_out_1 => data_out_RNIE1CC.DATAA
data_out_1 => ff1_RNO.DATAB
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_670 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_11:a_13_d_e
data_out_1 => data_out_RNIGGVJ.DATAA
data_out_1 => ff1_RNO.DATAB
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_670 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_12:a_6_d_e
data_out_1 => data_out_RNI0NUK.DATAA
data_out_1 => ff1_RNO.DATAB
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_670 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_13:a_18_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_670 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_14:a_9_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_670 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_15:a_3_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_670 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_16:a_0_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_670 => data_out_1_Z.ENA
G_670 => data_out_Z.ENA
reset_bar => data_out_1_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_1_Z.CLK
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_17:a_2_d_e
data_out_1 => data_out_RNISBPJ.DATAA
data_out_1 => ff1_RNO.DATAB
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_670 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_18:a_11_d_e
data_out_1 => data_out_RNIEGVJ.DATAA
data_out_1 => ff1_RNO.DATAB
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
scan_out => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
G_670 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_init_20:COMP_LADDER_FPGA_SC_LEVEL_SHIFTER_DAC|dr_cell_1_19:a_16_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_670 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|mux_tdo:COMP_ladder_fpga_SC_MUX_TDO
scan_out_11 => dr_scan_out_6_a_x_cZ.DATAB
scan_out_10 => dr_scan_out_6_a_x_cZ.DATAA
scan_out_9 => dr_scan_out_13_a_x_cZ.DATAB
scan_out_8 => dr_scan_out_13_a_x_cZ.DATAA
scan_out_7 => dr_scan_out_25_a_x_cZ.DATAB
scan_out_6 => dr_scan_out_25_a_x_cZ.DATAA
data_out_3 => dr_scan_out_31_cZ.DATAB
data_out_2 => dr_scan_out_15_a_cZ.DATAB
data_out_2 => dr_scan_out_15_cZ.DATAA
data_out_2 => dr_scan_out_30_cZ.DATAB
data_out_1_0 => dr_scan_out_29_cZ.DATAA
data_out_1_0 => dr_scan_out_30_cZ.DATAA
data_out_1_0 => dr_scan_out_31_cZ.DATAA
data_out_1 => dr_scan_out_22_cZ.DATAA
data_out_1 => dr_scan_out_29_cZ.DATAB
data_out_1 => dr_scan_out_15_a_cZ.DATAA
scan_out_5 => dr_scan_out_21_cZ.DATAA
scan_out_4 => dr_scan_out_21_a_cZ.DATAB
scan_out_3 => dr_scan_out_21_a_cZ.DATAA
scan_out_2 => dr_scan_out_18_cZ.DATAA
scan_out_1 => dr_scan_out_10_cZ.DATAA
scan_out_0 => dr_scan_out_3_cZ.DATAD
scan_out_0 => dr_scan_out_6_cZ.DATAB
scan_out_0 => dr_scan_out_10_cZ.DATAD
scan_out_0 => dr_scan_out_13_cZ.DATAB
scan_out_0 => dr_scan_out_18_cZ.DATAD
scan_out_0 => dr_scan_out_21_cZ.DATAC
scan_out_0 => dr_scan_out_25_cZ.DATAB
scan_out_0 => dr_scan_out_29_cZ.DATAC
data_out_0 => dr_scan_out_3_cZ.DATAC
data_out_0 => dr_scan_out_6_cZ.DATAA
data_out_0 => dr_scan_out_10_cZ.DATAC
data_out_0 => dr_scan_out_13_cZ.DATAA
data_out_0 => dr_scan_out_18_cZ.DATAC
data_out_0 => dr_scan_out_21_a_cZ.DATAC
data_out_0 => dr_scan_out_25_cZ.DATAA
data_out => dr_scan_out_3_cZ.DATAB
data_out => dr_scan_out_10_cZ.DATAB
data_out => dr_scan_out_18_cZ.DATAB
data_out => dr_scan_out_21_a_cZ.DATAD
data_out => dr_scan_out_21_cZ.DATAB
data_out => dr_scan_out_25_a_x_cZ.DATAC
data_out => dr_scan_out_13_a_x_cZ.DATAC
data_out => dr_scan_out_6_a_x_cZ.DATAC
scan_out => dr_scan_out_3_cZ.DATAA


|ladder_fpga|mux_2_1:COMP_ladder_fpga_SC_MUX_OUT
dr_scan_out_31 => z_x_cZ.DATAC
shiftIR => z_x_cZ.DATAB
scan_out => z_x_cZ.DATAA


|ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride
ladder_fpga_sc_updateDR_configgen => dr_cell_avec_pulse:a_15_b_c.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_avec_pulse_1:a_14_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_avec_pulse_2:a_2_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_avec_pulse_3:a_7_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_avec_pulse_4:a_4_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_avec_pulse_5:a_1_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_avec_pulse_6:a_11_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_avec_pulse_7:a_8_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_avec_pulse_8:a_5_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_avec_pulse_9:a_0_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_avec_pulse_10:a_10_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_avec_pulse_11:a_12_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_avec_pulse_12:a_9_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_avec_pulse_13:a_6_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_avec_pulse_14:a_3_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_avec_pulse_15:a_13_d_e.ladder_fpga_sc_updateDR_configgen
G_673 => dr_cell_avec_pulse:a_15_b_c.G_673
G_673 => dr_cell_avec_pulse_1:a_14_d_e.G_673
G_673 => dr_cell_avec_pulse_2:a_2_d_e.G_673
G_673 => dr_cell_avec_pulse_3:a_7_d_e.G_673
G_673 => dr_cell_avec_pulse_4:a_4_d_e.G_673
G_673 => dr_cell_avec_pulse_5:a_1_d_e.G_673
G_673 => dr_cell_avec_pulse_6:a_11_d_e.G_673
G_673 => dr_cell_avec_pulse_7:a_8_d_e.G_673
G_673 => dr_cell_avec_pulse_8:a_5_d_e.G_673
G_673 => dr_cell_avec_pulse_9:a_0_d_e.G_673
G_673 => dr_cell_avec_pulse_10:a_10_d_e.G_673
G_673 => dr_cell_avec_pulse_11:a_12_d_e.G_673
G_673 => dr_cell_avec_pulse_12:a_9_d_e.G_673
G_673 => dr_cell_avec_pulse_13:a_6_d_e.G_673
G_673 => dr_cell_avec_pulse_14:a_3_d_e.G_673
G_673 => dr_cell_avec_pulse_15:a_13_d_e.G_673
ladder_fpga_sc_tdi_c => dr_cell_avec_pulse:a_15_b_c.ladder_fpga_sc_tdi_c
ladder_fpga_sc_tck_c => dr_cell_avec_pulse:a_15_b_c.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_avec_pulse_1:a_14_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_avec_pulse_2:a_2_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_avec_pulse_3:a_7_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_avec_pulse_4:a_4_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_avec_pulse_5:a_1_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_avec_pulse_6:a_11_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_avec_pulse_7:a_8_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_avec_pulse_8:a_5_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_avec_pulse_9:a_0_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_avec_pulse_10:a_10_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_avec_pulse_11:a_12_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_avec_pulse_12:a_9_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_avec_pulse_13:a_6_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_avec_pulse_14:a_3_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_avec_pulse_15:a_13_d_e.ladder_fpga_sc_tck_c
etat_present_ret_0 => dr_cell_avec_pulse:a_15_b_c.etat_present_ret_0
etat_present_ret_0 => dr_cell_avec_pulse_1:a_14_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_avec_pulse_2:a_2_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_avec_pulse_3:a_7_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_avec_pulse_4:a_4_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_avec_pulse_5:a_1_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_avec_pulse_6:a_11_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_avec_pulse_7:a_8_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_avec_pulse_8:a_5_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_avec_pulse_9:a_0_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_avec_pulse_10:a_10_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_avec_pulse_11:a_12_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_avec_pulse_12:a_9_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_avec_pulse_13:a_6_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_avec_pulse_14:a_3_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_avec_pulse_15:a_13_d_e.etat_present_ret_0
shiftDR => dr_cell_avec_pulse:a_15_b_c.shiftDR
shiftDR => dr_cell_avec_pulse_1:a_14_d_e.shiftDR
shiftDR => dr_cell_avec_pulse_2:a_2_d_e.shiftDR
shiftDR => dr_cell_avec_pulse_3:a_7_d_e.shiftDR
shiftDR => dr_cell_avec_pulse_4:a_4_d_e.shiftDR
shiftDR => dr_cell_avec_pulse_5:a_1_d_e.shiftDR
shiftDR => dr_cell_avec_pulse_6:a_11_d_e.shiftDR
shiftDR => dr_cell_avec_pulse_7:a_8_d_e.shiftDR
shiftDR => dr_cell_avec_pulse_8:a_5_d_e.shiftDR
shiftDR => dr_cell_avec_pulse_9:a_0_d_e.shiftDR
shiftDR => dr_cell_avec_pulse_10:a_10_d_e.shiftDR
shiftDR => dr_cell_avec_pulse_11:a_12_d_e.shiftDR
shiftDR => dr_cell_avec_pulse_12:a_9_d_e.shiftDR
shiftDR => dr_cell_avec_pulse_13:a_6_d_e.shiftDR
shiftDR => dr_cell_avec_pulse_14:a_3_d_e.shiftDR
shiftDR => dr_cell_avec_pulse_15:a_13_d_e.shiftDR
ladder_fpga_sc_tck_c_i => dr_cell_avec_pulse:a_15_b_c.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_avec_pulse_1:a_14_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_avec_pulse_2:a_2_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_avec_pulse_3:a_7_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_avec_pulse_4:a_4_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_avec_pulse_5:a_1_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_avec_pulse_6:a_11_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_avec_pulse_7:a_8_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_avec_pulse_8:a_5_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_avec_pulse_9:a_0_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_avec_pulse_10:a_10_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_avec_pulse_11:a_12_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_avec_pulse_12:a_9_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_avec_pulse_13:a_6_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_avec_pulse_14:a_3_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_avec_pulse_15:a_13_d_e.ladder_fpga_sc_tck_c_i


|ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse:a_15_b_c
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
ladder_fpga_sc_tdi_c => ff1_Z.DATAIN
G_673 => ff2_Z.ENA
ladder_fpga_sc_updateDR_configgen => ff2_Z.CLK


|ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_1:a_14_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_673 => ff2_Z.ENA
ladder_fpga_sc_updateDR_configgen => ff2_Z.CLK


|ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_2:a_2_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_673 => ff2_Z.ENA
ladder_fpga_sc_updateDR_configgen => ff2_Z.CLK


|ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_3:a_7_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_673 => ff2_Z.ENA
ladder_fpga_sc_updateDR_configgen => ff2_Z.CLK


|ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_4:a_4_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_673 => ff2_Z.ENA
ladder_fpga_sc_updateDR_configgen => ff2_Z.CLK


|ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_5:a_1_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_673 => ff2_Z.ENA
ladder_fpga_sc_updateDR_configgen => ff2_Z.CLK


|ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_6:a_11_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_673 => ff2_Z.ENA
ladder_fpga_sc_updateDR_configgen => ff2_Z.CLK


|ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_7:a_8_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_673 => ff2_Z.ENA
ladder_fpga_sc_updateDR_configgen => ff2_Z.CLK


|ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_8:a_5_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_673 => ff2_Z.ENA
ladder_fpga_sc_updateDR_configgen => ff2_Z.CLK


|ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_9:a_0_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_673 => ff2_Z.ENA
ladder_fpga_sc_updateDR_configgen => ff2_Z.CLK


|ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_10:a_10_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_673 => ff2_Z.ENA
ladder_fpga_sc_updateDR_configgen => ff2_Z.CLK


|ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_11:a_12_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_673 => ff2_Z.ENA
ladder_fpga_sc_updateDR_configgen => ff2_Z.CLK


|ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_12:a_9_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_673 => ff2_Z.ENA
ladder_fpga_sc_updateDR_configgen => ff2_Z.CLK


|ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_13:a_6_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_673 => ff2_Z.ENA
ladder_fpga_sc_updateDR_configgen => ff2_Z.CLK


|ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_14:a_3_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_673 => ff2_Z.ENA
ladder_fpga_sc_updateDR_configgen => ff2_Z.CLK


|ladder_fpga|dr_x_bits_avec_pulse_work_ladder_fpga_ladder_fpga_arch_0layer0:allumage_hybride|dr_cell_avec_pulse_15:a_13_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_673 => ff2_Z.ENA
ladder_fpga_sc_updateDR_configgen => ff2_Z.CLK


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE
ladder_fpga_sc_updateDR_configgen => dr_cell_0:a_15_b_c.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_0_1:a_7_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_0_2:a_12_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_0_3:a_0_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_0_4:a_5_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_0_5:a_1_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_0_6:a_10_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_0_7:a_11_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_0_8:a_13_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_0_9:a_9_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_0_10:a_4_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_0_11:a_2_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_0_12:a_3_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_0_13:a_14_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_0_14:a_8_d_e.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_0_15:a_6_d_e.ladder_fpga_sc_updateDR_configgen
reset_bar => dr_cell_0:a_15_b_c.reset_bar
reset_bar => dr_cell_0_1:a_7_d_e.reset_bar
reset_bar => dr_cell_0_2:a_12_d_e.reset_bar
reset_bar => dr_cell_0_3:a_0_d_e.reset_bar
reset_bar => dr_cell_0_4:a_5_d_e.reset_bar
reset_bar => dr_cell_0_5:a_1_d_e.reset_bar
reset_bar => dr_cell_0_6:a_10_d_e.reset_bar
reset_bar => dr_cell_0_7:a_11_d_e.reset_bar
reset_bar => dr_cell_0_8:a_13_d_e.reset_bar
reset_bar => dr_cell_0_9:a_9_d_e.reset_bar
reset_bar => dr_cell_0_10:a_4_d_e.reset_bar
reset_bar => dr_cell_0_11:a_2_d_e.reset_bar
reset_bar => dr_cell_0_12:a_3_d_e.reset_bar
reset_bar => dr_cell_0_13:a_14_d_e.reset_bar
reset_bar => dr_cell_0_14:a_8_d_e.reset_bar
reset_bar => dr_cell_0_15:a_6_d_e.reset_bar
G_676 => dr_cell_0:a_15_b_c.G_676
G_676 => dr_cell_0_1:a_7_d_e.G_676
G_676 => dr_cell_0_2:a_12_d_e.G_676
G_676 => dr_cell_0_3:a_0_d_e.G_676
G_676 => dr_cell_0_4:a_5_d_e.G_676
G_676 => dr_cell_0_5:a_1_d_e.G_676
G_676 => dr_cell_0_6:a_10_d_e.G_676
G_676 => dr_cell_0_7:a_11_d_e.G_676
G_676 => dr_cell_0_8:a_13_d_e.G_676
G_676 => dr_cell_0_9:a_9_d_e.G_676
G_676 => dr_cell_0_10:a_4_d_e.G_676
G_676 => dr_cell_0_11:a_2_d_e.G_676
G_676 => dr_cell_0_12:a_3_d_e.G_676
G_676 => dr_cell_0_13:a_14_d_e.G_676
G_676 => dr_cell_0_14:a_8_d_e.G_676
G_676 => dr_cell_0_15:a_6_d_e.G_676
ladder_fpga_sc_tdi_c => dr_cell_0:a_15_b_c.ladder_fpga_sc_tdi_c
ladder_fpga_sc_tck_c => dr_cell_0:a_15_b_c.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_0_1:a_7_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_0_2:a_12_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_0_3:a_0_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_0_4:a_5_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_0_5:a_1_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_0_6:a_10_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_0_7:a_11_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_0_8:a_13_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_0_9:a_9_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_0_10:a_4_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_0_11:a_2_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_0_12:a_3_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_0_13:a_14_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_0_14:a_8_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_0_15:a_6_d_e.ladder_fpga_sc_tck_c
etat_present_ret_0 => dr_cell_0:a_15_b_c.etat_present_ret_0
etat_present_ret_0 => dr_cell_0_1:a_7_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_0_2:a_12_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_0_3:a_0_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_0_4:a_5_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_0_5:a_1_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_0_6:a_10_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_0_7:a_11_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_0_8:a_13_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_0_9:a_9_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_0_10:a_4_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_0_11:a_2_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_0_12:a_3_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_0_13:a_14_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_0_14:a_8_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_0_15:a_6_d_e.etat_present_ret_0
shiftDR => dr_cell_0:a_15_b_c.shiftDR
shiftDR => dr_cell_0_1:a_7_d_e.shiftDR
shiftDR => dr_cell_0_2:a_12_d_e.shiftDR
shiftDR => dr_cell_0_3:a_0_d_e.shiftDR
shiftDR => dr_cell_0_4:a_5_d_e.shiftDR
shiftDR => dr_cell_0_5:a_1_d_e.shiftDR
shiftDR => dr_cell_0_6:a_10_d_e.shiftDR
shiftDR => dr_cell_0_7:a_11_d_e.shiftDR
shiftDR => dr_cell_0_8:a_13_d_e.shiftDR
shiftDR => dr_cell_0_9:a_9_d_e.shiftDR
shiftDR => dr_cell_0_10:a_4_d_e.shiftDR
shiftDR => dr_cell_0_11:a_2_d_e.shiftDR
shiftDR => dr_cell_0_12:a_3_d_e.shiftDR
shiftDR => dr_cell_0_13:a_14_d_e.shiftDR
shiftDR => dr_cell_0_14:a_8_d_e.shiftDR
shiftDR => dr_cell_0_15:a_6_d_e.shiftDR
ladder_fpga_sc_tck_c_i => dr_cell_0:a_15_b_c.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_0_1:a_7_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_0_2:a_12_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_0_3:a_0_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_0_4:a_5_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_0_5:a_1_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_0_6:a_10_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_0_7:a_11_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_0_8:a_13_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_0_9:a_9_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_0_10:a_4_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_0_11:a_2_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_0_12:a_3_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_0_13:a_14_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_0_14:a_8_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_0_15:a_6_d_e.ladder_fpga_sc_tck_c_i


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0:a_15_b_c
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
ladder_fpga_sc_tdi_c => ff1_Z.DATAIN
G_676 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_1:a_7_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_676 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_2:a_12_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_676 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_3:a_0_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_676 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_4:a_5_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_676 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_5:a_1_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_676 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_6:a_10_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_676 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_7:a_11_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_676 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_8:a_13_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_676 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_9:a_9_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_676 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_10:a_4_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_676 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_11:a_2_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_676 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_12:a_3_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_676 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_13:a_14_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_676 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_14:a_8_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_676 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_BYPASS_HYBRIDE:COMP_ladder_fpga_SC_BYPASS_HYBRIDE|dr_cell_0_15:a_6_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_676 => data_out_Z.ENA
reset_bar => data_out_Z.ACLR
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS
pilotage_n_14 => dr_cell_4_98:a_6_d_e.pilotage_n
pilotage_n_13 => dr_cell_4_97:a_8_d_e.pilotage_n
pilotage_n_12 => dr_cell_4_96:a_14_d_e.pilotage_n
pilotage_n_11 => dr_cell_4_95:a_3_d_e.pilotage_n
pilotage_n_10 => dr_cell_4_94:a_2_d_e.pilotage_n
pilotage_n_9 => dr_cell_4_93:a_4_d_e.pilotage_n
pilotage_n_8 => dr_cell_4_92:a_9_d_e.pilotage_n
pilotage_n_7 => dr_cell_4_91:a_13_d_e.pilotage_n
pilotage_n_6 => dr_cell_4_90:a_11_d_e.pilotage_n
pilotage_n_5 => dr_cell_4_89:a_10_d_e.pilotage_n
pilotage_n_4 => dr_cell_4_88:a_1_d_e.pilotage_n
pilotage_n_3 => dr_cell_4_87:a_5_d_e.pilotage_n
pilotage_n_2 => dr_cell_4_86:a_0_d_e.pilotage_n
pilotage_n_1 => dr_cell_4_85:a_12_d_e.pilotage_n
pilotage_n_0 => dr_cell_4_84:a_7_d_e.pilotage_n
ladder_fpga_sc_tdi_c => dr_cell_4_83:a_15_b_c.ladder_fpga_sc_tdi_c
ladder_fpga_sc_tck_c => dr_cell_4_83:a_15_b_c.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_84:a_7_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_85:a_12_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_86:a_0_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_87:a_5_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_88:a_1_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_89:a_10_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_90:a_11_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_91:a_13_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_92:a_9_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_93:a_4_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_94:a_2_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_95:a_3_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_96:a_14_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_97:a_8_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_98:a_6_d_e.ladder_fpga_sc_tck_c
etat_present_ret_0 => dr_cell_4_83:a_15_b_c.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_84:a_7_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_85:a_12_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_86:a_0_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_87:a_5_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_88:a_1_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_89:a_10_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_90:a_11_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_91:a_13_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_92:a_9_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_93:a_4_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_94:a_2_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_95:a_3_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_96:a_14_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_97:a_8_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_98:a_6_d_e.etat_present_ret_0
pilotage_n => dr_cell_4_83:a_15_b_c.pilotage_n
shiftDR => dr_cell_4_83:a_15_b_c.shiftDR
shiftDR => dr_cell_4_84:a_7_d_e.shiftDR
shiftDR => dr_cell_4_85:a_12_d_e.shiftDR
shiftDR => dr_cell_4_86:a_0_d_e.shiftDR
shiftDR => dr_cell_4_87:a_5_d_e.shiftDR
shiftDR => dr_cell_4_88:a_1_d_e.shiftDR
shiftDR => dr_cell_4_89:a_10_d_e.shiftDR
shiftDR => dr_cell_4_90:a_11_d_e.shiftDR
shiftDR => dr_cell_4_91:a_13_d_e.shiftDR
shiftDR => dr_cell_4_92:a_9_d_e.shiftDR
shiftDR => dr_cell_4_93:a_4_d_e.shiftDR
shiftDR => dr_cell_4_94:a_2_d_e.shiftDR
shiftDR => dr_cell_4_95:a_3_d_e.shiftDR
shiftDR => dr_cell_4_96:a_14_d_e.shiftDR
shiftDR => dr_cell_4_97:a_8_d_e.shiftDR
shiftDR => dr_cell_4_98:a_6_d_e.shiftDR
ladder_fpga_sc_tck_c_i => dr_cell_4_83:a_15_b_c.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_84:a_7_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_85:a_12_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_86:a_0_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_87:a_5_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_88:a_1_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_89:a_10_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_90:a_11_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_91:a_13_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_92:a_9_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_93:a_4_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_94:a_2_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_95:a_3_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_96:a_14_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_97:a_8_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_98:a_6_d_e.ladder_fpga_sc_tck_c_i


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_83:a_15_b_c
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
pilotage_n => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
ladder_fpga_sc_tdi_c => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_84:a_7_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
pilotage_n => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_85:a_12_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
pilotage_n => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_86:a_0_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
pilotage_n => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_87:a_5_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
pilotage_n => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_88:a_1_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
pilotage_n => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_89:a_10_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
pilotage_n => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_90:a_11_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
pilotage_n => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_91:a_13_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
pilotage_n => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_92:a_9_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
pilotage_n => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_93:a_4_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
pilotage_n => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_94:a_2_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
pilotage_n => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_95:a_3_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
pilotage_n => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_96:a_14_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
pilotage_n => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_97:a_8_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
pilotage_n => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_16_COMP_ladder_fpga_SC_ETAT_ALIMS:COMP_ladder_fpga_SC_ETAT_ALIMS|dr_cell_4_98:a_6_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
pilotage_n => ff1_Z.ADATA
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_2:COMP_ladder_fpga_SC_REF_LATCHUP
ladder_fpga_sc_updateDR_configgen => dr_cell:a_1_b_c.ladder_fpga_sc_updateDR_configgen
ladder_fpga_sc_updateDR_configgen => dr_cell_5:a_0_d_e.ladder_fpga_sc_updateDR_configgen
G_679 => dr_cell:a_1_b_c.G_679
G_679 => dr_cell_5:a_0_d_e.G_679
ladder_fpga_sc_tdi_c => dr_cell:a_1_b_c.ladder_fpga_sc_tdi_c
ladder_fpga_sc_tck_c => dr_cell:a_1_b_c.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_5:a_0_d_e.ladder_fpga_sc_tck_c
etat_present_ret_0 => dr_cell:a_1_b_c.etat_present_ret_0
etat_present_ret_0 => dr_cell_5:a_0_d_e.etat_present_ret_0
shiftDR => dr_cell:a_1_b_c.shiftDR
shiftDR => dr_cell_5:a_0_d_e.shiftDR
ladder_fpga_sc_tck_c_i => dr_cell:a_1_b_c.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_5:a_0_d_e.ladder_fpga_sc_tck_c_i


|ladder_fpga|dr_x_bits_2:COMP_ladder_fpga_SC_REF_LATCHUP|dr_cell:a_1_b_c
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
ladder_fpga_sc_tdi_c => ff1_Z.DATAIN
G_679 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_2:COMP_ladder_fpga_SC_REF_LATCHUP|dr_cell_5:a_0_d_e
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN
G_679 => data_out_Z.ENA
ladder_fpga_sc_updateDR_configgen => data_out_Z.CLK


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE
temperature0_4 => dr_cell_4_141:a_4_d_e.temperature0_0
temperature0_7 => dr_cell_4_136:a_7_d_e.temperature0_0
temperature0_11 => dr_cell_4_134:a_11_d_e.temperature0_0
temperature0_3 => dr_cell_4_133:a_3_d_e.temperature0_0
temperature0_10 => dr_cell_4_127:a_10_d_e.temperature0_0
temperature0_9 => dr_cell_4_124:a_9_d_e.temperature0_0
temperature0_8 => dr_cell_4_121:a_8_d_e.temperature0_0
temperature0_0 => dr_cell_4_114:a_0_d_e.temperature0_0
temperature0_1 => dr_cell_4_113:a_1_d_e.temperature0_0
temperature0_5 => dr_cell_4_112:a_5_d_e.temperature0_0
temperature0_6 => dr_cell_4_110:a_6_d_e.temperature0_0
temperature0_2 => dr_cell_4_107:a_2_d_e.temperature0_0
temperature1_3 => dr_cell_4_146:a_15_d_e.temperature1_0
temperature1_5 => dr_cell_4_140:a_17_d_e.temperature1_0
temperature1_4 => dr_cell_4_132:a_16_d_e.temperature1_0
temperature1_8 => dr_cell_4_131:a_20_d_e.temperature1_0
temperature1_11 => dr_cell_4_126:a_23_d_e.temperature1_0
temperature1_10 => dr_cell_4_123:a_22_d_e.temperature1_0
temperature1_2 => dr_cell_4_120:a_14_d_e.temperature1_0
temperature1_0 => dr_cell_4_119:a_12_d_e.temperature1_0
temperature1_6 => dr_cell_4_111:a_18_d_e.temperature1_0
temperature1_7 => dr_cell_4_109:a_19_d_e.temperature1_0
temperature1_9 => dr_cell_4_105:a_21_d_e.temperature1_0
temperature1_1 => dr_cell_4_101:a_13_d_e.temperature1_0
temperature2_4 => dr_cell_4_145:a_28_d_e.temperature2_0
temperature2_5 => dr_cell_4_144:a_29_d_e.temperature2_0
temperature2_6 => dr_cell_4_143:a_30_d_e.temperature2_0
temperature2_7 => dr_cell_4_142:a_31_d_e.temperature2_0
temperature2_0 => dr_cell_4_129:a_24_d_e.temperature2_0
temperature2_11 => dr_cell_4_122:a_35_d_e.temperature2_0
temperature2_1 => dr_cell_4_118:a_25_d_e.temperature2_0
temperature2_9 => dr_cell_4_116:a_33_d_e.temperature2_0
temperature2_3 => dr_cell_4_115:a_27_d_e.temperature2_0
temperature2_8 => dr_cell_4_108:a_32_d_e.temperature2_0
temperature2_10 => dr_cell_4_106:a_34_d_e.temperature2_0
temperature2_2 => dr_cell_4_100:a_26_d_e.temperature2_0
temperature3_9 => dr_cell_4_139:a_45_d_e.temperature3_0
temperature3_10 => dr_cell_4_138:a_46_d_e.temperature3_0
temperature3_7 => dr_cell_4_137:a_43_d_e.temperature3_0
temperature3_5 => dr_cell_4_135:a_41_d_e.temperature3_0
temperature3_6 => dr_cell_4_130:a_42_d_e.temperature3_0
temperature3_1 => dr_cell_4_128:a_37_d_e.temperature3_0
temperature3_0 => dr_cell_4_125:a_36_d_e.temperature3_0
temperature3_2 => dr_cell_4_117:a_38_d_e.temperature3_0
temperature3_8 => dr_cell_4_104:a_44_d_e.temperature3_0
temperature3_3 => dr_cell_4_103:a_39_d_e.temperature3_0
temperature3_4 => dr_cell_4_102:a_40_d_e.temperature3_0
temperature3_11 => dr_cell_4_99:a_47_b_c.temperature3_0
ladder_fpga_sc_tdi_c => dr_cell_4_99:a_47_b_c.ladder_fpga_sc_tdi_c
ladder_fpga_sc_tck_c => dr_cell_4_99:a_47_b_c.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_100:a_26_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_101:a_13_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_102:a_40_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_103:a_39_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_104:a_44_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_105:a_21_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_106:a_34_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_107:a_2_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_108:a_32_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_109:a_19_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_110:a_6_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_111:a_18_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_112:a_5_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_113:a_1_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_114:a_0_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_115:a_27_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_116:a_33_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_117:a_38_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_118:a_25_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_119:a_12_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_120:a_14_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_121:a_8_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_122:a_35_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_123:a_22_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_124:a_9_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_125:a_36_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_126:a_23_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_127:a_10_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_128:a_37_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_129:a_24_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_130:a_42_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_131:a_20_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_132:a_16_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_133:a_3_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_134:a_11_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_135:a_41_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_136:a_7_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_137:a_43_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_138:a_46_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_139:a_45_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_140:a_17_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_141:a_4_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_142:a_31_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_143:a_30_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_144:a_29_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_145:a_28_d_e.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => dr_cell_4_146:a_15_d_e.ladder_fpga_sc_tck_c
etat_present_ret_0 => dr_cell_4_99:a_47_b_c.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_100:a_26_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_101:a_13_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_102:a_40_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_103:a_39_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_104:a_44_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_105:a_21_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_106:a_34_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_107:a_2_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_108:a_32_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_109:a_19_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_110:a_6_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_111:a_18_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_112:a_5_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_113:a_1_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_114:a_0_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_115:a_27_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_116:a_33_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_117:a_38_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_118:a_25_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_119:a_12_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_120:a_14_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_121:a_8_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_122:a_35_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_123:a_22_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_124:a_9_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_125:a_36_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_126:a_23_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_127:a_10_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_128:a_37_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_129:a_24_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_130:a_42_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_131:a_20_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_132:a_16_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_133:a_3_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_134:a_11_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_135:a_41_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_136:a_7_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_137:a_43_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_138:a_46_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_139:a_45_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_140:a_17_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_141:a_4_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_142:a_31_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_143:a_30_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_144:a_29_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_145:a_28_d_e.etat_present_ret_0
etat_present_ret_0 => dr_cell_4_146:a_15_d_e.etat_present_ret_0
shiftDR => dr_cell_4_99:a_47_b_c.shiftDR
shiftDR => dr_cell_4_100:a_26_d_e.shiftDR
shiftDR => dr_cell_4_101:a_13_d_e.shiftDR
shiftDR => dr_cell_4_102:a_40_d_e.shiftDR
shiftDR => dr_cell_4_103:a_39_d_e.shiftDR
shiftDR => dr_cell_4_104:a_44_d_e.shiftDR
shiftDR => dr_cell_4_105:a_21_d_e.shiftDR
shiftDR => dr_cell_4_106:a_34_d_e.shiftDR
shiftDR => dr_cell_4_107:a_2_d_e.shiftDR
shiftDR => dr_cell_4_108:a_32_d_e.shiftDR
shiftDR => dr_cell_4_109:a_19_d_e.shiftDR
shiftDR => dr_cell_4_110:a_6_d_e.shiftDR
shiftDR => dr_cell_4_111:a_18_d_e.shiftDR
shiftDR => dr_cell_4_112:a_5_d_e.shiftDR
shiftDR => dr_cell_4_113:a_1_d_e.shiftDR
shiftDR => dr_cell_4_114:a_0_d_e.shiftDR
shiftDR => dr_cell_4_115:a_27_d_e.shiftDR
shiftDR => dr_cell_4_116:a_33_d_e.shiftDR
shiftDR => dr_cell_4_117:a_38_d_e.shiftDR
shiftDR => dr_cell_4_118:a_25_d_e.shiftDR
shiftDR => dr_cell_4_119:a_12_d_e.shiftDR
shiftDR => dr_cell_4_120:a_14_d_e.shiftDR
shiftDR => dr_cell_4_121:a_8_d_e.shiftDR
shiftDR => dr_cell_4_122:a_35_d_e.shiftDR
shiftDR => dr_cell_4_123:a_22_d_e.shiftDR
shiftDR => dr_cell_4_124:a_9_d_e.shiftDR
shiftDR => dr_cell_4_125:a_36_d_e.shiftDR
shiftDR => dr_cell_4_126:a_23_d_e.shiftDR
shiftDR => dr_cell_4_127:a_10_d_e.shiftDR
shiftDR => dr_cell_4_128:a_37_d_e.shiftDR
shiftDR => dr_cell_4_129:a_24_d_e.shiftDR
shiftDR => dr_cell_4_130:a_42_d_e.shiftDR
shiftDR => dr_cell_4_131:a_20_d_e.shiftDR
shiftDR => dr_cell_4_132:a_16_d_e.shiftDR
shiftDR => dr_cell_4_133:a_3_d_e.shiftDR
shiftDR => dr_cell_4_134:a_11_d_e.shiftDR
shiftDR => dr_cell_4_135:a_41_d_e.shiftDR
shiftDR => dr_cell_4_136:a_7_d_e.shiftDR
shiftDR => dr_cell_4_137:a_43_d_e.shiftDR
shiftDR => dr_cell_4_138:a_46_d_e.shiftDR
shiftDR => dr_cell_4_139:a_45_d_e.shiftDR
shiftDR => dr_cell_4_140:a_17_d_e.shiftDR
shiftDR => dr_cell_4_141:a_4_d_e.shiftDR
shiftDR => dr_cell_4_142:a_31_d_e.shiftDR
shiftDR => dr_cell_4_143:a_30_d_e.shiftDR
shiftDR => dr_cell_4_144:a_29_d_e.shiftDR
shiftDR => dr_cell_4_145:a_28_d_e.shiftDR
shiftDR => dr_cell_4_146:a_15_d_e.shiftDR
ladder_fpga_sc_tck_c_i => dr_cell_4_99:a_47_b_c.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_100:a_26_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_101:a_13_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_102:a_40_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_103:a_39_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_104:a_44_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_105:a_21_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_106:a_34_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_107:a_2_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_108:a_32_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_109:a_19_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_110:a_6_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_111:a_18_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_112:a_5_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_113:a_1_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_114:a_0_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_115:a_27_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_116:a_33_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_117:a_38_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_118:a_25_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_119:a_12_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_120:a_14_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_121:a_8_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_122:a_35_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_123:a_22_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_124:a_9_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_125:a_36_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_126:a_23_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_127:a_10_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_128:a_37_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_129:a_24_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_130:a_42_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_131:a_20_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_132:a_16_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_133:a_3_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_134:a_11_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_135:a_41_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_136:a_7_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_137:a_43_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_138:a_46_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_139:a_45_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_140:a_17_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_141:a_4_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_142:a_31_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_143:a_30_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_144:a_29_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_145:a_28_d_e.ladder_fpga_sc_tck_c_i
ladder_fpga_sc_tck_c_i => dr_cell_4_146:a_15_d_e.ladder_fpga_sc_tck_c_i


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_99:a_47_b_c
temperature3_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
ladder_fpga_sc_tdi_c => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_100:a_26_d_e
temperature2_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_101:a_13_d_e
temperature1_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_102:a_40_d_e
temperature3_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_103:a_39_d_e
temperature3_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_104:a_44_d_e
temperature3_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_105:a_21_d_e
temperature1_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_106:a_34_d_e
temperature2_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_107:a_2_d_e
temperature0_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_108:a_32_d_e
temperature2_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_109:a_19_d_e
temperature1_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_110:a_6_d_e
temperature0_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_111:a_18_d_e
temperature1_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_112:a_5_d_e
temperature0_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_113:a_1_d_e
temperature0_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_114:a_0_d_e
temperature0_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_115:a_27_d_e
temperature2_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_116:a_33_d_e
temperature2_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_117:a_38_d_e
temperature3_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_118:a_25_d_e
temperature2_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_119:a_12_d_e
temperature1_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_120:a_14_d_e
temperature1_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_121:a_8_d_e
temperature0_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_122:a_35_d_e
temperature2_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_123:a_22_d_e
temperature1_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_124:a_9_d_e
temperature0_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_125:a_36_d_e
temperature3_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_126:a_23_d_e
temperature1_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_127:a_10_d_e
temperature0_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_128:a_37_d_e
temperature3_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_129:a_24_d_e
temperature2_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_130:a_42_d_e
temperature3_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_131:a_20_d_e
temperature1_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_132:a_16_d_e
temperature1_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_133:a_3_d_e
temperature0_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_134:a_11_d_e
temperature0_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_135:a_41_d_e
temperature3_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_136:a_7_d_e
temperature0_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_137:a_43_d_e
temperature3_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_138:a_46_d_e
temperature3_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_139:a_45_d_e
temperature3_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_140:a_17_d_e
temperature1_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_141:a_4_d_e
temperature0_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_142:a_31_d_e
temperature2_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_143:a_30_d_e
temperature2_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_144:a_29_d_e
temperature2_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_145:a_28_d_e
temperature2_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|dr_x_bits_48:COMP_ladder_fpga_SC_TEMPERATURE|dr_cell_4_146:a_15_d_e
temperature1_0 => ff1_Z.ADATA
ladder_fpga_sc_tck_c_i => scan_out_Z.CLK
shiftDR => ff1_Z.SLOAD
etat_present_ret_0 => ff1_Z.ENA
etat_present_ret_0 => scan_out_Z.ENA
ladder_fpga_sc_tck_c => ff1_Z.CLK
scan_out => ff1_Z.DATAIN


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4
ladder_fpga_event_controller_state_0 => signaux_hybrides:gen_chainage_8_comp_chainage_i.ladder_fpga_event_controller_state_0
ladder_fpga_event_controller_state_0 => signaux_hybrides_1:gen_chainage_10_comp_chainage_i.ladder_fpga_event_controller_state_0
ladder_fpga_event_controller_state_0 => signaux_hybrides_2:gen_chainage_11_comp_chainage_i.ladder_fpga_event_controller_state_0
ladder_fpga_event_controller_state_0 => signaux_hybrides_3:gen_chainage_15_comp_chainage_i.ladder_fpga_event_controller_state_0
ladder_fpga_event_controller_state_0 => signaux_hybrides_4:gen_chainage_0_comp_chainage_i.ladder_fpga_event_controller_state_0
ladder_fpga_event_controller_state_0 => signaux_hybrides_5:gen_chainage_4_comp_chainage_i.ladder_fpga_event_controller_state_0
ladder_fpga_event_controller_state_0 => signaux_hybrides_6:gen_chainage_13_comp_chainage_i.ladder_fpga_event_controller_state_0
ladder_fpga_event_controller_state_0 => signaux_hybrides_7:gen_chainage_1_comp_chainage_i.ladder_fpga_event_controller_state_0
ladder_fpga_event_controller_state_0 => signaux_hybrides_8:gen_chainage_3_comp_chainage_i.ladder_fpga_event_controller_state_0
ladder_fpga_event_controller_state_0 => signaux_hybrides_9:gen_chainage_7_comp_chainage_i.ladder_fpga_event_controller_state_0
ladder_fpga_event_controller_state_0 => signaux_hybrides_10:gen_chainage_5_comp_chainage_i.ladder_fpga_event_controller_state_0
ladder_fpga_event_controller_state_0 => signaux_hybrides_11:gen_chainage_9_comp_chainage_i.ladder_fpga_event_controller_state_0
ladder_fpga_event_controller_state_0 => signaux_hybrides_12:gen_chainage_12_comp_chainage_i.ladder_fpga_event_controller_state_0
ladder_fpga_event_controller_state_0 => signaux_hybrides_13:gen_chainage_14_comp_chainage_i.ladder_fpga_event_controller_state_0
ladder_fpga_event_controller_state_0 => signaux_hybrides_14:gen_chainage_2_comp_chainage_i.ladder_fpga_event_controller_state_0
ladder_fpga_event_controller_state_0 => signaux_hybrides_15:gen_chainage_6_comp_chainage_i.ladder_fpga_event_controller_state_0
latchup_hybride_c_0 => memoire_latchup_general:control_alim.latchup_hybride_c_0
latchup_hybride_c_1 => memoire_latchup_general:control_alim.latchup_hybride_c_1
latchup_hybride_c_2 => memoire_latchup_general:control_alim.latchup_hybride_c_2
latchup_hybride_c_3 => memoire_latchup_general:control_alim.latchup_hybride_c_3
latchup_hybride_c_4 => memoire_latchup_general:control_alim.latchup_hybride_c_4
latchup_hybride_c_5 => memoire_latchup_general:control_alim.latchup_hybride_c_5
latchup_hybride_c_6 => memoire_latchup_general:control_alim.latchup_hybride_c_6
latchup_hybride_c_7 => memoire_latchup_general:control_alim.latchup_hybride_c_7
latchup_hybride_c_8 => memoire_latchup_general:control_alim.latchup_hybride_c_8
latchup_hybride_c_9 => memoire_latchup_general:control_alim.latchup_hybride_c_9
latchup_hybride_c_10 => memoire_latchup_general:control_alim.latchup_hybride_c_10
latchup_hybride_c_11 => memoire_latchup_general:control_alim.latchup_hybride_c_11
latchup_hybride_c_12 => memoire_latchup_general:control_alim.latchup_hybride_c_12
latchup_hybride_c_13 => memoire_latchup_general:control_alim.latchup_hybride_c_13
latchup_hybride_c_14 => memoire_latchup_general:control_alim.latchup_hybride_c_14
latchup_hybride_c_15 => memoire_latchup_general:control_alim.latchup_hybride_c_15
sc_tdo_hybride_c_6 => signaux_hybrides_15:gen_chainage_6_comp_chainage_i.sc_tdo_hybride_c_0
sc_tdo_hybride_c_2 => signaux_hybrides_14:gen_chainage_2_comp_chainage_i.sc_tdo_hybride_c_0
sc_tdo_hybride_c_14 => signaux_hybrides_13:gen_chainage_14_comp_chainage_i.sc_tdo_hybride_c_0
sc_tdo_hybride_c_12 => signaux_hybrides_12:gen_chainage_12_comp_chainage_i.sc_tdo_hybride_c_0
sc_tdo_hybride_c_9 => signaux_hybrides_11:gen_chainage_9_comp_chainage_i.sc_tdo_hybride_c_0
sc_tdo_hybride_c_5 => signaux_hybrides_10:gen_chainage_5_comp_chainage_i.sc_tdo_hybride_c_0
sc_tdo_hybride_c_1 => signaux_hybrides_7:gen_chainage_1_comp_chainage_i.sc_tdo_hybride_c_0
sc_tdo_hybride_c_13 => signaux_hybrides_6:gen_chainage_13_comp_chainage_i.sc_tdo_hybride_c_0
sc_tdo_hybride_c_10 => signaux_hybrides_1:gen_chainage_10_comp_chainage_i.sc_tdo_hybride_c_0
sc_tdo_hybride_c_8 => signaux_hybrides:gen_chainage_8_comp_chainage_i.sc_tdo_hybride_c_0
sc_tdo_hybride_c_0 => tdo_echelle_1_cZ.DATAA
sc_tdo_hybride_c_4 => tdo_echelle_1_a_cZ.DATAA
sc_tdo_hybride_c_3 => tdo_echelle_11_cZ.DATAA
sc_tdo_hybride_c_7 => tdo_echelle_11_a_cZ.DATAA
sc_tdo_hybride_c_11 => tdo_echelle_12_cZ.DATAA
sc_tdo_hybride_c_15 => tdo_echelle_12_a_cZ.DATAA
data_out_19 => signaux_hybrides_15:gen_chainage_6_comp_chainage_i.data_out_4
data_out_18 => signaux_hybrides_14:gen_chainage_2_comp_chainage_i.data_out_0
data_out_17 => signaux_hybrides_13:gen_chainage_14_comp_chainage_i.data_out_0
data_out_16 => signaux_hybrides_12:gen_chainage_12_comp_chainage_i.data_out_4
data_out_15 => signaux_hybrides_11:gen_chainage_9_comp_chainage_i.data_out_4
data_out_14 => signaux_hybrides_10:gen_chainage_5_comp_chainage_i.data_out_4
data_out_13 => signaux_hybrides_9:gen_chainage_7_comp_chainage_i.data_out_4
data_out_12 => signaux_hybrides_8:gen_chainage_3_comp_chainage_i.data_out_4
data_out_11 => signaux_hybrides_7:gen_chainage_1_comp_chainage_i.data_out_0
data_out_10 => signaux_hybrides_6:gen_chainage_13_comp_chainage_i.data_out_4
data_out_9 => signaux_hybrides_5:gen_chainage_4_comp_chainage_i.data_out_4
data_out_8 => signaux_hybrides_4:gen_chainage_0_comp_chainage_i.data_out_4
data_out_7 => signaux_hybrides_3:gen_chainage_15_comp_chainage_i.data_out_0
data_out_6 => signaux_hybrides_2:gen_chainage_11_comp_chainage_i.data_out_4
data_out_5 => signaux_hybrides_1:gen_chainage_10_comp_chainage_i.data_out_4
data_out_4 => signaux_hybrides:gen_chainage_8_comp_chainage_i.data_out
data_out_4 => signaux_hybrides_1:gen_chainage_10_comp_chainage_i.data_out
data_out_4 => signaux_hybrides_2:gen_chainage_11_comp_chainage_i.data_out_1
data_out_4 => signaux_hybrides_4:gen_chainage_0_comp_chainage_i.data_out
data_out_4 => signaux_hybrides_5:gen_chainage_4_comp_chainage_i.data_out_0
data_out_4 => signaux_hybrides_6:gen_chainage_13_comp_chainage_i.data_out_2
data_out_4 => signaux_hybrides_8:gen_chainage_3_comp_chainage_i.data_out
data_out_4 => signaux_hybrides_9:gen_chainage_7_comp_chainage_i.data_out_2
data_out_4 => signaux_hybrides_10:gen_chainage_5_comp_chainage_i.data_out_0
data_out_4 => signaux_hybrides_11:gen_chainage_9_comp_chainage_i.data_out
data_out_4 => signaux_hybrides_12:gen_chainage_12_comp_chainage_i.data_out_2
data_out_4 => signaux_hybrides_15:gen_chainage_6_comp_chainage_i.data_out_0
ladder_fpga_sc_tms_c => signaux_hybrides:gen_chainage_8_comp_chainage_i.ladder_fpga_sc_tms_c
ladder_fpga_sc_tms_c => signaux_hybrides_1:gen_chainage_10_comp_chainage_i.ladder_fpga_sc_tms_c
ladder_fpga_sc_tms_c => signaux_hybrides_2:gen_chainage_11_comp_chainage_i.ladder_fpga_sc_tms_c
ladder_fpga_sc_tms_c => signaux_hybrides_3:gen_chainage_15_comp_chainage_i.ladder_fpga_sc_tms_c
ladder_fpga_sc_tms_c => signaux_hybrides_4:gen_chainage_0_comp_chainage_i.ladder_fpga_sc_tms_c
ladder_fpga_sc_tms_c => signaux_hybrides_5:gen_chainage_4_comp_chainage_i.ladder_fpga_sc_tms_c
ladder_fpga_sc_tms_c => signaux_hybrides_6:gen_chainage_13_comp_chainage_i.ladder_fpga_sc_tms_c
ladder_fpga_sc_tms_c => signaux_hybrides_7:gen_chainage_1_comp_chainage_i.ladder_fpga_sc_tms_c
ladder_fpga_sc_tms_c => signaux_hybrides_8:gen_chainage_3_comp_chainage_i.ladder_fpga_sc_tms_c
ladder_fpga_sc_tms_c => signaux_hybrides_9:gen_chainage_7_comp_chainage_i.ladder_fpga_sc_tms_c
ladder_fpga_sc_tms_c => signaux_hybrides_10:gen_chainage_5_comp_chainage_i.ladder_fpga_sc_tms_c
ladder_fpga_sc_tms_c => signaux_hybrides_11:gen_chainage_9_comp_chainage_i.ladder_fpga_sc_tms_c
ladder_fpga_sc_tms_c => signaux_hybrides_12:gen_chainage_12_comp_chainage_i.ladder_fpga_sc_tms_c
ladder_fpga_sc_tms_c => signaux_hybrides_13:gen_chainage_14_comp_chainage_i.ladder_fpga_sc_tms_c
ladder_fpga_sc_tms_c => signaux_hybrides_14:gen_chainage_2_comp_chainage_i.ladder_fpga_sc_tms_c
ladder_fpga_sc_tms_c => signaux_hybrides_15:gen_chainage_6_comp_chainage_i.ladder_fpga_sc_tms_c
data_out_3 => signaux_hybrides:gen_chainage_8_comp_chainage_i.data_out_4
G_710 => memoire_latchup_general:control_alim.G_710
ff2_14 => memoire_latchup_general:control_alim.ff2
ff2_13 => memoire_latchup_general:control_alim.ff2_0
ff2_12 => memoire_latchup_general:control_alim.ff2_1
ff2_11 => memoire_latchup_general:control_alim.ff2_2
ff2_10 => memoire_latchup_general:control_alim.ff2_3
ff2_9 => memoire_latchup_general:control_alim.ff2_4
ff2_8 => memoire_latchup_general:control_alim.ff2_5
ff2_7 => memoire_latchup_general:control_alim.ff2_6
ff2_6 => memoire_latchup_general:control_alim.ff2_7
ff2_5 => memoire_latchup_general:control_alim.ff2_8
ff2_4 => memoire_latchup_general:control_alim.ff2_9
ff2_3 => memoire_latchup_general:control_alim.ff2_10
ff2_2 => memoire_latchup_general:control_alim.ff2_11
ff2_1 => memoire_latchup_general:control_alim.ff2_12
ff2_0 => memoire_latchup_general:control_alim.ff2_13
ff2 => memoire_latchup_general:control_alim.ff2_14
ladder_fpga_sc_tck_c => filtre_latchup:control_latchup.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => memoire_latchup_general:control_alim.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => signaux_hybrides:gen_chainage_8_comp_chainage_i.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => signaux_hybrides_1:gen_chainage_10_comp_chainage_i.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => signaux_hybrides_2:gen_chainage_11_comp_chainage_i.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => signaux_hybrides_3:gen_chainage_15_comp_chainage_i.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => signaux_hybrides_4:gen_chainage_0_comp_chainage_i.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => signaux_hybrides_5:gen_chainage_4_comp_chainage_i.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => signaux_hybrides_6:gen_chainage_13_comp_chainage_i.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => signaux_hybrides_7:gen_chainage_1_comp_chainage_i.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => signaux_hybrides_8:gen_chainage_3_comp_chainage_i.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => signaux_hybrides_9:gen_chainage_7_comp_chainage_i.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => signaux_hybrides_10:gen_chainage_5_comp_chainage_i.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => signaux_hybrides_11:gen_chainage_9_comp_chainage_i.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => signaux_hybrides_12:gen_chainage_12_comp_chainage_i.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => signaux_hybrides_13:gen_chainage_14_comp_chainage_i.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => signaux_hybrides_14:gen_chainage_2_comp_chainage_i.ladder_fpga_sc_tck_c
ladder_fpga_sc_tck_c => signaux_hybrides_15:gen_chainage_6_comp_chainage_i.ladder_fpga_sc_tck_c
data_out_2 => tdo_echelle_15_cZ.DATAA
data_out_2 => signaux_hybrides:gen_chainage_8_comp_chainage_i.data_out_1
data_out_2 => signaux_hybrides_1:gen_chainage_10_comp_chainage_i.data_out_3
data_out_2 => signaux_hybrides_2:gen_chainage_11_comp_chainage_i.data_out_3
data_out_2 => signaux_hybrides_3:gen_chainage_15_comp_chainage_i.data_out
data_out_2 => signaux_hybrides_4:gen_chainage_0_comp_chainage_i.data_out_3
data_out_2 => signaux_hybrides_5:gen_chainage_4_comp_chainage_i.data_out_3
data_out_2 => signaux_hybrides_6:gen_chainage_13_comp_chainage_i.data_out_3
data_out_2 => signaux_hybrides_7:gen_chainage_1_comp_chainage_i.data_out
data_out_2 => signaux_hybrides_8:gen_chainage_3_comp_chainage_i.data_out_3
data_out_2 => signaux_hybrides_9:gen_chainage_7_comp_chainage_i.data_out_3
data_out_2 => signaux_hybrides_10:gen_chainage_5_comp_chainage_i.data_out_3
data_out_2 => signaux_hybrides_11:gen_chainage_9_comp_chainage_i.data_out_1
data_out_2 => signaux_hybrides_12:gen_chainage_12_comp_chainage_i.data_out_3
data_out_2 => signaux_hybrides_13:gen_chainage_14_comp_chainage_i.data_out
data_out_2 => signaux_hybrides_14:gen_chainage_2_comp_chainage_i.data_out
data_out_2 => signaux_hybrides_15:gen_chainage_6_comp_chainage_i.data_out_3
data_out_1 => tdo_echelle_14_cZ.DATAA
data_out_1 => tdo_echelle_7_cZ.DATAA
data_out_1 => signaux_hybrides:gen_chainage_8_comp_chainage_i.data_out_3
data_out_1 => signaux_hybrides_1:gen_chainage_10_comp_chainage_i.data_out_2
data_out_1 => signaux_hybrides_2:gen_chainage_11_comp_chainage_i.data_out
data_out_1 => signaux_hybrides_4:gen_chainage_0_comp_chainage_i.data_out_1
data_out_1 => signaux_hybrides_5:gen_chainage_4_comp_chainage_i.data_out_1
data_out_1 => signaux_hybrides_6:gen_chainage_13_comp_chainage_i.data_out
data_out_1 => signaux_hybrides_8:gen_chainage_3_comp_chainage_i.data_out_1
data_out_1 => signaux_hybrides_9:gen_chainage_7_comp_chainage_i.data_out
data_out_1 => signaux_hybrides_10:gen_chainage_5_comp_chainage_i.data_out_1
data_out_1 => signaux_hybrides_11:gen_chainage_9_comp_chainage_i.data_out_2
data_out_1 => signaux_hybrides_12:gen_chainage_12_comp_chainage_i.data_out_0
data_out_1 => signaux_hybrides_15:gen_chainage_6_comp_chainage_i.data_out_1
data_out_0 => tdo_echelle_13_cZ.DATAA
data_out_0 => tdo_echelle_10_a_cZ.DATAB
data_out_0 => tdo_echelle_10_cZ.DATAA
data_out_0 => tdo_echelle_6_a_cZ.DATAB
data_out_0 => tdo_echelle_6_cZ.DATAA
data_out_0 => tdo_echelle_3_cZ.DATAA
data_out_0 => signaux_hybrides:gen_chainage_8_comp_chainage_i.data_out_2
data_out_0 => signaux_hybrides_1:gen_chainage_10_comp_chainage_i.data_out_1
data_out_0 => signaux_hybrides_2:gen_chainage_11_comp_chainage_i.data_out_0
data_out_0 => signaux_hybrides_4:gen_chainage_0_comp_chainage_i.data_out_2
data_out_0 => signaux_hybrides_5:gen_chainage_4_comp_chainage_i.data_out_2
data_out_0 => signaux_hybrides_6:gen_chainage_13_comp_chainage_i.data_out_0
data_out_0 => signaux_hybrides_8:gen_chainage_3_comp_chainage_i.data_out_2
data_out_0 => signaux_hybrides_9:gen_chainage_7_comp_chainage_i.data_out_0
data_out_0 => signaux_hybrides_10:gen_chainage_5_comp_chainage_i.data_out_2
data_out_0 => signaux_hybrides_11:gen_chainage_9_comp_chainage_i.data_out_3
data_out_0 => signaux_hybrides_12:gen_chainage_12_comp_chainage_i.data_out
data_out_0 => signaux_hybrides_15:gen_chainage_6_comp_chainage_i.data_out_2
z_x => tdo_echelle_12_a_cZ.DATAD
z_x => tdo_echelle_11_a_cZ.DATAD
z_x => tdo_echelle_1_a_cZ.DATAD
z_x => signaux_hybrides:gen_chainage_8_comp_chainage_i.z_x
z_x => signaux_hybrides_1:gen_chainage_10_comp_chainage_i.z_x
z_x => signaux_hybrides_2:gen_chainage_11_comp_chainage_i.z_x
z_x => signaux_hybrides_3:gen_chainage_15_comp_chainage_i.z_x
z_x => signaux_hybrides_4:gen_chainage_0_comp_chainage_i.z_x
z_x => signaux_hybrides_5:gen_chainage_4_comp_chainage_i.z_x
z_x => signaux_hybrides_6:gen_chainage_13_comp_chainage_i.z_x
z_x => signaux_hybrides_7:gen_chainage_1_comp_chainage_i.z_x
z_x => signaux_hybrides_8:gen_chainage_3_comp_chainage_i.z_x
z_x => signaux_hybrides_9:gen_chainage_7_comp_chainage_i.z_x
z_x => signaux_hybrides_10:gen_chainage_5_comp_chainage_i.z_x
z_x => signaux_hybrides_11:gen_chainage_9_comp_chainage_i.z_x
z_x => signaux_hybrides_12:gen_chainage_12_comp_chainage_i.z_x
z_x => signaux_hybrides_13:gen_chainage_14_comp_chainage_i.z_x
z_x => signaux_hybrides_14:gen_chainage_2_comp_chainage_i.z_x
z_x => signaux_hybrides_15:gen_chainage_6_comp_chainage_i.z_x
data_out => tdo_echelle_12_a_cZ.DATAB
data_out => tdo_echelle_12_cZ.DATAB
data_out => tdo_echelle_11_a_cZ.DATAB
data_out => tdo_echelle_11_cZ.DATAB
data_out => tdo_echelle_2_cZ.DATAA
data_out => tdo_echelle_1_a_cZ.DATAB
data_out => tdo_echelle_1_cZ.DATAB
data_out => tdo_echelle_10_a_cZ.DATAA
data_out => tdo_echelle_6_a_cZ.DATAA
data_out => signaux_hybrides:gen_chainage_8_comp_chainage_i.data_out_0
data_out => signaux_hybrides_1:gen_chainage_10_comp_chainage_i.data_out_0
data_out => signaux_hybrides_2:gen_chainage_11_comp_chainage_i.data_out_2
data_out => signaux_hybrides_4:gen_chainage_0_comp_chainage_i.data_out_0
data_out => signaux_hybrides_5:gen_chainage_4_comp_chainage_i.data_out
data_out => signaux_hybrides_6:gen_chainage_13_comp_chainage_i.data_out_1
data_out => signaux_hybrides_8:gen_chainage_3_comp_chainage_i.data_out_0
data_out => signaux_hybrides_9:gen_chainage_7_comp_chainage_i.data_out_1
data_out => signaux_hybrides_10:gen_chainage_5_comp_chainage_i.data_out
data_out => signaux_hybrides_11:gen_chainage_9_comp_chainage_i.data_out_0
data_out => signaux_hybrides_12:gen_chainage_12_comp_chainage_i.data_out_1
data_out => signaux_hybrides_15:gen_chainage_6_comp_chainage_i.data_out


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|filtre_latchup:control_latchup
pilotage_n_14 => enable_latchup_n_0_.DATAIN
pilotage_n_13 => enable_latchup_n_1_.DATAIN
pilotage_n_12 => enable_latchup_n_2_.DATAIN
pilotage_n_11 => enable_latchup_n_3_.DATAIN
pilotage_n_10 => enable_latchup_n_4_.DATAIN
pilotage_n_9 => enable_latchup_n_5_.DATAIN
pilotage_n_8 => enable_latchup_n_6_.DATAIN
pilotage_n_7 => enable_latchup_n_7_.DATAIN
pilotage_n_6 => enable_latchup_n_8_.DATAIN
pilotage_n_5 => enable_latchup_n_9_.DATAIN
pilotage_n_4 => enable_latchup_n_10_.DATAIN
pilotage_n_3 => enable_latchup_n_11_.DATAIN
pilotage_n_2 => enable_latchup_n_12_.DATAIN
pilotage_n_1 => enable_latchup_n_13_.DATAIN
pilotage_n_0 => enable_latchup_n_14_.DATAIN
ladder_fpga_sc_tck_c => enable_latchup_n_15_.CLK
ladder_fpga_sc_tck_c => enable_latchup_n_14_.CLK
ladder_fpga_sc_tck_c => enable_latchup_n_13_.CLK
ladder_fpga_sc_tck_c => enable_latchup_n_12_.CLK
ladder_fpga_sc_tck_c => enable_latchup_n_11_.CLK
ladder_fpga_sc_tck_c => enable_latchup_n_10_.CLK
ladder_fpga_sc_tck_c => enable_latchup_n_9_.CLK
ladder_fpga_sc_tck_c => enable_latchup_n_8_.CLK
ladder_fpga_sc_tck_c => enable_latchup_n_7_.CLK
ladder_fpga_sc_tck_c => enable_latchup_n_6_.CLK
ladder_fpga_sc_tck_c => enable_latchup_n_5_.CLK
ladder_fpga_sc_tck_c => enable_latchup_n_4_.CLK
ladder_fpga_sc_tck_c => enable_latchup_n_3_.CLK
ladder_fpga_sc_tck_c => enable_latchup_n_2_.CLK
ladder_fpga_sc_tck_c => enable_latchup_n_1_.CLK
ladder_fpga_sc_tck_c => enable_latchup_n_0_.CLK
pilotage_n => enable_latchup_n_15_.DATAIN


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim
latchup_hybride_c_15 => memoire_latchup_15:gen_15_latch_n.latchup_hybride_c_0
latchup_hybride_c_14 => memoire_latchup_14:gen_14_latch_n.latchup_hybride_c_0
latchup_hybride_c_13 => memoire_latchup_13:gen_13_latch_n.latchup_hybride_c_0
latchup_hybride_c_12 => memoire_latchup_12:gen_12_latch_n.latchup_hybride_c_0
latchup_hybride_c_11 => memoire_latchup_11:gen_11_latch_n.latchup_hybride_c_0
latchup_hybride_c_10 => memoire_latchup_10:gen_10_latch_n.latchup_hybride_c_0
latchup_hybride_c_9 => memoire_latchup_9:gen_9_latch_n.latchup_hybride_c_0
latchup_hybride_c_8 => memoire_latchup_8:gen_8_latch_n.latchup_hybride_c_0
latchup_hybride_c_7 => memoire_latchup_7:gen_7_latch_n.latchup_hybride_c_0
latchup_hybride_c_6 => memoire_latchup_6:gen_6_latch_n.latchup_hybride_c_0
latchup_hybride_c_5 => memoire_latchup_5:gen_5_latch_n.latchup_hybride_c_0
latchup_hybride_c_4 => memoire_latchup_4:gen_4_latch_n.latchup_hybride_c_0
latchup_hybride_c_3 => memoire_latchup_3:gen_3_latch_n.latchup_hybride_c_0
latchup_hybride_c_2 => memoire_latchup_2:gen_2_latch_n.latchup_hybride_c_0
latchup_hybride_c_1 => memoire_latchup_1:gen_1_latch_n.latchup_hybride_c_0
latchup_hybride_c_0 => memoire_latchup:gen_0_latch_n.latchup_hybride_c_0
enable_latchup_n_15 => memoire_latchup_15:gen_15_latch_n.enable_latchup_n_0
enable_latchup_n_14 => memoire_latchup_14:gen_14_latch_n.enable_latchup_n_0
enable_latchup_n_13 => memoire_latchup_13:gen_13_latch_n.enable_latchup_n_0
enable_latchup_n_12 => memoire_latchup_12:gen_12_latch_n.enable_latchup_n_0
enable_latchup_n_11 => memoire_latchup_11:gen_11_latch_n.enable_latchup_n_0
enable_latchup_n_10 => memoire_latchup_10:gen_10_latch_n.enable_latchup_n_0
enable_latchup_n_9 => memoire_latchup_9:gen_9_latch_n.enable_latchup_n_0
enable_latchup_n_8 => memoire_latchup_8:gen_8_latch_n.enable_latchup_n_0
enable_latchup_n_7 => memoire_latchup_7:gen_7_latch_n.enable_latchup_n_0
enable_latchup_n_6 => memoire_latchup_6:gen_6_latch_n.enable_latchup_n_0
enable_latchup_n_5 => memoire_latchup_5:gen_5_latch_n.enable_latchup_n_0
enable_latchup_n_4 => memoire_latchup_4:gen_4_latch_n.enable_latchup_n_0
enable_latchup_n_3 => memoire_latchup_3:gen_3_latch_n.enable_latchup_n_0
enable_latchup_n_2 => memoire_latchup_2:gen_2_latch_n.enable_latchup_n_0
enable_latchup_n_1 => memoire_latchup_1:gen_1_latch_n.enable_latchup_n_0
enable_latchup_n_0 => memoire_latchup:gen_0_latch_n.enable_latchup_n_0
ff2_14 => memoire_latchup_15:gen_15_latch_n.ff2
ladder_fpga_sc_tck_c => memoire_latchup_15:gen_15_latch_n.ladder_fpga_sc_tck_c
ff2_13 => memoire_latchup_14:gen_14_latch_n.ff2
ff2_12 => memoire_latchup_13:gen_13_latch_n.ff2
ff2_11 => memoire_latchup_12:gen_12_latch_n.ff2
ff2_10 => memoire_latchup_11:gen_11_latch_n.ff2
ff2_9 => memoire_latchup_10:gen_10_latch_n.ff2
ff2_8 => memoire_latchup_9:gen_9_latch_n.ff2
ff2_7 => memoire_latchup_8:gen_8_latch_n.ff2
ff2_6 => memoire_latchup_7:gen_7_latch_n.ff2
ff2_5 => memoire_latchup_6:gen_6_latch_n.ff2
ff2_4 => memoire_latchup_5:gen_5_latch_n.ff2
ff2_3 => memoire_latchup_4:gen_4_latch_n.ff2
ff2_2 => memoire_latchup_3:gen_3_latch_n.ff2
ff2_1 => memoire_latchup_2:gen_2_latch_n.ff2
ff2_0 => memoire_latchup_1:gen_1_latch_n.ff2
ff2 => memoire_latchup:gen_0_latch_n.ff2
G_710 => memoire_latchup:gen_0_latch_n.G_710
G_710 => memoire_latchup_1:gen_1_latch_n.G_710
G_710 => memoire_latchup_2:gen_2_latch_n.G_710
G_710 => memoire_latchup_3:gen_3_latch_n.G_710
G_710 => memoire_latchup_4:gen_4_latch_n.G_710
G_710 => memoire_latchup_5:gen_5_latch_n.G_710
G_710 => memoire_latchup_6:gen_6_latch_n.G_710
G_710 => memoire_latchup_7:gen_7_latch_n.G_710
G_710 => memoire_latchup_8:gen_8_latch_n.G_710
G_710 => memoire_latchup_9:gen_9_latch_n.G_710
G_710 => memoire_latchup_10:gen_10_latch_n.G_710
G_710 => memoire_latchup_11:gen_11_latch_n.G_710
G_710 => memoire_latchup_12:gen_12_latch_n.G_710
G_710 => memoire_latchup_13:gen_13_latch_n.G_710
G_710 => memoire_latchup_14:gen_14_latch_n.G_710
G_710 => memoire_latchup_15:gen_15_latch_n.G_710


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup:gen_0_latch_n
enable_latchup_n_0 => LatchupouExtinction_x.DATAB
latchup_hybride_c_0 => LatchupouExtinction_x.DATAA
G_710 => pilotage_n_RNO.DATAB
ff2 => pilotage_n_RNO.DATAA
ff2 => LatchupouExtinction_x.DATAC
ladder_fpga_sc_tck_c_i => pilotage_n_Z.CLK


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_1:gen_1_latch_n
enable_latchup_n_0 => LatchupouExtinction_x.DATAB
latchup_hybride_c_0 => LatchupouExtinction_x.DATAA
G_710 => pilotage_n_RNO.DATAB
ff2 => pilotage_n_RNO.DATAA
ff2 => LatchupouExtinction_x.DATAC
ladder_fpga_sc_tck_c_i => pilotage_n_Z.CLK


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_2:gen_2_latch_n
enable_latchup_n_0 => LatchupouExtinction_x.DATAB
latchup_hybride_c_0 => LatchupouExtinction_x.DATAA
G_710 => pilotage_n_RNO.DATAB
ff2 => pilotage_n_RNO.DATAA
ff2 => LatchupouExtinction_x.DATAC
ladder_fpga_sc_tck_c_i => pilotage_n_Z.CLK


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_3:gen_3_latch_n
enable_latchup_n_0 => LatchupouExtinction_x.DATAB
latchup_hybride_c_0 => LatchupouExtinction_x.DATAA
G_710 => pilotage_n_RNO.DATAB
ff2 => pilotage_n_RNO.DATAA
ff2 => LatchupouExtinction_x.DATAC
ladder_fpga_sc_tck_c_i => pilotage_n_Z.CLK


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_4:gen_4_latch_n
enable_latchup_n_0 => LatchupouExtinction_x.DATAB
latchup_hybride_c_0 => LatchupouExtinction_x.DATAA
G_710 => pilotage_n_RNO.DATAB
ff2 => pilotage_n_RNO.DATAA
ff2 => LatchupouExtinction_x.DATAC
ladder_fpga_sc_tck_c_i => pilotage_n_Z.CLK


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_5:gen_5_latch_n
enable_latchup_n_0 => LatchupouExtinction_x.DATAB
latchup_hybride_c_0 => LatchupouExtinction_x.DATAA
G_710 => pilotage_n_RNO.DATAB
ff2 => pilotage_n_RNO.DATAA
ff2 => LatchupouExtinction_x.DATAC
ladder_fpga_sc_tck_c_i => pilotage_n_Z.CLK


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_6:gen_6_latch_n
enable_latchup_n_0 => LatchupouExtinction_x.DATAB
latchup_hybride_c_0 => LatchupouExtinction_x.DATAA
G_710 => pilotage_n_RNO.DATAB
ff2 => pilotage_n_RNO.DATAA
ff2 => LatchupouExtinction_x.DATAC
ladder_fpga_sc_tck_c_i => pilotage_n_Z.CLK


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_7:gen_7_latch_n
enable_latchup_n_0 => LatchupouExtinction_x.DATAB
latchup_hybride_c_0 => LatchupouExtinction_x.DATAA
G_710 => pilotage_n_RNO.DATAB
ff2 => pilotage_n_RNO.DATAA
ff2 => LatchupouExtinction_x.DATAC
ladder_fpga_sc_tck_c_i => pilotage_n_Z.CLK


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_8:gen_8_latch_n
enable_latchup_n_0 => LatchupouExtinction_x.DATAB
latchup_hybride_c_0 => LatchupouExtinction_x.DATAA
G_710 => pilotage_n_RNO.DATAB
ff2 => pilotage_n_RNO.DATAA
ff2 => LatchupouExtinction_x.DATAC
ladder_fpga_sc_tck_c_i => pilotage_n_Z.CLK


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_9:gen_9_latch_n
enable_latchup_n_0 => LatchupouExtinction_x.DATAB
latchup_hybride_c_0 => LatchupouExtinction_x.DATAA
G_710 => pilotage_n_RNO.DATAB
ff2 => pilotage_n_RNO.DATAA
ff2 => LatchupouExtinction_x.DATAC
ladder_fpga_sc_tck_c_i => pilotage_n_Z.CLK


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_10:gen_10_latch_n
enable_latchup_n_0 => LatchupouExtinction_x.DATAB
latchup_hybride_c_0 => LatchupouExtinction_x.DATAA
G_710 => pilotage_n_RNO.DATAB
ff2 => pilotage_n_RNO.DATAA
ff2 => LatchupouExtinction_x.DATAC
ladder_fpga_sc_tck_c_i => pilotage_n_Z.CLK


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_11:gen_11_latch_n
enable_latchup_n_0 => LatchupouExtinction_x.DATAB
latchup_hybride_c_0 => LatchupouExtinction_x.DATAA
G_710 => pilotage_n_RNO.DATAB
ff2 => pilotage_n_RNO.DATAA
ff2 => LatchupouExtinction_x.DATAC
ladder_fpga_sc_tck_c_i => pilotage_n_Z.CLK


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_12:gen_12_latch_n
enable_latchup_n_0 => LatchupouExtinction_x.DATAB
latchup_hybride_c_0 => LatchupouExtinction_x.DATAA
G_710 => pilotage_n_RNO.DATAB
ff2 => pilotage_n_RNO.DATAA
ff2 => LatchupouExtinction_x.DATAC
ladder_fpga_sc_tck_c_i => pilotage_n_Z.CLK


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_13:gen_13_latch_n
enable_latchup_n_0 => LatchupouExtinction_x.DATAB
latchup_hybride_c_0 => LatchupouExtinction_x.DATAA
G_710 => pilotage_n_RNO.DATAB
ff2 => pilotage_n_RNO.DATAA
ff2 => LatchupouExtinction_x.DATAC
ladder_fpga_sc_tck_c_i => pilotage_n_Z.CLK


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_14:gen_14_latch_n
enable_latchup_n_0 => LatchupouExtinction_x.DATAB
latchup_hybride_c_0 => LatchupouExtinction_x.DATAA
G_710 => pilotage_n_RNO.DATAB
ff2 => pilotage_n_RNO.DATAA
ff2 => LatchupouExtinction_x.DATAC
ladder_fpga_sc_tck_c_i => pilotage_n_Z.CLK


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|memoire_latchup_general:control_alim|memoire_latchup_15:gen_15_latch_n
enable_latchup_n_0 => LatchupouExtinction_x.DATAB
latchup_hybride_c_0 => LatchupouExtinction_x.DATAA
ladder_fpga_sc_tck_c => ladder_fpga_sc_tck_c_i.DATAIN
ladder_fpga_sc_tck_c => pilotage_n_Z.CLK
G_710 => pilotage_n_RNO.DATAB
ff2 => pilotage_n_RNO.DATAA
ff2 => LatchupouExtinction_x.DATAC


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides:gen_chainage_8_comp_chainage_i
sc_tdo_hybride_c_0 => tdi_suivant_cZ.DATAA
ladder_fpga_event_controller_state_0 => tokenin_hyb_cZ.DATAB
data_out_4 => tdi_suivant_cZ.DATAB
z_x => sc_tdi_hyb_cZ.DATAD
z_x => tdi_suivant_cZ.DATAD
ladder_fpga_sc_tms_c => sc_tms_hyb_cZ.DATAA
data_out_3 => sc_tck_hyb_cZ.DATAC
data_out_3 => sc_tms_hyb_cZ.DATAC
data_out_3 => sc_tdi_hyb_cZ.DATAB
data_out_2 => sc_tck_hyb_cZ.DATAB
data_out_2 => sc_tms_hyb_cZ.DATAB
data_out_2 => sc_tdi_hyb_cZ.DATAA
ladder_fpga_sc_tck_c => sc_tck_hyb_cZ.DATAA
data_out_1 => un2_jtag_on_1_0_cZ.DATAC
data_out_0 => un2_jtag_on_1_0_cZ.DATAB
data_out => un2_jtag_on_1_0_cZ.DATAA
pilotage_n => tokenin_hyb_cZ.DATAA
pilotage_n => un2_jtag_on_1_0_cZ.DATAD


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_1:gen_chainage_10_comp_chainage_i
sc_tdo_hybride_c_0 => tdi_suivant_cZ.DATAA
ladder_fpga_event_controller_state_0 => tokenin_hyb_cZ.DATAB
ladder_fpga_sc_tms_c => sc_tms_hyb_x_cZ.DATAA
ladder_fpga_sc_tck_c => sc_tck_hyb_x_cZ.DATAA
data_out_4 => tdi_suivant_cZ.DATAB
z_x => sc_tdi_hyb_cZ.DATAB
z_x => tdi_suivant_cZ.DATAD
data_out_3 => un2_jtag_on_cZ.DATAB
data_out_2 => un2_jtag_on_0_cZ.DATAD
data_out_1 => un2_jtag_on_0_cZ.DATAC
data_out_0 => un2_jtag_on_0_cZ.DATAB
data_out => un2_jtag_on_0_cZ.DATAA
pilotage_n => tokenin_hyb_cZ.DATAA
pilotage_n => un2_jtag_on_cZ.DATAA


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_2:gen_chainage_11_comp_chainage_i
ladder_fpga_event_controller_state_0 => tokenin_hyb_cZ.DATAB
ladder_fpga_sc_tck_c => sc_tck_hyb_x_cZ.DATAA
ladder_fpga_sc_tms_c => sc_tms_hyb_x_cZ.DATAA
z_x => sc_tdi_hyb_cZ.DATAB
data_out_4 => un1_tdi_suivant_cZ.DATAC
data_out_3 => un2_jtag_on_cZ.DATAB
data_out_3 => un1_tdi_suivant_cZ.DATAB
data_out_2 => un2_jtag_on_0_cZ.DATAD
data_out_1 => un2_jtag_on_0_cZ.DATAC
data_out_0 => un2_jtag_on_0_cZ.DATAB
data_out => un2_jtag_on_0_cZ.DATAA
pilotage_n => tokenin_hyb_cZ.DATAA
pilotage_n => un2_jtag_on_cZ.DATAA
pilotage_n => un1_tdi_suivant_cZ.DATAA


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_3:gen_chainage_15_comp_chainage_i
ladder_fpga_event_controller_state_0 => tokenin_hyb_cZ.DATAB
z_x => sc_tdi_hyb_cZ.DATAD
ladder_fpga_sc_tms_c => sc_tms_hyb_cZ.DATAA
ladder_fpga_sc_tck_c => sc_tck_hyb_cZ.DATAA
un2_jtag_on_1 => un1_tdi_suivant_cZ.DATAD
un2_jtag_on_1 => sc_tck_hyb_cZ.DATAD
un2_jtag_on_1 => sc_tms_hyb_cZ.DATAD
un2_jtag_on_1 => sc_tdi_hyb_cZ.DATAC
data_out_0 => un1_tdi_suivant_cZ.DATAC
data_out => un1_tdi_suivant_cZ.DATAA
data_out => sc_tck_hyb_cZ.DATAB
data_out => sc_tms_hyb_cZ.DATAB
data_out => sc_tdi_hyb_cZ.DATAA
pilotage_n => tokenin_hyb_cZ.DATAA
pilotage_n => un1_tdi_suivant_cZ.DATAB
pilotage_n => sc_tck_hyb_cZ.DATAC
pilotage_n => sc_tms_hyb_cZ.DATAC
pilotage_n => sc_tdi_hyb_cZ.DATAB


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_4:gen_chainage_0_comp_chainage_i
ladder_fpga_event_controller_state_0 => tokenin_hyb_cZ.DATAB
z_x => sc_tdi_hyb_cZ.DATAD
ladder_fpga_sc_tck_c => sc_tck_hyb_cZ.DATAA
ladder_fpga_sc_tms_c => sc_tms_hyb_cZ.DATAA
data_out_4 => un1_tdi_suivant_cZ.DATAC
data_out_3 => un1_tdi_suivant_cZ.DATAB
data_out_3 => sc_tms_hyb_cZ.DATAC
data_out_3 => sc_tck_hyb_cZ.DATAC
data_out_3 => sc_tdi_hyb_cZ.DATAB
data_out_2 => un2_jtag_on_2_0_cZ.DATAD
data_out_1 => un2_jtag_on_2_0_cZ.DATAC
data_out_0 => un2_jtag_on_2_0_cZ.DATAB
data_out => un2_jtag_on_2_0_cZ.DATAA
pilotage_n => tokenin_hyb_cZ.DATAA
pilotage_n => un1_tdi_suivant_cZ.DATAA
pilotage_n => sc_tms_hyb_cZ.DATAB
pilotage_n => sc_tck_hyb_cZ.DATAB
pilotage_n => sc_tdi_hyb_cZ.DATAA


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_5:gen_chainage_4_comp_chainage_i
ladder_fpga_event_controller_state_0 => tokenin_hyb_cZ.DATAB
z_x => sc_tdi_hyb_cZ.DATAD
ladder_fpga_sc_tms_c => sc_tms_hyb_cZ.DATAA
ladder_fpga_sc_tck_c => sc_tck_hyb_cZ.DATAA
data_out_4 => un1_tdi_suivant_cZ.DATAC
data_out_3 => un1_tdi_suivant_cZ.DATAB
data_out_3 => sc_tck_hyb_cZ.DATAC
data_out_3 => sc_tms_hyb_cZ.DATAC
data_out_3 => sc_tdi_hyb_cZ.DATAB
data_out_2 => un2_jtag_on_0_cZ.DATAD
data_out_1 => un2_jtag_on_0_cZ.DATAC
data_out_0 => un2_jtag_on_0_cZ.DATAB
data_out => un2_jtag_on_0_cZ.DATAA
pilotage_n => tokenin_hyb_cZ.DATAA
pilotage_n => un1_tdi_suivant_cZ.DATAA
pilotage_n => sc_tck_hyb_cZ.DATAB
pilotage_n => sc_tms_hyb_cZ.DATAB
pilotage_n => sc_tdi_hyb_cZ.DATAA


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_6:gen_chainage_13_comp_chainage_i
sc_tdo_hybride_c_0 => tdi_suivant_x_cZ.DATAA
ladder_fpga_event_controller_state_0 => tokenin_hyb_cZ.DATAB
z_x => sc_tdi_hyb_cZ.DATAD
z_x => tdi_suivant_x_cZ.DATAC
ladder_fpga_sc_tms_c => sc_tms_hyb_cZ.DATAA
ladder_fpga_sc_tck_c => sc_tck_hyb_cZ.DATAA
data_out_4 => un1_tdi_suivant_cZ.DATAC
data_out_3 => un1_tdi_suivant_cZ.DATAA
data_out_3 => sc_tck_hyb_cZ.DATAB
data_out_3 => sc_tms_hyb_cZ.DATAB
data_out_3 => sc_tdi_hyb_cZ.DATAA
data_out_2 => un2_jtag_on_1_cZ.DATAD
data_out_1 => un2_jtag_on_1_cZ.DATAC
data_out_0 => un2_jtag_on_1_cZ.DATAB
data_out => un2_jtag_on_1_cZ.DATAA
pilotage_n => tokenin_hyb_cZ.DATAA
pilotage_n => un1_tdi_suivant_cZ.DATAB
pilotage_n => sc_tck_hyb_cZ.DATAC
pilotage_n => sc_tms_hyb_cZ.DATAC
pilotage_n => sc_tdi_hyb_cZ.DATAB


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_7:gen_chainage_1_comp_chainage_i
sc_tdo_hybride_c_0 => tdi_suivant_x_cZ.DATAA
ladder_fpga_event_controller_state_0 => tokenin_hyb_cZ.DATAB
z_x => sc_tdi_hyb_cZ.DATAD
z_x => tdi_suivant_x_cZ.DATAC
data_out_0 => un1_tdi_suivant_cZ.DATAC
ladder_fpga_sc_tck_c => sc_tck_hyb_cZ.DATAA
un2_jtag_on_2 => sc_tms_hyb_cZ.DATAD
un2_jtag_on_2 => sc_tck_hyb_cZ.DATAD
un2_jtag_on_2 => un1_tdi_suivant_cZ.DATAD
un2_jtag_on_2 => sc_tdi_hyb_cZ.DATAC
data_out => sc_tms_hyb_cZ.DATAC
data_out => sc_tck_hyb_cZ.DATAC
data_out => un1_tdi_suivant_cZ.DATAB
data_out => sc_tdi_hyb_cZ.DATAB
ladder_fpga_sc_tms_c => sc_tms_hyb_cZ.DATAA
pilotage_n => tokenin_hyb_cZ.DATAA
pilotage_n => sc_tms_hyb_cZ.DATAB
pilotage_n => sc_tck_hyb_cZ.DATAB
pilotage_n => un1_tdi_suivant_cZ.DATAA
pilotage_n => sc_tdi_hyb_cZ.DATAA


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_8:gen_chainage_3_comp_chainage_i
ladder_fpga_event_controller_state_0 => tokenin_hyb_cZ.DATAB
z_x => sc_tdi_hyb_cZ.DATAD
ladder_fpga_sc_tck_c => sc_tck_hyb_cZ.DATAA
ladder_fpga_sc_tms_c => sc_tms_hyb_cZ.DATAA
data_out_4 => un1_tdi_suivant_cZ.DATAC
data_out_3 => un1_tdi_suivant_cZ.DATAB
data_out_3 => sc_tms_hyb_cZ.DATAC
data_out_3 => sc_tck_hyb_cZ.DATAC
data_out_3 => sc_tdi_hyb_cZ.DATAB
data_out_2 => un2_jtag_on_2_cZ.DATAD
data_out_1 => un2_jtag_on_2_cZ.DATAC
data_out_0 => un2_jtag_on_2_cZ.DATAB
data_out => un2_jtag_on_2_cZ.DATAA
pilotage_n => tokenin_hyb_cZ.DATAA
pilotage_n => un1_tdi_suivant_cZ.DATAA
pilotage_n => sc_tms_hyb_cZ.DATAB
pilotage_n => sc_tck_hyb_cZ.DATAB
pilotage_n => sc_tdi_hyb_cZ.DATAA


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_9:gen_chainage_7_comp_chainage_i
ladder_fpga_event_controller_state_0 => tokenin_hyb_cZ.DATAB
ladder_fpga_sc_tms_c => sc_tms_hyb_x_cZ.DATAA
ladder_fpga_sc_tck_c => sc_tck_hyb_x_cZ.DATAA
z_x => sc_tdi_hyb_cZ.DATAB
data_out_4 => un1_tdi_suivant_cZ.DATAA
data_out_3 => un2_jtag_on_cZ.DATAC
data_out_2 => un2_jtag_on_cZ.DATAB
data_out_1 => un2_jtag_on_cZ.DATAA
data_out_0 => un2_jtag_on_0_cZ.DATAB
data_out => un2_jtag_on_0_cZ.DATAA
pilotage_n => tokenin_hyb_cZ.DATAA
pilotage_n => un2_jtag_on_0_cZ.DATAC


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_10:gen_chainage_5_comp_chainage_i
sc_tdo_hybride_c_0 => tdi_suivant_cZ.DATAA
ladder_fpga_event_controller_state_0 => tokenin_hyb_cZ.DATAB
ladder_fpga_sc_tms_c => sc_tms_hyb_x_cZ.DATAA
ladder_fpga_sc_tck_c => sc_tck_hyb_x_cZ.DATAA
z_x => tdi_suivant_cZ.DATAD
z_x => sc_tdi_hyb_cZ.DATAB
data_out_4 => tdi_suivant_cZ.DATAB
data_out_3 => un2_jtag_on_cZ.DATAB
data_out_2 => un2_jtag_on_0_cZ.DATAD
data_out_1 => un2_jtag_on_0_cZ.DATAC
data_out_0 => un2_jtag_on_0_cZ.DATAB
data_out => un2_jtag_on_0_cZ.DATAA
pilotage_n => tokenin_hyb_cZ.DATAA
pilotage_n => un2_jtag_on_cZ.DATAA


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_11:gen_chainage_9_comp_chainage_i
sc_tdo_hybride_c_0 => tdi_suivant_cZ.DATAA
ladder_fpga_event_controller_state_0 => tokenin_hyb_cZ.DATAB
data_out_4 => tdi_suivant_cZ.DATAB
z_x => sc_tdi_hyb_cZ.DATAD
z_x => tdi_suivant_cZ.DATAD
ladder_fpga_sc_tms_c => sc_tms_hyb_cZ.DATAA
data_out_3 => sc_tck_hyb_cZ.DATAC
data_out_3 => sc_tms_hyb_cZ.DATAC
data_out_3 => sc_tdi_hyb_cZ.DATAB
data_out_2 => sc_tck_hyb_cZ.DATAB
data_out_2 => sc_tms_hyb_cZ.DATAB
data_out_2 => sc_tdi_hyb_cZ.DATAA
ladder_fpga_sc_tck_c => sc_tck_hyb_cZ.DATAA
data_out_1 => un2_jtag_on_1_cZ.DATAC
data_out_0 => un2_jtag_on_1_cZ.DATAB
data_out => un2_jtag_on_1_cZ.DATAA
pilotage_n => tokenin_hyb_cZ.DATAA
pilotage_n => un2_jtag_on_1_cZ.DATAD


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_12:gen_chainage_12_comp_chainage_i
sc_tdo_hybride_c_0 => tdi_suivant_x_cZ.DATAA
ladder_fpga_event_controller_state_0 => tokenin_hyb_cZ.DATAB
z_x => sc_tdi_hyb_cZ.DATAD
z_x => tdi_suivant_x_cZ.DATAC
ladder_fpga_sc_tms_c => sc_tms_hyb_cZ.DATAA
ladder_fpga_sc_tck_c => sc_tck_hyb_cZ.DATAA
data_out_4 => un1_tdi_suivant_cZ.DATAC
data_out_3 => un1_tdi_suivant_cZ.DATAA
data_out_3 => sc_tck_hyb_cZ.DATAB
data_out_3 => sc_tms_hyb_cZ.DATAB
data_out_3 => sc_tdi_hyb_cZ.DATAA
data_out_2 => un2_jtag_on_1_cZ.DATAD
data_out_1 => un2_jtag_on_1_cZ.DATAC
data_out_0 => un2_jtag_on_1_cZ.DATAB
data_out => un2_jtag_on_1_cZ.DATAA
pilotage_n => tokenin_hyb_cZ.DATAA
pilotage_n => un1_tdi_suivant_cZ.DATAB
pilotage_n => sc_tck_hyb_cZ.DATAC
pilotage_n => sc_tms_hyb_cZ.DATAC
pilotage_n => sc_tdi_hyb_cZ.DATAB


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_13:gen_chainage_14_comp_chainage_i
sc_tdo_hybride_c_0 => tdi_suivant_x_cZ.DATAA
ladder_fpga_event_controller_state_0 => tokenin_hyb_cZ.DATAB
z_x => sc_tdi_hyb_cZ.DATAD
z_x => tdi_suivant_x_cZ.DATAC
ladder_fpga_sc_tms_c => sc_tms_hyb_cZ.DATAA
ladder_fpga_sc_tck_c => sc_tck_hyb_cZ.DATAA
un2_jtag_on_1 => un1_tdi_suivant_cZ.DATAD
un2_jtag_on_1 => sc_tck_hyb_cZ.DATAD
un2_jtag_on_1 => sc_tms_hyb_cZ.DATAD
un2_jtag_on_1 => sc_tdi_hyb_cZ.DATAC
data_out_0 => un1_tdi_suivant_cZ.DATAC
data_out => un1_tdi_suivant_cZ.DATAA
data_out => sc_tck_hyb_cZ.DATAB
data_out => sc_tms_hyb_cZ.DATAB
data_out => sc_tdi_hyb_cZ.DATAA
pilotage_n => tokenin_hyb_cZ.DATAA
pilotage_n => un1_tdi_suivant_cZ.DATAB
pilotage_n => sc_tck_hyb_cZ.DATAC
pilotage_n => sc_tms_hyb_cZ.DATAC
pilotage_n => sc_tdi_hyb_cZ.DATAB


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_14:gen_chainage_2_comp_chainage_i
sc_tdo_hybride_c_0 => tdi_suivant_x_cZ.DATAA
ladder_fpga_event_controller_state_0 => tokenin_hyb_cZ.DATAB
z_x => sc_tdi_hyb_cZ.DATAD
z_x => tdi_suivant_x_cZ.DATAC
ladder_fpga_sc_tck_c => sc_tck_hyb_cZ.DATAA
ladder_fpga_sc_tms_c => sc_tms_hyb_cZ.DATAA
un2_jtag_on_2_0 => un1_tdi_suivant_cZ.DATAD
un2_jtag_on_2_0 => sc_tms_hyb_cZ.DATAD
un2_jtag_on_2_0 => sc_tck_hyb_cZ.DATAD
un2_jtag_on_2_0 => sc_tdi_hyb_cZ.DATAC
data_out_0 => un1_tdi_suivant_cZ.DATAC
data_out => un1_tdi_suivant_cZ.DATAB
data_out => sc_tms_hyb_cZ.DATAC
data_out => sc_tck_hyb_cZ.DATAC
data_out => sc_tdi_hyb_cZ.DATAB
pilotage_n => tokenin_hyb_cZ.DATAA
pilotage_n => un1_tdi_suivant_cZ.DATAA
pilotage_n => sc_tms_hyb_cZ.DATAB
pilotage_n => sc_tck_hyb_cZ.DATAB
pilotage_n => sc_tdi_hyb_cZ.DATAA


|ladder_fpga|gestion_hybrides_v4:comp_gestion_hybrides_v4|signaux_hybrides_15:gen_chainage_6_comp_chainage_i
sc_tdo_hybride_c_0 => tdi_suivant_cZ.DATAA
ladder_fpga_event_controller_state_0 => tokenin_hyb_cZ.DATAB
ladder_fpga_sc_tck_c => sc_tck_hyb_x_cZ.DATAA
ladder_fpga_sc_tms_c => sc_tms_hyb_x_cZ.DATAA
data_out_4 => tdi_suivant_cZ.DATAB
z_x => sc_tdi_hyb_cZ.DATAB
z_x => tdi_suivant_cZ.DATAD
data_out_3 => un2_jtag_on_cZ.DATAC
data_out_2 => un2_jtag_on_cZ.DATAB
data_out_1 => un2_jtag_on_cZ.DATAA
data_out_0 => un2_jtag_on_0_cZ.DATAB
data_out => un2_jtag_on_0_cZ.DATAA
pilotage_n => tokenin_hyb_cZ.DATAA
pilotage_n => un2_jtag_on_0_cZ.DATAC


|ladder_fpga|shiftreg:GEN_ADC_RESULTS_2_shift_adc_i
data_serial_m_x_0 => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
ladder_fpga_usb_wr => lpm_shiftreg:LPM_SHIFTREG_component.enable
shiftreg_clr_i_RNI0NH1 => lpm_shiftreg:LPM_SHIFTREG_component.sclr
clock80mhz_adc => lpm_shiftreg:LPM_SHIFTREG_component.clock


|ladder_fpga|shiftreg:GEN_ADC_RESULTS_2_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0


|ladder_fpga|shiftreg_1:GEN_ADC_RESULTS_8_shift_adc_i
data_serial_m_x_0 => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
ladder_fpga_usb_wr => lpm_shiftreg:LPM_SHIFTREG_component.enable
shiftreg_clr_i_RNI0NH1 => lpm_shiftreg:LPM_SHIFTREG_component.sclr
clock80mhz_adc => lpm_shiftreg:LPM_SHIFTREG_component.clock


|ladder_fpga|shiftreg_1:GEN_ADC_RESULTS_8_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0


|ladder_fpga|shiftreg_2:GEN_ADC_RESULTS_5_shift_adc_i
data_serial_m_x_0 => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
ladder_fpga_usb_wr => lpm_shiftreg:LPM_SHIFTREG_component.enable
shiftreg_clr_i_RNI0NH1 => lpm_shiftreg:LPM_SHIFTREG_component.sclr
clock80mhz_adc => lpm_shiftreg:LPM_SHIFTREG_component.clock


|ladder_fpga|shiftreg_2:GEN_ADC_RESULTS_5_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0


|ladder_fpga|shiftreg_3:GEN_ADC_RESULTS_12_shift_adc_i
data_serial_m_x_0 => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
ladder_fpga_usb_wr => lpm_shiftreg:LPM_SHIFTREG_component.enable
shiftreg_clr_i_RNI0NH1 => lpm_shiftreg:LPM_SHIFTREG_component.sclr
clock80mhz_adc => lpm_shiftreg:LPM_SHIFTREG_component.clock


|ladder_fpga|shiftreg_3:GEN_ADC_RESULTS_12_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0


|ladder_fpga|shiftreg_4:GEN_ADC_RESULTS_0_shift_adc_i
data_serial_m_x_0 => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
ladder_fpga_usb_wr => lpm_shiftreg:LPM_SHIFTREG_component.enable
shiftreg_clr_i_RNI0NH1 => lpm_shiftreg:LPM_SHIFTREG_component.sclr
clock80mhz_adc => lpm_shiftreg:LPM_SHIFTREG_component.clock


|ladder_fpga|shiftreg_4:GEN_ADC_RESULTS_0_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0


|ladder_fpga|shiftreg_5:GEN_ADC_RESULTS_3_shift_adc_i
data_serial_m_x_0 => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
ladder_fpga_usb_wr => lpm_shiftreg:LPM_SHIFTREG_component.enable
shiftreg_clr_i_RNI0NH1 => lpm_shiftreg:LPM_SHIFTREG_component.sclr
clock80mhz_adc => lpm_shiftreg:LPM_SHIFTREG_component.clock


|ladder_fpga|shiftreg_5:GEN_ADC_RESULTS_3_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0


|ladder_fpga|shiftreg_6:GEN_ADC_RESULTS_1_shift_adc_i
data_serial_m_x_0 => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
ladder_fpga_usb_wr => lpm_shiftreg:LPM_SHIFTREG_component.enable
shiftreg_clr_i_RNI0NH1 => lpm_shiftreg:LPM_SHIFTREG_component.sclr
clock80mhz_adc => lpm_shiftreg:LPM_SHIFTREG_component.clock


|ladder_fpga|shiftreg_6:GEN_ADC_RESULTS_1_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0


|ladder_fpga|shiftreg_7:GEN_ADC_RESULTS_7_shift_adc_i
data_serial_m_x_0 => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
ladder_fpga_usb_wr => lpm_shiftreg:LPM_SHIFTREG_component.enable
shiftreg_clr_i_RNI0NH1 => lpm_shiftreg:LPM_SHIFTREG_component.sclr
clock80mhz_adc => lpm_shiftreg:LPM_SHIFTREG_component.clock


|ladder_fpga|shiftreg_7:GEN_ADC_RESULTS_7_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0


|ladder_fpga|shiftreg_8:GEN_ADC_RESULTS_10_shift_adc_i
data_serial_m_x_0 => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
ladder_fpga_usb_wr => lpm_shiftreg:LPM_SHIFTREG_component.enable
shiftreg_clr_i_RNI0NH1 => lpm_shiftreg:LPM_SHIFTREG_component.sclr
clock80mhz_adc => lpm_shiftreg:LPM_SHIFTREG_component.clock


|ladder_fpga|shiftreg_8:GEN_ADC_RESULTS_10_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0


|ladder_fpga|shiftreg_9:GEN_ADC_RESULTS_4_shift_adc_i
data_serial_m_x_0 => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
ladder_fpga_usb_wr => lpm_shiftreg:LPM_SHIFTREG_component.enable
shiftreg_clr_i_RNI0NH1 => lpm_shiftreg:LPM_SHIFTREG_component.sclr
clock80mhz_adc => lpm_shiftreg:LPM_SHIFTREG_component.clock


|ladder_fpga|shiftreg_9:GEN_ADC_RESULTS_4_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0


|ladder_fpga|shiftreg_10:GEN_ADC_RESULTS_9_shift_adc_i
data_serial_m_x_0 => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
ladder_fpga_usb_wr => lpm_shiftreg:LPM_SHIFTREG_component.enable
shiftreg_clr_i_RNI0NH1 => lpm_shiftreg:LPM_SHIFTREG_component.sclr
clock80mhz_adc => lpm_shiftreg:LPM_SHIFTREG_component.clock


|ladder_fpga|shiftreg_10:GEN_ADC_RESULTS_9_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0


|ladder_fpga|shiftreg_11:GEN_ADC_RESULTS_11_shift_adc_i
data_serial_m_x_0 => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
ladder_fpga_usb_wr => lpm_shiftreg:LPM_SHIFTREG_component.enable
shiftreg_clr_i_RNI0NH1 => lpm_shiftreg:LPM_SHIFTREG_component.sclr
clock80mhz_adc => lpm_shiftreg:LPM_SHIFTREG_component.clock


|ladder_fpga|shiftreg_11:GEN_ADC_RESULTS_11_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0


|ladder_fpga|shiftreg_12:GEN_ADC_RESULTS_6_shift_adc_i
data_serial_m_x_0 => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
ladder_fpga_usb_wr => lpm_shiftreg:LPM_SHIFTREG_component.enable
shiftreg_clr_i_RNI0NH1 => lpm_shiftreg:LPM_SHIFTREG_component.sclr
clock80mhz_adc => lpm_shiftreg:LPM_SHIFTREG_component.clock


|ladder_fpga|shiftreg_12:GEN_ADC_RESULTS_6_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0


|ladder_fpga|shiftreg_13:GEN_ADC_RESULTS_15_shift_adc_i
data_serial_m_x_0 => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
ladder_fpga_usb_wr => lpm_shiftreg:LPM_SHIFTREG_component.enable
shiftreg_clr_i_RNI0NH1 => lpm_shiftreg:LPM_SHIFTREG_component.sclr
clock80mhz_adc => lpm_shiftreg:LPM_SHIFTREG_component.clock


|ladder_fpga|shiftreg_13:GEN_ADC_RESULTS_15_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0


|ladder_fpga|shiftreg_14:GEN_ADC_RESULTS_14_shift_adc_i
data_serial_m_x_0 => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
ladder_fpga_usb_wr => lpm_shiftreg:LPM_SHIFTREG_component.enable
shiftreg_clr_i_RNI0NH1 => lpm_shiftreg:LPM_SHIFTREG_component.sclr
clock80mhz_adc => lpm_shiftreg:LPM_SHIFTREG_component.clock


|ladder_fpga|shiftreg_14:GEN_ADC_RESULTS_14_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0


|ladder_fpga|shiftreg_15:GEN_ADC_RESULTS_13_shift_adc_i
data_serial_m_x_0 => lpm_shiftreg:LPM_SHIFTREG_component.shiftin
ladder_fpga_usb_wr => lpm_shiftreg:LPM_SHIFTREG_component.enable
shiftreg_clr_i_RNI0NH1 => lpm_shiftreg:LPM_SHIFTREG_component.sclr
clock80mhz_adc => lpm_shiftreg:LPM_SHIFTREG_component.clock


|ladder_fpga|shiftreg_15:GEN_ADC_RESULTS_13_shift_adc_i|lpm_shiftreg:LPM_SHIFTREG_component
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII
ladder_fpga_fifo21_input_20 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_input_19 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_input_18 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_input_17 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_input_16 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_input_15 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_input_14 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_input_13 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_input_12 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_input_11 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_input_10 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_input_9 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_input_8 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_input_7 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_input_6 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_input_5 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_input_4 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_input_3 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_input_2 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_input_1 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_input_0 => dcfifo:dcfifo_component.data
ladder_fpga_fifo21_wr => dcfifo:dcfifo_component.wrreq
ladder_fpga_clock40MHz => dcfifo:dcfifo_component.rdclk
reset_n_in_RNIGR9 => dcfifo:dcfifo_component.aclr
ladder_fpga_fifo21_rd_iv_i_m2_i_m2 => dcfifo:dcfifo_component.rdreq
clock80mhz_adc => dcfifo:dcfifo_component.wrclk


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component
data[0] => dcfifo_8jh1:auto_generated.data[0]
data[1] => dcfifo_8jh1:auto_generated.data[1]
data[2] => dcfifo_8jh1:auto_generated.data[2]
data[3] => dcfifo_8jh1:auto_generated.data[3]
data[4] => dcfifo_8jh1:auto_generated.data[4]
data[5] => dcfifo_8jh1:auto_generated.data[5]
data[6] => dcfifo_8jh1:auto_generated.data[6]
data[7] => dcfifo_8jh1:auto_generated.data[7]
data[8] => dcfifo_8jh1:auto_generated.data[8]
data[9] => dcfifo_8jh1:auto_generated.data[9]
data[10] => dcfifo_8jh1:auto_generated.data[10]
data[11] => dcfifo_8jh1:auto_generated.data[11]
data[12] => dcfifo_8jh1:auto_generated.data[12]
data[13] => dcfifo_8jh1:auto_generated.data[13]
data[14] => dcfifo_8jh1:auto_generated.data[14]
data[15] => dcfifo_8jh1:auto_generated.data[15]
data[16] => dcfifo_8jh1:auto_generated.data[16]
data[17] => dcfifo_8jh1:auto_generated.data[17]
data[18] => dcfifo_8jh1:auto_generated.data[18]
data[19] => dcfifo_8jh1:auto_generated.data[19]
data[20] => dcfifo_8jh1:auto_generated.data[20]
rdclk => dcfifo_8jh1:auto_generated.rdclk
rdreq => dcfifo_8jh1:auto_generated.rdreq
wrclk => dcfifo_8jh1:auto_generated.wrclk
wrreq => dcfifo_8jh1:auto_generated.wrreq
aclr => dcfifo_8jh1:auto_generated.aclr


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated
aclr => a_graycounter_h47:rdptr_g1p.aclr
aclr => a_graycounter_dic:wrptr_g1p.aclr
aclr => altsyncram_5i31:fifo_ram.aclr1
aclr => delayed_wrptr_g[5].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[5].IN0
aclr => rs_dgwp_reg[5].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[5].IN0
aclr => ws_dgrp_reg[5].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_5i31:fifo_ram.data_a[0]
data[1] => altsyncram_5i31:fifo_ram.data_a[1]
data[2] => altsyncram_5i31:fifo_ram.data_a[2]
data[3] => altsyncram_5i31:fifo_ram.data_a[3]
data[4] => altsyncram_5i31:fifo_ram.data_a[4]
data[5] => altsyncram_5i31:fifo_ram.data_a[5]
data[6] => altsyncram_5i31:fifo_ram.data_a[6]
data[7] => altsyncram_5i31:fifo_ram.data_a[7]
data[8] => altsyncram_5i31:fifo_ram.data_a[8]
data[9] => altsyncram_5i31:fifo_ram.data_a[9]
data[10] => altsyncram_5i31:fifo_ram.data_a[10]
data[11] => altsyncram_5i31:fifo_ram.data_a[11]
data[12] => altsyncram_5i31:fifo_ram.data_a[12]
data[13] => altsyncram_5i31:fifo_ram.data_a[13]
data[14] => altsyncram_5i31:fifo_ram.data_a[14]
data[15] => altsyncram_5i31:fifo_ram.data_a[15]
data[16] => altsyncram_5i31:fifo_ram.data_a[16]
data[17] => altsyncram_5i31:fifo_ram.data_a[17]
data[18] => altsyncram_5i31:fifo_ram.data_a[18]
data[19] => altsyncram_5i31:fifo_ram.data_a[19]
data[20] => altsyncram_5i31:fifo_ram.data_a[20]
rdclk => a_graycounter_h47:rdptr_g1p.clock
rdclk => altsyncram_5i31:fifo_ram.clock1
rdclk => alt_synch_pipe_fkd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => a_graycounter_h47:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => altsyncram_5i31:fifo_ram.clocken1
rdreq => mux_a18:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_a18:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_dic:wrptr_g1p.clock
wrclk => altsyncram_5i31:fifo_ram.clock0
wrclk => alt_synch_pipe_fkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => a_graycounter_dic:wrptr_g1p.cnt_en
wrreq => altsyncram_5i31:fifo_ram.wren_a
wrreq => mux_a18:wrfull_eq_comp_lsb_mux.sel[0]
wrreq => mux_a18:wrfull_eq_comp_msb_mux.sel[0]
wrreq => wrptr_g[5].ENA
wrreq => wrptr_g[4].ENA
wrreq => wrptr_g[3].ENA
wrreq => wrptr_g[2].ENA
wrreq => wrptr_g[1].ENA
wrreq => wrptr_g[0].ENA


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|a_graycounter_h47:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => parity4.CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|a_graycounter_dic:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => parity7.CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|altsyncram_5i31:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
aclr1 => ram_block9a8.CLR1
aclr1 => ram_block9a9.CLR1
aclr1 => ram_block9a10.CLR1
aclr1 => ram_block9a11.CLR1
aclr1 => ram_block9a12.CLR1
aclr1 => ram_block9a13.CLR1
aclr1 => ram_block9a14.CLR1
aclr1 => ram_block9a15.CLR1
aclr1 => ram_block9a16.CLR1
aclr1 => ram_block9a17.CLR1
aclr1 => ram_block9a18.CLR1
aclr1 => ram_block9a19.CLR1
aclr1 => ram_block9a20.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[0] => ram_block9a8.PORTAADDR
address_a[0] => ram_block9a9.PORTAADDR
address_a[0] => ram_block9a10.PORTAADDR
address_a[0] => ram_block9a11.PORTAADDR
address_a[0] => ram_block9a12.PORTAADDR
address_a[0] => ram_block9a13.PORTAADDR
address_a[0] => ram_block9a14.PORTAADDR
address_a[0] => ram_block9a15.PORTAADDR
address_a[0] => ram_block9a16.PORTAADDR
address_a[0] => ram_block9a17.PORTAADDR
address_a[0] => ram_block9a18.PORTAADDR
address_a[0] => ram_block9a19.PORTAADDR
address_a[0] => ram_block9a20.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[1] => ram_block9a8.PORTAADDR1
address_a[1] => ram_block9a9.PORTAADDR1
address_a[1] => ram_block9a10.PORTAADDR1
address_a[1] => ram_block9a11.PORTAADDR1
address_a[1] => ram_block9a12.PORTAADDR1
address_a[1] => ram_block9a13.PORTAADDR1
address_a[1] => ram_block9a14.PORTAADDR1
address_a[1] => ram_block9a15.PORTAADDR1
address_a[1] => ram_block9a16.PORTAADDR1
address_a[1] => ram_block9a17.PORTAADDR1
address_a[1] => ram_block9a18.PORTAADDR1
address_a[1] => ram_block9a19.PORTAADDR1
address_a[1] => ram_block9a20.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[2] => ram_block9a8.PORTAADDR2
address_a[2] => ram_block9a9.PORTAADDR2
address_a[2] => ram_block9a10.PORTAADDR2
address_a[2] => ram_block9a11.PORTAADDR2
address_a[2] => ram_block9a12.PORTAADDR2
address_a[2] => ram_block9a13.PORTAADDR2
address_a[2] => ram_block9a14.PORTAADDR2
address_a[2] => ram_block9a15.PORTAADDR2
address_a[2] => ram_block9a16.PORTAADDR2
address_a[2] => ram_block9a17.PORTAADDR2
address_a[2] => ram_block9a18.PORTAADDR2
address_a[2] => ram_block9a19.PORTAADDR2
address_a[2] => ram_block9a20.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[3] => ram_block9a8.PORTAADDR3
address_a[3] => ram_block9a9.PORTAADDR3
address_a[3] => ram_block9a10.PORTAADDR3
address_a[3] => ram_block9a11.PORTAADDR3
address_a[3] => ram_block9a12.PORTAADDR3
address_a[3] => ram_block9a13.PORTAADDR3
address_a[3] => ram_block9a14.PORTAADDR3
address_a[3] => ram_block9a15.PORTAADDR3
address_a[3] => ram_block9a16.PORTAADDR3
address_a[3] => ram_block9a17.PORTAADDR3
address_a[3] => ram_block9a18.PORTAADDR3
address_a[3] => ram_block9a19.PORTAADDR3
address_a[3] => ram_block9a20.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[4] => ram_block9a8.PORTAADDR4
address_a[4] => ram_block9a9.PORTAADDR4
address_a[4] => ram_block9a10.PORTAADDR4
address_a[4] => ram_block9a11.PORTAADDR4
address_a[4] => ram_block9a12.PORTAADDR4
address_a[4] => ram_block9a13.PORTAADDR4
address_a[4] => ram_block9a14.PORTAADDR4
address_a[4] => ram_block9a15.PORTAADDR4
address_a[4] => ram_block9a16.PORTAADDR4
address_a[4] => ram_block9a17.PORTAADDR4
address_a[4] => ram_block9a18.PORTAADDR4
address_a[4] => ram_block9a19.PORTAADDR4
address_a[4] => ram_block9a20.PORTAADDR4
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[0] => ram_block9a8.PORTBADDR
address_b[0] => ram_block9a9.PORTBADDR
address_b[0] => ram_block9a10.PORTBADDR
address_b[0] => ram_block9a11.PORTBADDR
address_b[0] => ram_block9a12.PORTBADDR
address_b[0] => ram_block9a13.PORTBADDR
address_b[0] => ram_block9a14.PORTBADDR
address_b[0] => ram_block9a15.PORTBADDR
address_b[0] => ram_block9a16.PORTBADDR
address_b[0] => ram_block9a17.PORTBADDR
address_b[0] => ram_block9a18.PORTBADDR
address_b[0] => ram_block9a19.PORTBADDR
address_b[0] => ram_block9a20.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[1] => ram_block9a8.PORTBADDR1
address_b[1] => ram_block9a9.PORTBADDR1
address_b[1] => ram_block9a10.PORTBADDR1
address_b[1] => ram_block9a11.PORTBADDR1
address_b[1] => ram_block9a12.PORTBADDR1
address_b[1] => ram_block9a13.PORTBADDR1
address_b[1] => ram_block9a14.PORTBADDR1
address_b[1] => ram_block9a15.PORTBADDR1
address_b[1] => ram_block9a16.PORTBADDR1
address_b[1] => ram_block9a17.PORTBADDR1
address_b[1] => ram_block9a18.PORTBADDR1
address_b[1] => ram_block9a19.PORTBADDR1
address_b[1] => ram_block9a20.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[2] => ram_block9a8.PORTBADDR2
address_b[2] => ram_block9a9.PORTBADDR2
address_b[2] => ram_block9a10.PORTBADDR2
address_b[2] => ram_block9a11.PORTBADDR2
address_b[2] => ram_block9a12.PORTBADDR2
address_b[2] => ram_block9a13.PORTBADDR2
address_b[2] => ram_block9a14.PORTBADDR2
address_b[2] => ram_block9a15.PORTBADDR2
address_b[2] => ram_block9a16.PORTBADDR2
address_b[2] => ram_block9a17.PORTBADDR2
address_b[2] => ram_block9a18.PORTBADDR2
address_b[2] => ram_block9a19.PORTBADDR2
address_b[2] => ram_block9a20.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[3] => ram_block9a8.PORTBADDR3
address_b[3] => ram_block9a9.PORTBADDR3
address_b[3] => ram_block9a10.PORTBADDR3
address_b[3] => ram_block9a11.PORTBADDR3
address_b[3] => ram_block9a12.PORTBADDR3
address_b[3] => ram_block9a13.PORTBADDR3
address_b[3] => ram_block9a14.PORTBADDR3
address_b[3] => ram_block9a15.PORTBADDR3
address_b[3] => ram_block9a16.PORTBADDR3
address_b[3] => ram_block9a17.PORTBADDR3
address_b[3] => ram_block9a18.PORTBADDR3
address_b[3] => ram_block9a19.PORTBADDR3
address_b[3] => ram_block9a20.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[4] => ram_block9a8.PORTBADDR4
address_b[4] => ram_block9a9.PORTBADDR4
address_b[4] => ram_block9a10.PORTBADDR4
address_b[4] => ram_block9a11.PORTBADDR4
address_b[4] => ram_block9a12.PORTBADDR4
address_b[4] => ram_block9a13.PORTBADDR4
address_b[4] => ram_block9a14.PORTBADDR4
address_b[4] => ram_block9a15.PORTBADDR4
address_b[4] => ram_block9a16.PORTBADDR4
address_b[4] => ram_block9a17.PORTBADDR4
address_b[4] => ram_block9a18.PORTBADDR4
address_b[4] => ram_block9a19.PORTBADDR4
address_b[4] => ram_block9a20.PORTBADDR4
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
addressstall_b => ram_block9a8.PORTBADDRSTALL
addressstall_b => ram_block9a9.PORTBADDRSTALL
addressstall_b => ram_block9a10.PORTBADDRSTALL
addressstall_b => ram_block9a11.PORTBADDRSTALL
addressstall_b => ram_block9a12.PORTBADDRSTALL
addressstall_b => ram_block9a13.PORTBADDRSTALL
addressstall_b => ram_block9a14.PORTBADDRSTALL
addressstall_b => ram_block9a15.PORTBADDRSTALL
addressstall_b => ram_block9a16.PORTBADDRSTALL
addressstall_b => ram_block9a17.PORTBADDRSTALL
addressstall_b => ram_block9a18.PORTBADDRSTALL
addressstall_b => ram_block9a19.PORTBADDRSTALL
addressstall_b => ram_block9a20.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock0 => ram_block9a8.CLK0
clock0 => ram_block9a9.CLK0
clock0 => ram_block9a10.CLK0
clock0 => ram_block9a11.CLK0
clock0 => ram_block9a12.CLK0
clock0 => ram_block9a13.CLK0
clock0 => ram_block9a14.CLK0
clock0 => ram_block9a15.CLK0
clock0 => ram_block9a16.CLK0
clock0 => ram_block9a17.CLK0
clock0 => ram_block9a18.CLK0
clock0 => ram_block9a19.CLK0
clock0 => ram_block9a20.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clock1 => ram_block9a8.CLK1
clock1 => ram_block9a9.CLK1
clock1 => ram_block9a10.CLK1
clock1 => ram_block9a11.CLK1
clock1 => ram_block9a12.CLK1
clock1 => ram_block9a13.CLK1
clock1 => ram_block9a14.CLK1
clock1 => ram_block9a15.CLK1
clock1 => ram_block9a16.CLK1
clock1 => ram_block9a17.CLK1
clock1 => ram_block9a18.CLK1
clock1 => ram_block9a19.CLK1
clock1 => ram_block9a20.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
clocken1 => ram_block9a8.ENA1
clocken1 => ram_block9a9.ENA1
clocken1 => ram_block9a10.ENA1
clocken1 => ram_block9a11.ENA1
clocken1 => ram_block9a12.ENA1
clocken1 => ram_block9a13.ENA1
clocken1 => ram_block9a14.ENA1
clocken1 => ram_block9a15.ENA1
clocken1 => ram_block9a16.ENA1
clocken1 => ram_block9a17.ENA1
clocken1 => ram_block9a18.ENA1
clocken1 => ram_block9a19.ENA1
clocken1 => ram_block9a20.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
data_a[8] => ram_block9a8.PORTADATAIN
data_a[9] => ram_block9a9.PORTADATAIN
data_a[10] => ram_block9a10.PORTADATAIN
data_a[11] => ram_block9a11.PORTADATAIN
data_a[12] => ram_block9a12.PORTADATAIN
data_a[13] => ram_block9a13.PORTADATAIN
data_a[14] => ram_block9a14.PORTADATAIN
data_a[15] => ram_block9a15.PORTADATAIN
data_a[16] => ram_block9a16.PORTADATAIN
data_a[17] => ram_block9a17.PORTADATAIN
data_a[18] => ram_block9a18.PORTADATAIN
data_a[19] => ram_block9a19.PORTADATAIN
data_a[20] => ram_block9a20.PORTADATAIN
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a8.PORTAWE
wren_a => ram_block9a9.PORTAWE
wren_a => ram_block9a10.PORTAWE
wren_a => ram_block9a11.PORTAWE
wren_a => ram_block9a12.PORTAWE
wren_a => ram_block9a13.PORTAWE
wren_a => ram_block9a14.PORTAWE
wren_a => ram_block9a15.PORTAWE
wren_a => ram_block9a16.PORTAWE
wren_a => ram_block9a17.PORTAWE
wren_a => ram_block9a18.PORTAWE
wren_a => ram_block9a19.PORTAWE
wren_a => ram_block9a20.PORTAWE


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|alt_synch_pipe_fkd:rs_dgwp
clock => dffpipe_ed9:dffpipe10.clock
clrn => dffpipe_ed9:dffpipe10.clrn
d[0] => dffpipe_ed9:dffpipe10.d[0]
d[1] => dffpipe_ed9:dffpipe10.d[1]
d[2] => dffpipe_ed9:dffpipe10.d[2]
d[3] => dffpipe_ed9:dffpipe10.d[3]
d[4] => dffpipe_ed9:dffpipe10.d[4]
d[5] => dffpipe_ed9:dffpipe10.d[5]


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|alt_synch_pipe_fkd:rs_dgwp|dffpipe_ed9:dffpipe10
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp
clock => dffpipe_ed9:dffpipe10.clock
clrn => dffpipe_ed9:dffpipe10.clrn
d[0] => dffpipe_ed9:dffpipe10.d[0]
d[1] => dffpipe_ed9:dffpipe10.d[1]
d[2] => dffpipe_ed9:dffpipe10.d[2]
d[3] => dffpipe_ed9:dffpipe10.d[3]
d[4] => dffpipe_ed9:dffpipe10.d[4]
d[5] => dffpipe_ed9:dffpipe10.d[5]


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|alt_synch_pipe_fkd:ws_dgrp|dffpipe_ed9:dffpipe10
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|cmpr_056:rdempty_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|cmpr_056:rdempty_eq_comp1_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|cmpr_056:rdempty_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|cmpr_056:rdempty_eq_comp_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|cmpr_056:wrfull_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|cmpr_056:wrfull_eq_comp1_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|cmpr_056:wrfull_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|cmpr_056:wrfull_eq_comp_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ladder_fpga|mega_func_fifo21x32_cycloneIII:comp_mega_func_fifo21x32_cycloneIII|dcfifo:dcfifo_component|dcfifo_8jh1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb
ladder_fpga_fifo8_to_usb_input_7 => dcfifo:dcfifo_component.data
ladder_fpga_fifo8_to_usb_input_6 => dcfifo:dcfifo_component.data
ladder_fpga_fifo8_to_usb_input_5 => dcfifo:dcfifo_component.data
ladder_fpga_fifo8_to_usb_input_4 => dcfifo:dcfifo_component.data
ladder_fpga_fifo8_to_usb_input_3 => dcfifo:dcfifo_component.data
ladder_fpga_fifo8_to_usb_input_2 => dcfifo:dcfifo_component.data
ladder_fpga_fifo8_to_usb_input_1 => dcfifo:dcfifo_component.data
ladder_fpga_fifo8_to_usb_input_0 => dcfifo:dcfifo_component.data
ladder_fpga_fifo8_to_usb_wr => dcfifo:dcfifo_component.wrreq
ladder_fpga_clock1MHz => dcfifo:dcfifo_component.rdclk
reset_n_in_RNIGR9 => dcfifo:dcfifo_component.aclr
usb_write_n_in_i => dcfifo:dcfifo_component.rdreq
ladder_fpga_clock40MHz => dcfifo:dcfifo_component.wrclk


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component
data[0] => dcfifo_gih1:auto_generated.data[0]
data[1] => dcfifo_gih1:auto_generated.data[1]
data[2] => dcfifo_gih1:auto_generated.data[2]
data[3] => dcfifo_gih1:auto_generated.data[3]
data[4] => dcfifo_gih1:auto_generated.data[4]
data[5] => dcfifo_gih1:auto_generated.data[5]
data[6] => dcfifo_gih1:auto_generated.data[6]
data[7] => dcfifo_gih1:auto_generated.data[7]
rdclk => dcfifo_gih1:auto_generated.rdclk
rdreq => dcfifo_gih1:auto_generated.rdreq
wrclk => dcfifo_gih1:auto_generated.wrclk
wrreq => dcfifo_gih1:auto_generated.wrreq
aclr => dcfifo_gih1:auto_generated.aclr


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated
aclr => a_graycounter_k47:rdptr_g1p.aclr
aclr => a_graycounter_gic:wrptr_g1p.aclr
aclr => altsyncram_lf31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[8].IN0
aclr => rs_dgwp_reg[8].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[8].IN0
aclr => ws_dgrp_reg[8].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_lf31:fifo_ram.data_a[0]
data[1] => altsyncram_lf31:fifo_ram.data_a[1]
data[2] => altsyncram_lf31:fifo_ram.data_a[2]
data[3] => altsyncram_lf31:fifo_ram.data_a[3]
data[4] => altsyncram_lf31:fifo_ram.data_a[4]
data[5] => altsyncram_lf31:fifo_ram.data_a[5]
data[6] => altsyncram_lf31:fifo_ram.data_a[6]
data[7] => altsyncram_lf31:fifo_ram.data_a[7]
rdclk => a_graycounter_k47:rdptr_g1p.clock
rdclk => altsyncram_lf31:fifo_ram.clock1
rdclk => alt_synch_pipe_ikd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => a_graycounter_k47:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => altsyncram_lf31:fifo_ram.clocken1
rdreq => mux_a18:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_a18:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_gic:wrptr_g1p.clock
wrclk => altsyncram_lf31:fifo_ram.clock0
wrclk => alt_synch_pipe_ikd:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => a_graycounter_gic:wrptr_g1p.cnt_en
wrreq => altsyncram_lf31:fifo_ram.wren_a
wrreq => mux_a18:wrfull_eq_comp_lsb_mux.sel[0]
wrreq => mux_a18:wrfull_eq_comp_msb_mux.sel[0]
wrreq => wrptr_g[8].ENA
wrreq => wrptr_g[7].ENA
wrreq => wrptr_g[6].ENA
wrreq => wrptr_g[5].ENA
wrreq => wrptr_g[4].ENA
wrreq => wrptr_g[3].ENA
wrreq => wrptr_g[2].ENA
wrreq => wrptr_g[1].ENA
wrreq => wrptr_g[0].ENA


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|a_graycounter_k47:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|a_graycounter_gic:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|altsyncram_lf31:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
clock => dffpipe_hd9:dffpipe10.clock
clrn => dffpipe_hd9:dffpipe10.clrn
d[0] => dffpipe_hd9:dffpipe10.d[0]
d[1] => dffpipe_hd9:dffpipe10.d[1]
d[2] => dffpipe_hd9:dffpipe10.d[2]
d[3] => dffpipe_hd9:dffpipe10.d[3]
d[4] => dffpipe_hd9:dffpipe10.d[4]
d[5] => dffpipe_hd9:dffpipe10.d[5]
d[6] => dffpipe_hd9:dffpipe10.d[6]
d[7] => dffpipe_hd9:dffpipe10.d[7]
d[8] => dffpipe_hd9:dffpipe10.d[8]


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe10
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|alt_synch_pipe_ikd:ws_dgrp
clock => dffpipe_hd9:dffpipe10.clock
clrn => dffpipe_hd9:dffpipe10.clrn
d[0] => dffpipe_hd9:dffpipe10.d[0]
d[1] => dffpipe_hd9:dffpipe10.d[1]
d[2] => dffpipe_hd9:dffpipe10.d[2]
d[3] => dffpipe_hd9:dffpipe10.d[3]
d[4] => dffpipe_hd9:dffpipe10.d[4]
d[5] => dffpipe_hd9:dffpipe10.d[5]
d[6] => dffpipe_hd9:dffpipe10.d[6]
d[7] => dffpipe_hd9:dffpipe10.d[7]
d[8] => dffpipe_hd9:dffpipe10.d[8]


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|alt_synch_pipe_ikd:ws_dgrp|dffpipe_hd9:dffpipe10
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe11a[8].ACLR
clrn => dffe11a[7].ACLR
clrn => dffe11a[6].ACLR
clrn => dffe11a[5].ACLR
clrn => dffe11a[4].ACLR
clrn => dffe11a[3].ACLR
clrn => dffe11a[2].ACLR
clrn => dffe11a[1].ACLR
clrn => dffe11a[0].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe11a[0].IN0
d[1] => dffe11a[1].IN0
d[2] => dffe11a[2].IN0
d[3] => dffe11a[3].IN0
d[4] => dffe11a[4].IN0
d[5] => dffe11a[5].IN0
d[6] => dffe11a[6].IN0
d[7] => dffe11a[7].IN0
d[8] => dffe11a[8].IN0


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|cmpr_256:rdempty_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|cmpr_156:rdempty_eq_comp1_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|cmpr_256:rdempty_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|cmpr_156:rdempty_eq_comp_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|cmpr_256:wrfull_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|cmpr_156:wrfull_eq_comp1_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|cmpr_256:wrfull_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|cmpr_156:wrfull_eq_comp_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_to_usb:comp_mega_func_fifo8_to_usb|dcfifo:dcfifo_component|dcfifo_gih1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb
usb_data_7 => dcfifo:dcfifo_component.data
usb_data_6 => dcfifo:dcfifo_component.data
usb_data_5 => dcfifo:dcfifo_component.data
usb_data_4 => dcfifo:dcfifo_component.data
usb_data_3 => dcfifo:dcfifo_component.data
usb_data_2 => dcfifo:dcfifo_component.data
usb_data_1 => dcfifo:dcfifo_component.data
usb_data_0 => dcfifo:dcfifo_component.data
usb_read_n_in_i => dcfifo:dcfifo_component.wrreq
ladder_fpga_clock40MHz => dcfifo:dcfifo_component.rdclk
reset_n_in_RNIGR9 => dcfifo:dcfifo_component.aclr
ladder_fpga_fifo8_from_usb_rd => dcfifo:dcfifo_component.rdreq
ladder_fpga_clock1MHz => dcfifo:dcfifo_component.wrclk


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component
data[0] => dcfifo_c8i1:auto_generated.data[0]
data[1] => dcfifo_c8i1:auto_generated.data[1]
data[2] => dcfifo_c8i1:auto_generated.data[2]
data[3] => dcfifo_c8i1:auto_generated.data[3]
data[4] => dcfifo_c8i1:auto_generated.data[4]
data[5] => dcfifo_c8i1:auto_generated.data[5]
data[6] => dcfifo_c8i1:auto_generated.data[6]
data[7] => dcfifo_c8i1:auto_generated.data[7]
rdclk => dcfifo_c8i1:auto_generated.rdclk
rdreq => dcfifo_c8i1:auto_generated.rdreq
wrclk => dcfifo_c8i1:auto_generated.wrclk
wrreq => dcfifo_c8i1:auto_generated.wrreq
aclr => dcfifo_c8i1:auto_generated.aclr


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated
aclr => a_graycounter_k47:rdptr_g1p.aclr
aclr => a_graycounter_gic:wrptr_g1p.aclr
aclr => altsyncram_lf31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[8].IN0
aclr => rs_dgwp_reg[8].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => wrptr_g[8].IN0
aclr => ws_dgrp_reg[8].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_lf31:fifo_ram.data_a[0]
data[1] => altsyncram_lf31:fifo_ram.data_a[1]
data[2] => altsyncram_lf31:fifo_ram.data_a[2]
data[3] => altsyncram_lf31:fifo_ram.data_a[3]
data[4] => altsyncram_lf31:fifo_ram.data_a[4]
data[5] => altsyncram_lf31:fifo_ram.data_a[5]
data[6] => altsyncram_lf31:fifo_ram.data_a[6]
data[7] => altsyncram_lf31:fifo_ram.data_a[7]
rdclk => a_graycounter_k47:rdptr_g1p.clock
rdclk => altsyncram_lf31:fifo_ram.clock1
rdclk => alt_synch_pipe_jkd:rs_dgwp.clock
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[8].CLK
rdclk => rs_dgwp_reg[7].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdreq => a_graycounter_k47:rdptr_g1p.cnt_en
rdreq => _.IN0
rdreq => altsyncram_lf31:fifo_ram.clocken1
rdreq => mux_a18:rdemp_eq_comp_lsb_mux.sel[0]
rdreq => mux_a18:rdemp_eq_comp_msb_mux.sel[0]
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_gic:wrptr_g1p.clock
wrclk => altsyncram_lf31:fifo_ram.clock0
wrclk => alt_synch_pipe_kkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrclk => ws_dgrp_reg[8].CLK
wrclk => ws_dgrp_reg[7].CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => a_graycounter_gic:wrptr_g1p.cnt_en
wrreq => altsyncram_lf31:fifo_ram.wren_a
wrreq => mux_a18:wrfull_eq_comp_lsb_mux.sel[0]
wrreq => mux_a18:wrfull_eq_comp_msb_mux.sel[0]
wrreq => wrptr_g[8].ENA
wrreq => wrptr_g[7].ENA
wrreq => wrptr_g[6].ENA
wrreq => wrptr_g[5].ENA
wrreq => wrptr_g[4].ENA
wrreq => wrptr_g[3].ENA
wrreq => wrptr_g[2].ENA
wrreq => wrptr_g[1].ENA
wrreq => wrptr_g[0].ENA


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_k47:rdptr_g1p
aclr => counter3a1.IN0
aclr => counter3a0.IN0
aclr => parity4.IN0
aclr => sub_parity5a[2].IN0
aclr => sub_parity5a[1].IN0
aclr => sub_parity5a[0].IN0
clock => counter3a0.CLK
clock => counter3a1.CLK
clock => counter3a2.CLK
clock => counter3a3.CLK
clock => counter3a4.CLK
clock => counter3a5.CLK
clock => counter3a6.CLK
clock => counter3a7.CLK
clock => counter3a8.CLK
clock => parity4.CLK
clock => sub_parity5a[2].CLK
clock => sub_parity5a[1].CLK
clock => sub_parity5a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|a_graycounter_gic:wrptr_g1p
aclr => counter6a1.IN0
aclr => counter6a0.IN0
aclr => parity7.IN0
aclr => sub_parity8a[2].IN0
aclr => sub_parity8a[1].IN0
aclr => sub_parity8a[0].IN0
clock => counter6a0.CLK
clock => counter6a1.CLK
clock => counter6a2.CLK
clock => counter6a3.CLK
clock => counter6a4.CLK
clock => counter6a5.CLK
clock => counter6a6.CLK
clock => counter6a7.CLK
clock => counter6a8.CLK
clock => parity7.CLK
clock => sub_parity8a[2].CLK
clock => sub_parity8a[1].CLK
clock => sub_parity8a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|altsyncram_lf31:fifo_ram
aclr1 => ram_block9a0.CLR1
aclr1 => ram_block9a1.CLR1
aclr1 => ram_block9a2.CLR1
aclr1 => ram_block9a3.CLR1
aclr1 => ram_block9a4.CLR1
aclr1 => ram_block9a5.CLR1
aclr1 => ram_block9a6.CLR1
aclr1 => ram_block9a7.CLR1
address_a[0] => ram_block9a0.PORTAADDR
address_a[0] => ram_block9a1.PORTAADDR
address_a[0] => ram_block9a2.PORTAADDR
address_a[0] => ram_block9a3.PORTAADDR
address_a[0] => ram_block9a4.PORTAADDR
address_a[0] => ram_block9a5.PORTAADDR
address_a[0] => ram_block9a6.PORTAADDR
address_a[0] => ram_block9a7.PORTAADDR
address_a[1] => ram_block9a0.PORTAADDR1
address_a[1] => ram_block9a1.PORTAADDR1
address_a[1] => ram_block9a2.PORTAADDR1
address_a[1] => ram_block9a3.PORTAADDR1
address_a[1] => ram_block9a4.PORTAADDR1
address_a[1] => ram_block9a5.PORTAADDR1
address_a[1] => ram_block9a6.PORTAADDR1
address_a[1] => ram_block9a7.PORTAADDR1
address_a[2] => ram_block9a0.PORTAADDR2
address_a[2] => ram_block9a1.PORTAADDR2
address_a[2] => ram_block9a2.PORTAADDR2
address_a[2] => ram_block9a3.PORTAADDR2
address_a[2] => ram_block9a4.PORTAADDR2
address_a[2] => ram_block9a5.PORTAADDR2
address_a[2] => ram_block9a6.PORTAADDR2
address_a[2] => ram_block9a7.PORTAADDR2
address_a[3] => ram_block9a0.PORTAADDR3
address_a[3] => ram_block9a1.PORTAADDR3
address_a[3] => ram_block9a2.PORTAADDR3
address_a[3] => ram_block9a3.PORTAADDR3
address_a[3] => ram_block9a4.PORTAADDR3
address_a[3] => ram_block9a5.PORTAADDR3
address_a[3] => ram_block9a6.PORTAADDR3
address_a[3] => ram_block9a7.PORTAADDR3
address_a[4] => ram_block9a0.PORTAADDR4
address_a[4] => ram_block9a1.PORTAADDR4
address_a[4] => ram_block9a2.PORTAADDR4
address_a[4] => ram_block9a3.PORTAADDR4
address_a[4] => ram_block9a4.PORTAADDR4
address_a[4] => ram_block9a5.PORTAADDR4
address_a[4] => ram_block9a6.PORTAADDR4
address_a[4] => ram_block9a7.PORTAADDR4
address_a[5] => ram_block9a0.PORTAADDR5
address_a[5] => ram_block9a1.PORTAADDR5
address_a[5] => ram_block9a2.PORTAADDR5
address_a[5] => ram_block9a3.PORTAADDR5
address_a[5] => ram_block9a4.PORTAADDR5
address_a[5] => ram_block9a5.PORTAADDR5
address_a[5] => ram_block9a6.PORTAADDR5
address_a[5] => ram_block9a7.PORTAADDR5
address_a[6] => ram_block9a0.PORTAADDR6
address_a[6] => ram_block9a1.PORTAADDR6
address_a[6] => ram_block9a2.PORTAADDR6
address_a[6] => ram_block9a3.PORTAADDR6
address_a[6] => ram_block9a4.PORTAADDR6
address_a[6] => ram_block9a5.PORTAADDR6
address_a[6] => ram_block9a6.PORTAADDR6
address_a[6] => ram_block9a7.PORTAADDR6
address_a[7] => ram_block9a0.PORTAADDR7
address_a[7] => ram_block9a1.PORTAADDR7
address_a[7] => ram_block9a2.PORTAADDR7
address_a[7] => ram_block9a3.PORTAADDR7
address_a[7] => ram_block9a4.PORTAADDR7
address_a[7] => ram_block9a5.PORTAADDR7
address_a[7] => ram_block9a6.PORTAADDR7
address_a[7] => ram_block9a7.PORTAADDR7
address_b[0] => ram_block9a0.PORTBADDR
address_b[0] => ram_block9a1.PORTBADDR
address_b[0] => ram_block9a2.PORTBADDR
address_b[0] => ram_block9a3.PORTBADDR
address_b[0] => ram_block9a4.PORTBADDR
address_b[0] => ram_block9a5.PORTBADDR
address_b[0] => ram_block9a6.PORTBADDR
address_b[0] => ram_block9a7.PORTBADDR
address_b[1] => ram_block9a0.PORTBADDR1
address_b[1] => ram_block9a1.PORTBADDR1
address_b[1] => ram_block9a2.PORTBADDR1
address_b[1] => ram_block9a3.PORTBADDR1
address_b[1] => ram_block9a4.PORTBADDR1
address_b[1] => ram_block9a5.PORTBADDR1
address_b[1] => ram_block9a6.PORTBADDR1
address_b[1] => ram_block9a7.PORTBADDR1
address_b[2] => ram_block9a0.PORTBADDR2
address_b[2] => ram_block9a1.PORTBADDR2
address_b[2] => ram_block9a2.PORTBADDR2
address_b[2] => ram_block9a3.PORTBADDR2
address_b[2] => ram_block9a4.PORTBADDR2
address_b[2] => ram_block9a5.PORTBADDR2
address_b[2] => ram_block9a6.PORTBADDR2
address_b[2] => ram_block9a7.PORTBADDR2
address_b[3] => ram_block9a0.PORTBADDR3
address_b[3] => ram_block9a1.PORTBADDR3
address_b[3] => ram_block9a2.PORTBADDR3
address_b[3] => ram_block9a3.PORTBADDR3
address_b[3] => ram_block9a4.PORTBADDR3
address_b[3] => ram_block9a5.PORTBADDR3
address_b[3] => ram_block9a6.PORTBADDR3
address_b[3] => ram_block9a7.PORTBADDR3
address_b[4] => ram_block9a0.PORTBADDR4
address_b[4] => ram_block9a1.PORTBADDR4
address_b[4] => ram_block9a2.PORTBADDR4
address_b[4] => ram_block9a3.PORTBADDR4
address_b[4] => ram_block9a4.PORTBADDR4
address_b[4] => ram_block9a5.PORTBADDR4
address_b[4] => ram_block9a6.PORTBADDR4
address_b[4] => ram_block9a7.PORTBADDR4
address_b[5] => ram_block9a0.PORTBADDR5
address_b[5] => ram_block9a1.PORTBADDR5
address_b[5] => ram_block9a2.PORTBADDR5
address_b[5] => ram_block9a3.PORTBADDR5
address_b[5] => ram_block9a4.PORTBADDR5
address_b[5] => ram_block9a5.PORTBADDR5
address_b[5] => ram_block9a6.PORTBADDR5
address_b[5] => ram_block9a7.PORTBADDR5
address_b[6] => ram_block9a0.PORTBADDR6
address_b[6] => ram_block9a1.PORTBADDR6
address_b[6] => ram_block9a2.PORTBADDR6
address_b[6] => ram_block9a3.PORTBADDR6
address_b[6] => ram_block9a4.PORTBADDR6
address_b[6] => ram_block9a5.PORTBADDR6
address_b[6] => ram_block9a6.PORTBADDR6
address_b[6] => ram_block9a7.PORTBADDR6
address_b[7] => ram_block9a0.PORTBADDR7
address_b[7] => ram_block9a1.PORTBADDR7
address_b[7] => ram_block9a2.PORTBADDR7
address_b[7] => ram_block9a3.PORTBADDR7
address_b[7] => ram_block9a4.PORTBADDR7
address_b[7] => ram_block9a5.PORTBADDR7
address_b[7] => ram_block9a6.PORTBADDR7
address_b[7] => ram_block9a7.PORTBADDR7
addressstall_b => ram_block9a0.PORTBADDRSTALL
addressstall_b => ram_block9a1.PORTBADDRSTALL
addressstall_b => ram_block9a2.PORTBADDRSTALL
addressstall_b => ram_block9a3.PORTBADDRSTALL
addressstall_b => ram_block9a4.PORTBADDRSTALL
addressstall_b => ram_block9a5.PORTBADDRSTALL
addressstall_b => ram_block9a6.PORTBADDRSTALL
addressstall_b => ram_block9a7.PORTBADDRSTALL
clock0 => ram_block9a0.CLK0
clock0 => ram_block9a1.CLK0
clock0 => ram_block9a2.CLK0
clock0 => ram_block9a3.CLK0
clock0 => ram_block9a4.CLK0
clock0 => ram_block9a5.CLK0
clock0 => ram_block9a6.CLK0
clock0 => ram_block9a7.CLK0
clock1 => ram_block9a0.CLK1
clock1 => ram_block9a1.CLK1
clock1 => ram_block9a2.CLK1
clock1 => ram_block9a3.CLK1
clock1 => ram_block9a4.CLK1
clock1 => ram_block9a5.CLK1
clock1 => ram_block9a6.CLK1
clock1 => ram_block9a7.CLK1
clocken1 => ram_block9a0.ENA1
clocken1 => ram_block9a1.ENA1
clocken1 => ram_block9a2.ENA1
clocken1 => ram_block9a3.ENA1
clocken1 => ram_block9a4.ENA1
clocken1 => ram_block9a5.ENA1
clocken1 => ram_block9a6.ENA1
clocken1 => ram_block9a7.ENA1
data_a[0] => ram_block9a0.PORTADATAIN
data_a[1] => ram_block9a1.PORTADATAIN
data_a[2] => ram_block9a2.PORTADATAIN
data_a[3] => ram_block9a3.PORTADATAIN
data_a[4] => ram_block9a4.PORTADATAIN
data_a[5] => ram_block9a5.PORTADATAIN
data_a[6] => ram_block9a6.PORTADATAIN
data_a[7] => ram_block9a7.PORTADATAIN
wren_a => ram_block9a0.PORTAWE
wren_a => ram_block9a0.ENA0
wren_a => ram_block9a1.PORTAWE
wren_a => ram_block9a1.ENA0
wren_a => ram_block9a2.PORTAWE
wren_a => ram_block9a2.ENA0
wren_a => ram_block9a3.PORTAWE
wren_a => ram_block9a3.ENA0
wren_a => ram_block9a4.PORTAWE
wren_a => ram_block9a4.ENA0
wren_a => ram_block9a5.PORTAWE
wren_a => ram_block9a5.ENA0
wren_a => ram_block9a6.PORTAWE
wren_a => ram_block9a6.ENA0
wren_a => ram_block9a7.PORTAWE
wren_a => ram_block9a7.ENA0


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|alt_synch_pipe_jkd:rs_dgwp
clock => dffpipe_id9:dffpipe5.clock
clrn => dffpipe_id9:dffpipe5.clrn
d[0] => dffpipe_id9:dffpipe5.d[0]
d[1] => dffpipe_id9:dffpipe5.d[1]
d[2] => dffpipe_id9:dffpipe5.d[2]
d[3] => dffpipe_id9:dffpipe5.d[3]
d[4] => dffpipe_id9:dffpipe5.d[4]
d[5] => dffpipe_id9:dffpipe5.d[5]
d[6] => dffpipe_id9:dffpipe5.d[6]
d[7] => dffpipe_id9:dffpipe5.d[7]
d[8] => dffpipe_id9:dffpipe5.d[8]


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|alt_synch_pipe_jkd:rs_dgwp|dffpipe_id9:dffpipe5
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|alt_synch_pipe_kkd:ws_dgrp
clock => dffpipe_jd9:dffpipe8.clock
clrn => dffpipe_jd9:dffpipe8.clrn
d[0] => dffpipe_jd9:dffpipe8.d[0]
d[1] => dffpipe_jd9:dffpipe8.d[1]
d[2] => dffpipe_jd9:dffpipe8.d[2]
d[3] => dffpipe_jd9:dffpipe8.d[3]
d[4] => dffpipe_jd9:dffpipe8.d[4]
d[5] => dffpipe_jd9:dffpipe8.d[5]
d[6] => dffpipe_jd9:dffpipe8.d[6]
d[7] => dffpipe_jd9:dffpipe8.d[7]
d[8] => dffpipe_jd9:dffpipe8.d[8]


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|alt_synch_pipe_kkd:ws_dgrp|dffpipe_jd9:dffpipe8
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|cmpr_256:rdempty_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|cmpr_156:rdempty_eq_comp1_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|cmpr_256:rdempty_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|cmpr_156:rdempty_eq_comp_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|cmpr_256:wrfull_eq_comp1_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|cmpr_156:wrfull_eq_comp1_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|cmpr_256:wrfull_eq_comp_lsb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|cmpr_156:wrfull_eq_comp_msb
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|mux_a18:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|mux_a18:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|mux_a18:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ladder_fpga|mega_func_fifo8x256_cycloneIII_comp_mega_func_fifo8_from_usb:comp_mega_func_fifo8_from_usb|dcfifo:dcfifo_component|dcfifo_c8i1:auto_generated|mux_a18:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|ladder_fpga|mesure_temperature:comp_mesure_temperature
sc_trstb_hybride_c_0 => state_ns_i_o2_RNIIGKN1_6_.DATAA
sc_trstb_hybride_c_0 => state_RNIHA8D1_4_.DATAA
sc_trstb_hybride_c_0 => state_RNIJPPB_2_.DATAA
sc_trstb_hybride_c_0 => state_RNIN9QB_6_.DATAA
sc_trstb_hybride_c_0 => cnt_0_.ACLR
sc_trstb_hybride_c_0 => cnt_1_.ACLR
sc_trstb_hybride_c_0 => cnt_2_.ACLR
sc_trstb_hybride_c_0 => cnt_3_.ACLR
sc_trstb_hybride_c_0 => cnt_4_.ACLR
sc_trstb_hybride_c_0 => cnt_5_.ACLR
sc_trstb_hybride_c_0 => cnt_6_.ACLR
sc_trstb_hybride_c_0 => cnt_7_.ACLR
sc_trstb_hybride_c_0 => cnt_8_.ACLR
sc_trstb_hybride_c_0 => cnt_9_.ACLR
sc_trstb_hybride_c_0 => cnt_10_.ACLR
sc_trstb_hybride_c_0 => cnt_11_.ACLR
sc_trstb_hybride_c_0 => cnt_12_.ACLR
sc_trstb_hybride_c_0 => cnt_13_.ACLR
sc_trstb_hybride_c_0 => cnt_14_.ACLR
sc_trstb_hybride_c_0 => cnt_15_.ACLR
sc_trstb_hybride_c_0 => cnt_16_.ACLR
sc_trstb_hybride_c_0 => cnt_17_.ACLR
sc_trstb_hybride_c_0 => state_0_.ACLR
sc_trstb_hybride_c_0 => state_1_.ACLR
sc_trstb_hybride_c_0 => state_2_.ACLR
sc_trstb_hybride_c_0 => state_3_.ACLR
sc_trstb_hybride_c_0 => state_4_.ACLR
sc_trstb_hybride_c_0 => state_5_.ACLR
sc_trstb_hybride_c_0 => state_6_.ACLR
sc_trstb_hybride_c_0 => state_7_.ACLR
sc_trstb_hybride_c_0 => state_8_.ACLR
sc_trstb_hybride_c_0 => state_9_.ACLR
sc_trstb_hybride_c_0 => state_10_.ACLR
sc_trstb_hybride_c_0 => state_11_.ACLR
sc_trstb_hybride_c_0 => state_i_12_.ACLR
sc_trstb_hybride_c_0 => sTemp_in_Z.ENA
sc_trstb_hybride_c_0 => temperature_in_sync_Z.ENA
sc_trstb_hybride_c_0 => temperature_out_e_Z.ACLR
temperature_c => temperature_in_sync_Z.DATAIN
ladder_fpga_clock4MHz => cnt_0_.CLK
ladder_fpga_clock4MHz => cnt_1_.CLK
ladder_fpga_clock4MHz => cnt_2_.CLK
ladder_fpga_clock4MHz => cnt_3_.CLK
ladder_fpga_clock4MHz => cnt_4_.CLK
ladder_fpga_clock4MHz => cnt_5_.CLK
ladder_fpga_clock4MHz => cnt_6_.CLK
ladder_fpga_clock4MHz => cnt_7_.CLK
ladder_fpga_clock4MHz => cnt_8_.CLK
ladder_fpga_clock4MHz => cnt_9_.CLK
ladder_fpga_clock4MHz => cnt_10_.CLK
ladder_fpga_clock4MHz => cnt_11_.CLK
ladder_fpga_clock4MHz => cnt_12_.CLK
ladder_fpga_clock4MHz => cnt_13_.CLK
ladder_fpga_clock4MHz => cnt_14_.CLK
ladder_fpga_clock4MHz => cnt_15_.CLK
ladder_fpga_clock4MHz => cnt_16_.CLK
ladder_fpga_clock4MHz => cnt_17_.CLK
ladder_fpga_clock4MHz => state_0_.CLK
ladder_fpga_clock4MHz => state_1_.CLK
ladder_fpga_clock4MHz => state_2_.CLK
ladder_fpga_clock4MHz => state_3_.CLK
ladder_fpga_clock4MHz => state_4_.CLK
ladder_fpga_clock4MHz => state_5_.CLK
ladder_fpga_clock4MHz => state_6_.CLK
ladder_fpga_clock4MHz => state_7_.CLK
ladder_fpga_clock4MHz => state_8_.CLK
ladder_fpga_clock4MHz => state_9_.CLK
ladder_fpga_clock4MHz => state_10_.CLK
ladder_fpga_clock4MHz => state_11_.CLK
ladder_fpga_clock4MHz => state_i_12_.CLK
ladder_fpga_clock4MHz => temperature3_11_.CLK
ladder_fpga_clock4MHz => temperature3_10_.CLK
ladder_fpga_clock4MHz => temperature3_9_.CLK
ladder_fpga_clock4MHz => temperature3_8_.CLK
ladder_fpga_clock4MHz => temperature3_7_.CLK
ladder_fpga_clock4MHz => temperature3_6_.CLK
ladder_fpga_clock4MHz => temperature3_5_.CLK
ladder_fpga_clock4MHz => temperature3_4_.CLK
ladder_fpga_clock4MHz => temperature3_3_.CLK
ladder_fpga_clock4MHz => temperature3_2_.CLK
ladder_fpga_clock4MHz => temperature3_1_.CLK
ladder_fpga_clock4MHz => temperature3_0_.CLK
ladder_fpga_clock4MHz => temperature2_11_.CLK
ladder_fpga_clock4MHz => temperature2_10_.CLK
ladder_fpga_clock4MHz => temperature2_9_.CLK
ladder_fpga_clock4MHz => temperature2_8_.CLK
ladder_fpga_clock4MHz => temperature2_7_.CLK
ladder_fpga_clock4MHz => temperature2_6_.CLK
ladder_fpga_clock4MHz => temperature2_5_.CLK
ladder_fpga_clock4MHz => temperature2_4_.CLK
ladder_fpga_clock4MHz => temperature2_3_.CLK
ladder_fpga_clock4MHz => temperature2_2_.CLK
ladder_fpga_clock4MHz => temperature2_1_.CLK
ladder_fpga_clock4MHz => temperature2_0_.CLK
ladder_fpga_clock4MHz => temperature1_11_.CLK
ladder_fpga_clock4MHz => temperature1_10_.CLK
ladder_fpga_clock4MHz => temperature1_9_.CLK
ladder_fpga_clock4MHz => temperature1_8_.CLK
ladder_fpga_clock4MHz => temperature1_7_.CLK
ladder_fpga_clock4MHz => temperature1_6_.CLK
ladder_fpga_clock4MHz => temperature1_5_.CLK
ladder_fpga_clock4MHz => temperature1_4_.CLK
ladder_fpga_clock4MHz => temperature1_3_.CLK
ladder_fpga_clock4MHz => temperature1_2_.CLK
ladder_fpga_clock4MHz => temperature1_1_.CLK
ladder_fpga_clock4MHz => temperature1_0_.CLK
ladder_fpga_clock4MHz => temperature0_11_.CLK
ladder_fpga_clock4MHz => temperature0_10_.CLK
ladder_fpga_clock4MHz => temperature0_9_.CLK
ladder_fpga_clock4MHz => temperature0_8_.CLK
ladder_fpga_clock4MHz => temperature0_7_.CLK
ladder_fpga_clock4MHz => temperature0_6_.CLK
ladder_fpga_clock4MHz => temperature0_5_.CLK
ladder_fpga_clock4MHz => temperature0_4_.CLK
ladder_fpga_clock4MHz => temperature0_3_.CLK
ladder_fpga_clock4MHz => temperature0_2_.CLK
ladder_fpga_clock4MHz => temperature0_1_.CLK
ladder_fpga_clock4MHz => temperature0_0_.CLK
ladder_fpga_clock4MHz => sTemp_in_Z.CLK
ladder_fpga_clock4MHz => temperature_in_sync_Z.CLK
ladder_fpga_clock4MHz => temperature_out_e_Z.CLK


