# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/imports/sources_1/new/Adder.v" \
"../../../../project_1.srcs/sources_1/imports/sources_1/new/Decrementer.v" \
"../../../../project_1.srcs/sources_1/new/Meter.v" \
"../../../../project_1.srcs/sources_1/imports/sources_1/imports/Downloads/bcd.v" \
"../../../../project_1.srcs/sources_1/imports/sources_1/new/pulse_debounce.v" \
"../../../../project_1.srcs/sources_1/imports/sources_1/imports/Downloads/sevenseg.v" \
"../../../../project_1.srcs/sim_1/new/TB_meter.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
