
<html><head><title>Prerequisites for Using SystemVerilog Netlister</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="rgirdhar" />
<meta name="CreateDate" content="2023-08-04" />
<meta name="CreateTime" content="1691175852" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes how to use the Virtuoso SystemVerilog Netlister to generate netlist views" />
<meta name="DocTitle" content="Virtuoso SystemVerilog Netlister User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Prerequisites for Using SystemVerilog Netlister" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vsvn" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-08-04" />
<meta name="ModifiedTime" content="1691175852" />
<meta name="NextFile" content="chap1_tk_Launching_SystemVerilog_Netlister.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap1_ct_Benefits_of_SystemVerilog_Netlister_over_NC_Verilog_Netlister.html" />
<meta name="c_product" content="Virtuoso Schematic Editor" />
<meta name="Product" content="Virtuoso Schematic Editor" />
<meta name="ProductFamily" content="Virtuoso Schematic Editor" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso SystemVerilog Netlister User Guide -- Prerequisites for Using SystemVerilog Netlister" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="SystemVerilog" />
<meta name="prod_subfeature" content="Digital-Mixed Signal,Shadow-free,VSVN" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vsvnIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vsvnTOC.html">Contents</a></li><li><a class="prev" href="chap1_ct_Benefits_of_SystemVerilog_Netlister_over_NC_Verilog_Netlister.html" title="Benefits of SystemVerilog Netlister over NC Verilog Netlister">Benefits of SystemVerilog Netl ...</a></li><li style="float: right;"><a class="viewPrint" href="vsvn.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1_tk_Launching_SystemVerilog_Netlister.html" title="Launching SystemVerilog Netlister">Launching SystemVerilog Netlis ...</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso SystemVerilog Netlister User Guide<br />Product Version IC23.1, August 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:ct_Prerequisites_for_Using_SystemVerilog_Netlister" title="Prerequisites for Using SystemVerilog Netlister"></a><h2>
<a id="pgfId-1092420"></a><a id="10185"></a>Prerequisites for Using SystemVerilog Netlister<a id="preReq"></a></h2>

<p>
<a id="pgfId-1092421"></a>You must have access to the following to use Virtuoso SystemVerilog Netlister:</p>
<ul><li>
<a id="pgfId-1092425"></a>Cadence Virtuoso 64-bit version (IC6.1.8 ISR8 or higher)<br />
<a id="pgfId-1092426"></a>SystemVerilog Netlister is launched from Virtuoso. </li><li>
<a id="pgfId-1092422"></a>Cadence Xcelium™ <code>xrun</code> utility 64-bit version (18.09 or higher)<br />
<a id="pgfId-1092423"></a>The <code>xrun</code> utility helps you specify all input files and options in a single command. <br />
<a id="pgfId-1092424"></a>It can take SystemVerilog designs as input. The utility uses the Cadence Native Code tools to compile and netlist designs. </li></ul>








<p>
<a id="pgfId-1094083"></a>Additionally, ensure that you update your <code>.cshrc </code>file as follows:</p>
<ul><li>
<a id="pgfId-1093436"></a>Specify the path to the Virtuoso installation.</li><li>
<a id="pgfId-1092429"></a>Specify the path to the Xcelium installation.<br /><div class="webflare-information-macro webflare-macro-tip">
<a id="pgfId-1092430"></a>
To ensure that you use the 64-bit version of Virtuoso and Xcelium, add the environment variable <span class="webflare-courier-new" style="white-space:pre"><em>setenv CDS_AUTO_64BIT ALL </em></span>to your <code>.cshrc</code> file. </div></li></ul>



<h4><em>
<a id="pgfId-1098472"></a>Related Topics</em></h4>

<p>
<a id="pgfId-1098476"></a><a href="chap1.html#98672">Introduction to Virtuoso SystemVerilog Netlister</a></p>
<p>
<a id="pgfId-1098517"></a><a href="chap1_ct_Benefits_of_SystemVerilog_Netlister.html#77289">Benefits of SystemVerilog Netlister</a></p>
<p>
<a id="pgfId-1098488"></a><a href="chap1_tk_Launching_SystemVerilog_Netlister.html#50841">Launching SystemVerilog Netlister</a></p>
<p>
<a id="pgfId-1098492"></a><a href="chap1_ct_SystemVerilog_Netlister_Batch_Mode.html#26986">SystemVerilog Netlister Batch Mode</a></p>
<p>
<a id="pgfId-1098496"></a><a href="chap1_tk_Migrating_SystemVerilog_Integration_Designs_to_SystemVerilog_Designs.html#25222">Migrating SystemVerilog Integration Designs to SystemVerilog Designs</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap1_ct_Benefits_of_SystemVerilog_Netlister_over_NC_Verilog_Netlister.html" id="prev" title="Benefits of SystemVerilog Netlister over NC Verilog Netlister">Benefits of SystemVerilog Netl ...</a></em></b><b><em><a href="chap1_tk_Launching_SystemVerilog_Netlister.html" id="nex" title="Launching SystemVerilog Netlister">Launching SystemVerilog Netlis ...</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;⠀ </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>