============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Feb 22 2023  12:41:25 pm
  Module:                 neo430_top
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps)
          Group: cg_enable_group_clk_i
     Startpoint: (R) neo430_cpu_inst_neo430_control_inst_ctrl_reg[16]/C
          Clock: (R) clk_i
       Endpoint: (R) neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6223/enl_reg/D
          Clock: (F) clk_i

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
     Required Time:=    2500                  
      Launch Clock:-       0                  
         Data Path:-    3750                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------------------
#                           Timing Point                             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                                                           (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------------------------------------------
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[16]/C                 -       -      R     (arrival)      4     -     0     -       0 
  neo430_cpu_inst_neo430_control_inst_ctrl_reg[16]/Q                 -       C->Q   R     DFRQX2        10 101.8   436   468     468 
  neo430_cpu_inst_neo430_alu_inst_g6637/Q                            -       A->Q   F     INX6           6  52.1   119    84     553 
  neo430_cpu_inst_neo430_alu_inst_g6614/Q                            -       B->Q   R     NA2X4          3  32.4   120    99     652 
  neo430_cpu_inst_neo430_alu_inst_g6598/Q                            -       B->Q   F     NA2X4          4  46.4   100    73     725 
  neo430_cpu_inst_neo430_alu_inst_g6577/Q                            -       A->Q   R     NO2X1          1  15.5   222   140     864 
  neo430_cpu_inst_neo430_alu_inst_g6566/Q                            -       B->Q   F     NO2X2          2  16.5    91    77     941 
  neo430_cpu_inst_neo430_alu_inst_g6643/Q                            -       AN->Q  F     NA2I1X1        2  21.2   153   192    1133 
  neo430_cpu_inst_neo430_alu_inst_g6432/Q                            -       B->Q   R     NA2X2          2  21.9   142   121    1254 
  neo430_cpu_inst_neo430_alu_inst_g6415/Q                            -       A->Q   F     NA2X2          1  12.3    82    54    1309 
  neo430_cpu_inst_neo430_alu_inst_g6413/Q                            -       A->Q   R     NA2X2          2  22.0   143    91    1399 
  neo430_cpu_inst_neo430_alu_inst_g6409/Q                            -       A->Q   F     NO2X2          1  12.4    82    50    1449 
  neo430_cpu_inst_neo430_alu_inst_g6408/Q                            -       A->Q   R     NO2X2          2  18.5   150    97    1546 
  neo430_cpu_inst_neo430_alu_inst_g6404/Q                            -       A->Q   F     NA2X2          3  24.4   108    78    1624 
  neo430_cpu_inst_neo430_alu_inst_g6401/Q                            -       A->Q   R     NO2X2          1  18.1   148   102    1726 
  neo430_cpu_inst_neo430_alu_inst_g6399/Q                            -       A->Q   F     NO2X4          2  26.9   104    52    1778 
  neo430_cpu_inst_neo430_alu_inst_g6398/Q                            -       A->Q   R     INX1           2  20.7   122    94    1872 
  neo430_cpu_inst_neo430_alu_inst_g6391/Q                            -       A->Q   F     EO2X1          2  19.5   192   228    2099 
  neo430_cpu_inst_neo430_alu_inst_g6390/Q                            -       A->Q   R     INX1           1  10.6    94    83    2182 
  neo430_cpu_inst_neo430_alu_inst_g6383/Q                            -       C->Q   F     AN31X1         1   8.6   259    94    2276 
  neo430_cpu_inst_neo430_alu_inst_g6659/Q                            -       C->Q   R     ON21X2         4  28.3   135   285    2561 
  g12428/Q                                                           -       IN0->Q R     MU2X2         16 113.8   480   386    2947 
  g12112/Q                                                           -       C->Q   R     AND3X1         1  10.6   134   186    3134 
  g12072/Q                                                           -       B->Q   F     NA2X1          2  18.2   158    96    3229 
  g12695/Q                                                           -       B->Q   R     NO2I1X1        1  14.8   215   158    3388 
  g11937/Q                                                           -       B->Q   F     NA2I1X2        3  45.8   165   119    3507 
  g11888/Q                                                           -       A->Q   R     NA2X1          1   8.7   146   104    3610 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6223/g7/Q      -       A->Q   R     OR2X1          1   9.4   109   140    3750 
  neo430_wdt_inst_true.neo430_wdt_inst_RC_CG_HIER_INST6223/enl_reg/D -       -      R     DLLQX1         1     -     -     0    3750 
#------------------------------------------------------------------------------------------------------------------------------------

