$comment
	File created using the following command:
		vcd file Zeus_Processor.msim.vcd -direction
$end
$date
	Mon Jan 17 22:35:50 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module Zeus_Processor_vlg_vec_tst $end
$var reg 1 ! clock_FPGA $end
$var reg 1 " confirma_bt $end
$var reg 16 # entrada [15:0] $end
$var wire 1 $ ALUOp $end
$var wire 1 % ALUSrc $end
$var wire 1 & ALu_out [31] $end
$var wire 1 ' ALu_out [30] $end
$var wire 1 ( ALu_out [29] $end
$var wire 1 ) ALu_out [28] $end
$var wire 1 * ALu_out [27] $end
$var wire 1 + ALu_out [26] $end
$var wire 1 , ALu_out [25] $end
$var wire 1 - ALu_out [24] $end
$var wire 1 . ALu_out [23] $end
$var wire 1 / ALu_out [22] $end
$var wire 1 0 ALu_out [21] $end
$var wire 1 1 ALu_out [20] $end
$var wire 1 2 ALu_out [19] $end
$var wire 1 3 ALu_out [18] $end
$var wire 1 4 ALu_out [17] $end
$var wire 1 5 ALu_out [16] $end
$var wire 1 6 ALu_out [15] $end
$var wire 1 7 ALu_out [14] $end
$var wire 1 8 ALu_out [13] $end
$var wire 1 9 ALu_out [12] $end
$var wire 1 : ALu_out [11] $end
$var wire 1 ; ALu_out [10] $end
$var wire 1 < ALu_out [9] $end
$var wire 1 = ALu_out [8] $end
$var wire 1 > ALu_out [7] $end
$var wire 1 ? ALu_out [6] $end
$var wire 1 @ ALu_out [5] $end
$var wire 1 A ALu_out [4] $end
$var wire 1 B ALu_out [3] $end
$var wire 1 C ALu_out [2] $end
$var wire 1 D ALu_out [1] $end
$var wire 1 E ALu_out [0] $end
$var wire 1 F MemRead $end
$var wire 1 G MemToReg $end
$var wire 1 H MemWrite $end
$var wire 1 I PC [31] $end
$var wire 1 J PC [30] $end
$var wire 1 K PC [29] $end
$var wire 1 L PC [28] $end
$var wire 1 M PC [27] $end
$var wire 1 N PC [26] $end
$var wire 1 O PC [25] $end
$var wire 1 P PC [24] $end
$var wire 1 Q PC [23] $end
$var wire 1 R PC [22] $end
$var wire 1 S PC [21] $end
$var wire 1 T PC [20] $end
$var wire 1 U PC [19] $end
$var wire 1 V PC [18] $end
$var wire 1 W PC [17] $end
$var wire 1 X PC [16] $end
$var wire 1 Y PC [15] $end
$var wire 1 Z PC [14] $end
$var wire 1 [ PC [13] $end
$var wire 1 \ PC [12] $end
$var wire 1 ] PC [11] $end
$var wire 1 ^ PC [10] $end
$var wire 1 _ PC [9] $end
$var wire 1 ` PC [8] $end
$var wire 1 a PC [7] $end
$var wire 1 b PC [6] $end
$var wire 1 c PC [5] $end
$var wire 1 d PC [4] $end
$var wire 1 e PC [3] $end
$var wire 1 f PC [2] $end
$var wire 1 g PC [1] $end
$var wire 1 h PC [0] $end
$var wire 1 i PCSrc $end
$var wire 1 j Rd [31] $end
$var wire 1 k Rd [30] $end
$var wire 1 l Rd [29] $end
$var wire 1 m Rd [28] $end
$var wire 1 n Rd [27] $end
$var wire 1 o Rd [26] $end
$var wire 1 p Rd [25] $end
$var wire 1 q Rd [24] $end
$var wire 1 r Rd [23] $end
$var wire 1 s Rd [22] $end
$var wire 1 t Rd [21] $end
$var wire 1 u Rd [20] $end
$var wire 1 v Rd [19] $end
$var wire 1 w Rd [18] $end
$var wire 1 x Rd [17] $end
$var wire 1 y Rd [16] $end
$var wire 1 z Rd [15] $end
$var wire 1 { Rd [14] $end
$var wire 1 | Rd [13] $end
$var wire 1 } Rd [12] $end
$var wire 1 ~ Rd [11] $end
$var wire 1 !! Rd [10] $end
$var wire 1 "! Rd [9] $end
$var wire 1 #! Rd [8] $end
$var wire 1 $! Rd [7] $end
$var wire 1 %! Rd [6] $end
$var wire 1 &! Rd [5] $end
$var wire 1 '! Rd [4] $end
$var wire 1 (! Rd [3] $end
$var wire 1 )! Rd [2] $end
$var wire 1 *! Rd [1] $end
$var wire 1 +! Rd [0] $end
$var wire 1 ,! RegDst $end
$var wire 1 -! RegWrite $end
$var wire 1 .! Rs [31] $end
$var wire 1 /! Rs [30] $end
$var wire 1 0! Rs [29] $end
$var wire 1 1! Rs [28] $end
$var wire 1 2! Rs [27] $end
$var wire 1 3! Rs [26] $end
$var wire 1 4! Rs [25] $end
$var wire 1 5! Rs [24] $end
$var wire 1 6! Rs [23] $end
$var wire 1 7! Rs [22] $end
$var wire 1 8! Rs [21] $end
$var wire 1 9! Rs [20] $end
$var wire 1 :! Rs [19] $end
$var wire 1 ;! Rs [18] $end
$var wire 1 <! Rs [17] $end
$var wire 1 =! Rs [16] $end
$var wire 1 >! Rs [15] $end
$var wire 1 ?! Rs [14] $end
$var wire 1 @! Rs [13] $end
$var wire 1 A! Rs [12] $end
$var wire 1 B! Rs [11] $end
$var wire 1 C! Rs [10] $end
$var wire 1 D! Rs [9] $end
$var wire 1 E! Rs [8] $end
$var wire 1 F! Rs [7] $end
$var wire 1 G! Rs [6] $end
$var wire 1 H! Rs [5] $end
$var wire 1 I! Rs [4] $end
$var wire 1 J! Rs [3] $end
$var wire 1 K! Rs [2] $end
$var wire 1 L! Rs [1] $end
$var wire 1 M! Rs [0] $end
$var wire 1 N! Rt [31] $end
$var wire 1 O! Rt [30] $end
$var wire 1 P! Rt [29] $end
$var wire 1 Q! Rt [28] $end
$var wire 1 R! Rt [27] $end
$var wire 1 S! Rt [26] $end
$var wire 1 T! Rt [25] $end
$var wire 1 U! Rt [24] $end
$var wire 1 V! Rt [23] $end
$var wire 1 W! Rt [22] $end
$var wire 1 X! Rt [21] $end
$var wire 1 Y! Rt [20] $end
$var wire 1 Z! Rt [19] $end
$var wire 1 [! Rt [18] $end
$var wire 1 \! Rt [17] $end
$var wire 1 ]! Rt [16] $end
$var wire 1 ^! Rt [15] $end
$var wire 1 _! Rt [14] $end
$var wire 1 `! Rt [13] $end
$var wire 1 a! Rt [12] $end
$var wire 1 b! Rt [11] $end
$var wire 1 c! Rt [10] $end
$var wire 1 d! Rt [9] $end
$var wire 1 e! Rt [8] $end
$var wire 1 f! Rt [7] $end
$var wire 1 g! Rt [6] $end
$var wire 1 h! Rt [5] $end
$var wire 1 i! Rt [4] $end
$var wire 1 j! Rt [3] $end
$var wire 1 k! Rt [2] $end
$var wire 1 l! Rt [1] $end
$var wire 1 m! Rt [0] $end
$var wire 1 n! confirma_entrada $end
$var wire 1 o! escrever_dados [31] $end
$var wire 1 p! escrever_dados [30] $end
$var wire 1 q! escrever_dados [29] $end
$var wire 1 r! escrever_dados [28] $end
$var wire 1 s! escrever_dados [27] $end
$var wire 1 t! escrever_dados [26] $end
$var wire 1 u! escrever_dados [25] $end
$var wire 1 v! escrever_dados [24] $end
$var wire 1 w! escrever_dados [23] $end
$var wire 1 x! escrever_dados [22] $end
$var wire 1 y! escrever_dados [21] $end
$var wire 1 z! escrever_dados [20] $end
$var wire 1 {! escrever_dados [19] $end
$var wire 1 |! escrever_dados [18] $end
$var wire 1 }! escrever_dados [17] $end
$var wire 1 ~! escrever_dados [16] $end
$var wire 1 !" escrever_dados [15] $end
$var wire 1 "" escrever_dados [14] $end
$var wire 1 #" escrever_dados [13] $end
$var wire 1 $" escrever_dados [12] $end
$var wire 1 %" escrever_dados [11] $end
$var wire 1 &" escrever_dados [10] $end
$var wire 1 '" escrever_dados [9] $end
$var wire 1 (" escrever_dados [8] $end
$var wire 1 )" escrever_dados [7] $end
$var wire 1 *" escrever_dados [6] $end
$var wire 1 +" escrever_dados [5] $end
$var wire 1 ," escrever_dados [4] $end
$var wire 1 -" escrever_dados [3] $end
$var wire 1 ." escrever_dados [2] $end
$var wire 1 /" escrever_dados [1] $end
$var wire 1 0" escrever_dados [0] $end
$var wire 1 1" instrucao [31] $end
$var wire 1 2" instrucao [30] $end
$var wire 1 3" instrucao [29] $end
$var wire 1 4" instrucao [28] $end
$var wire 1 5" instrucao [27] $end
$var wire 1 6" instrucao [26] $end
$var wire 1 7" instrucao [25] $end
$var wire 1 8" instrucao [24] $end
$var wire 1 9" instrucao [23] $end
$var wire 1 :" instrucao [22] $end
$var wire 1 ;" instrucao [21] $end
$var wire 1 <" instrucao [20] $end
$var wire 1 =" instrucao [19] $end
$var wire 1 >" instrucao [18] $end
$var wire 1 ?" instrucao [17] $end
$var wire 1 @" instrucao [16] $end
$var wire 1 A" instrucao [15] $end
$var wire 1 B" instrucao [14] $end
$var wire 1 C" instrucao [13] $end
$var wire 1 D" instrucao [12] $end
$var wire 1 E" instrucao [11] $end
$var wire 1 F" instrucao [10] $end
$var wire 1 G" instrucao [9] $end
$var wire 1 H" instrucao [8] $end
$var wire 1 I" instrucao [7] $end
$var wire 1 J" instrucao [6] $end
$var wire 1 K" instrucao [5] $end
$var wire 1 L" instrucao [4] $end
$var wire 1 M" instrucao [3] $end
$var wire 1 N" instrucao [2] $end
$var wire 1 O" instrucao [1] $end
$var wire 1 P" instrucao [0] $end
$var wire 1 Q" ler_da_entrada $end
$var wire 1 R" mem_dados_out [31] $end
$var wire 1 S" mem_dados_out [30] $end
$var wire 1 T" mem_dados_out [29] $end
$var wire 1 U" mem_dados_out [28] $end
$var wire 1 V" mem_dados_out [27] $end
$var wire 1 W" mem_dados_out [26] $end
$var wire 1 X" mem_dados_out [25] $end
$var wire 1 Y" mem_dados_out [24] $end
$var wire 1 Z" mem_dados_out [23] $end
$var wire 1 [" mem_dados_out [22] $end
$var wire 1 \" mem_dados_out [21] $end
$var wire 1 ]" mem_dados_out [20] $end
$var wire 1 ^" mem_dados_out [19] $end
$var wire 1 _" mem_dados_out [18] $end
$var wire 1 `" mem_dados_out [17] $end
$var wire 1 a" mem_dados_out [16] $end
$var wire 1 b" mem_dados_out [15] $end
$var wire 1 c" mem_dados_out [14] $end
$var wire 1 d" mem_dados_out [13] $end
$var wire 1 e" mem_dados_out [12] $end
$var wire 1 f" mem_dados_out [11] $end
$var wire 1 g" mem_dados_out [10] $end
$var wire 1 h" mem_dados_out [9] $end
$var wire 1 i" mem_dados_out [8] $end
$var wire 1 j" mem_dados_out [7] $end
$var wire 1 k" mem_dados_out [6] $end
$var wire 1 l" mem_dados_out [5] $end
$var wire 1 m" mem_dados_out [4] $end
$var wire 1 n" mem_dados_out [3] $end
$var wire 1 o" mem_dados_out [2] $end
$var wire 1 p" mem_dados_out [1] $end
$var wire 1 q" mem_dados_out [0] $end
$var wire 1 r" novo_escrever_dados [31] $end
$var wire 1 s" novo_escrever_dados [30] $end
$var wire 1 t" novo_escrever_dados [29] $end
$var wire 1 u" novo_escrever_dados [28] $end
$var wire 1 v" novo_escrever_dados [27] $end
$var wire 1 w" novo_escrever_dados [26] $end
$var wire 1 x" novo_escrever_dados [25] $end
$var wire 1 y" novo_escrever_dados [24] $end
$var wire 1 z" novo_escrever_dados [23] $end
$var wire 1 {" novo_escrever_dados [22] $end
$var wire 1 |" novo_escrever_dados [21] $end
$var wire 1 }" novo_escrever_dados [20] $end
$var wire 1 ~" novo_escrever_dados [19] $end
$var wire 1 !# novo_escrever_dados [18] $end
$var wire 1 "# novo_escrever_dados [17] $end
$var wire 1 ## novo_escrever_dados [16] $end
$var wire 1 $# novo_escrever_dados [15] $end
$var wire 1 %# novo_escrever_dados [14] $end
$var wire 1 &# novo_escrever_dados [13] $end
$var wire 1 '# novo_escrever_dados [12] $end
$var wire 1 (# novo_escrever_dados [11] $end
$var wire 1 )# novo_escrever_dados [10] $end
$var wire 1 *# novo_escrever_dados [9] $end
$var wire 1 +# novo_escrever_dados [8] $end
$var wire 1 ,# novo_escrever_dados [7] $end
$var wire 1 -# novo_escrever_dados [6] $end
$var wire 1 .# novo_escrever_dados [5] $end
$var wire 1 /# novo_escrever_dados [4] $end
$var wire 1 0# novo_escrever_dados [3] $end
$var wire 1 1# novo_escrever_dados [2] $end
$var wire 1 2# novo_escrever_dados [1] $end
$var wire 1 3# novo_escrever_dados [0] $end
$var wire 1 4# print_dados [31] $end
$var wire 1 5# print_dados [30] $end
$var wire 1 6# print_dados [29] $end
$var wire 1 7# print_dados [28] $end
$var wire 1 8# print_dados [27] $end
$var wire 1 9# print_dados [26] $end
$var wire 1 :# print_dados [25] $end
$var wire 1 ;# print_dados [24] $end
$var wire 1 <# print_dados [23] $end
$var wire 1 =# print_dados [22] $end
$var wire 1 ># print_dados [21] $end
$var wire 1 ?# print_dados [20] $end
$var wire 1 @# print_dados [19] $end
$var wire 1 A# print_dados [18] $end
$var wire 1 B# print_dados [17] $end
$var wire 1 C# print_dados [16] $end
$var wire 1 D# print_dados [15] $end
$var wire 1 E# print_dados [14] $end
$var wire 1 F# print_dados [13] $end
$var wire 1 G# print_dados [12] $end
$var wire 1 H# print_dados [11] $end
$var wire 1 I# print_dados [10] $end
$var wire 1 J# print_dados [9] $end
$var wire 1 K# print_dados [8] $end
$var wire 1 L# print_dados [7] $end
$var wire 1 M# print_dados [6] $end
$var wire 1 N# print_dados [5] $end
$var wire 1 O# print_dados [4] $end
$var wire 1 P# print_dados [3] $end
$var wire 1 Q# print_dados [2] $end
$var wire 1 R# print_dados [1] $end
$var wire 1 S# print_dados [0] $end
$var wire 1 T# print_out $end
$var wire 1 U# sys_clock $end

$scope module i1 $end
$var wire 1 V# gnd $end
$var wire 1 W# vcc $end
$var wire 1 X# unknown $end
$var tri1 1 Y# devclrn $end
$var tri1 1 Z# devpor $end
$var tri1 1 [# devoe $end
$var wire 1 \# PC[0]~output_o $end
$var wire 1 ]# PC[1]~output_o $end
$var wire 1 ^# PC[2]~output_o $end
$var wire 1 _# PC[3]~output_o $end
$var wire 1 `# PC[4]~output_o $end
$var wire 1 a# PC[5]~output_o $end
$var wire 1 b# PC[6]~output_o $end
$var wire 1 c# PC[7]~output_o $end
$var wire 1 d# PC[8]~output_o $end
$var wire 1 e# PC[9]~output_o $end
$var wire 1 f# PC[10]~output_o $end
$var wire 1 g# PC[11]~output_o $end
$var wire 1 h# PC[12]~output_o $end
$var wire 1 i# PC[13]~output_o $end
$var wire 1 j# PC[14]~output_o $end
$var wire 1 k# PC[15]~output_o $end
$var wire 1 l# PC[16]~output_o $end
$var wire 1 m# PC[17]~output_o $end
$var wire 1 n# PC[18]~output_o $end
$var wire 1 o# PC[19]~output_o $end
$var wire 1 p# PC[20]~output_o $end
$var wire 1 q# PC[21]~output_o $end
$var wire 1 r# PC[22]~output_o $end
$var wire 1 s# PC[23]~output_o $end
$var wire 1 t# PC[24]~output_o $end
$var wire 1 u# PC[25]~output_o $end
$var wire 1 v# PC[26]~output_o $end
$var wire 1 w# PC[27]~output_o $end
$var wire 1 x# PC[28]~output_o $end
$var wire 1 y# PC[29]~output_o $end
$var wire 1 z# PC[30]~output_o $end
$var wire 1 {# PC[31]~output_o $end
$var wire 1 |# instrucao[0]~output_o $end
$var wire 1 }# instrucao[1]~output_o $end
$var wire 1 ~# instrucao[2]~output_o $end
$var wire 1 !$ instrucao[3]~output_o $end
$var wire 1 "$ instrucao[4]~output_o $end
$var wire 1 #$ instrucao[5]~output_o $end
$var wire 1 $$ instrucao[6]~output_o $end
$var wire 1 %$ instrucao[7]~output_o $end
$var wire 1 &$ instrucao[8]~output_o $end
$var wire 1 '$ instrucao[9]~output_o $end
$var wire 1 ($ instrucao[10]~output_o $end
$var wire 1 )$ instrucao[11]~output_o $end
$var wire 1 *$ instrucao[12]~output_o $end
$var wire 1 +$ instrucao[13]~output_o $end
$var wire 1 ,$ instrucao[14]~output_o $end
$var wire 1 -$ instrucao[15]~output_o $end
$var wire 1 .$ instrucao[16]~output_o $end
$var wire 1 /$ instrucao[17]~output_o $end
$var wire 1 0$ instrucao[18]~output_o $end
$var wire 1 1$ instrucao[19]~output_o $end
$var wire 1 2$ instrucao[20]~output_o $end
$var wire 1 3$ instrucao[21]~output_o $end
$var wire 1 4$ instrucao[22]~output_o $end
$var wire 1 5$ instrucao[23]~output_o $end
$var wire 1 6$ instrucao[24]~output_o $end
$var wire 1 7$ instrucao[25]~output_o $end
$var wire 1 8$ instrucao[26]~output_o $end
$var wire 1 9$ instrucao[27]~output_o $end
$var wire 1 :$ instrucao[28]~output_o $end
$var wire 1 ;$ instrucao[29]~output_o $end
$var wire 1 <$ instrucao[30]~output_o $end
$var wire 1 =$ instrucao[31]~output_o $end
$var wire 1 >$ ALu_out[0]~output_o $end
$var wire 1 ?$ ALu_out[1]~output_o $end
$var wire 1 @$ ALu_out[2]~output_o $end
$var wire 1 A$ ALu_out[3]~output_o $end
$var wire 1 B$ ALu_out[4]~output_o $end
$var wire 1 C$ ALu_out[5]~output_o $end
$var wire 1 D$ ALu_out[6]~output_o $end
$var wire 1 E$ ALu_out[7]~output_o $end
$var wire 1 F$ ALu_out[8]~output_o $end
$var wire 1 G$ ALu_out[9]~output_o $end
$var wire 1 H$ ALu_out[10]~output_o $end
$var wire 1 I$ ALu_out[11]~output_o $end
$var wire 1 J$ ALu_out[12]~output_o $end
$var wire 1 K$ ALu_out[13]~output_o $end
$var wire 1 L$ ALu_out[14]~output_o $end
$var wire 1 M$ ALu_out[15]~output_o $end
$var wire 1 N$ ALu_out[16]~output_o $end
$var wire 1 O$ ALu_out[17]~output_o $end
$var wire 1 P$ ALu_out[18]~output_o $end
$var wire 1 Q$ ALu_out[19]~output_o $end
$var wire 1 R$ ALu_out[20]~output_o $end
$var wire 1 S$ ALu_out[21]~output_o $end
$var wire 1 T$ ALu_out[22]~output_o $end
$var wire 1 U$ ALu_out[23]~output_o $end
$var wire 1 V$ ALu_out[24]~output_o $end
$var wire 1 W$ ALu_out[25]~output_o $end
$var wire 1 X$ ALu_out[26]~output_o $end
$var wire 1 Y$ ALu_out[27]~output_o $end
$var wire 1 Z$ ALu_out[28]~output_o $end
$var wire 1 [$ ALu_out[29]~output_o $end
$var wire 1 \$ ALu_out[30]~output_o $end
$var wire 1 ]$ ALu_out[31]~output_o $end
$var wire 1 ^$ escrever_dados[0]~output_o $end
$var wire 1 _$ escrever_dados[1]~output_o $end
$var wire 1 `$ escrever_dados[2]~output_o $end
$var wire 1 a$ escrever_dados[3]~output_o $end
$var wire 1 b$ escrever_dados[4]~output_o $end
$var wire 1 c$ escrever_dados[5]~output_o $end
$var wire 1 d$ escrever_dados[6]~output_o $end
$var wire 1 e$ escrever_dados[7]~output_o $end
$var wire 1 f$ escrever_dados[8]~output_o $end
$var wire 1 g$ escrever_dados[9]~output_o $end
$var wire 1 h$ escrever_dados[10]~output_o $end
$var wire 1 i$ escrever_dados[11]~output_o $end
$var wire 1 j$ escrever_dados[12]~output_o $end
$var wire 1 k$ escrever_dados[13]~output_o $end
$var wire 1 l$ escrever_dados[14]~output_o $end
$var wire 1 m$ escrever_dados[15]~output_o $end
$var wire 1 n$ escrever_dados[16]~output_o $end
$var wire 1 o$ escrever_dados[17]~output_o $end
$var wire 1 p$ escrever_dados[18]~output_o $end
$var wire 1 q$ escrever_dados[19]~output_o $end
$var wire 1 r$ escrever_dados[20]~output_o $end
$var wire 1 s$ escrever_dados[21]~output_o $end
$var wire 1 t$ escrever_dados[22]~output_o $end
$var wire 1 u$ escrever_dados[23]~output_o $end
$var wire 1 v$ escrever_dados[24]~output_o $end
$var wire 1 w$ escrever_dados[25]~output_o $end
$var wire 1 x$ escrever_dados[26]~output_o $end
$var wire 1 y$ escrever_dados[27]~output_o $end
$var wire 1 z$ escrever_dados[28]~output_o $end
$var wire 1 {$ escrever_dados[29]~output_o $end
$var wire 1 |$ escrever_dados[30]~output_o $end
$var wire 1 }$ escrever_dados[31]~output_o $end
$var wire 1 ~$ novo_escrever_dados[0]~output_o $end
$var wire 1 !% novo_escrever_dados[1]~output_o $end
$var wire 1 "% novo_escrever_dados[2]~output_o $end
$var wire 1 #% novo_escrever_dados[3]~output_o $end
$var wire 1 $% novo_escrever_dados[4]~output_o $end
$var wire 1 %% novo_escrever_dados[5]~output_o $end
$var wire 1 &% novo_escrever_dados[6]~output_o $end
$var wire 1 '% novo_escrever_dados[7]~output_o $end
$var wire 1 (% novo_escrever_dados[8]~output_o $end
$var wire 1 )% novo_escrever_dados[9]~output_o $end
$var wire 1 *% novo_escrever_dados[10]~output_o $end
$var wire 1 +% novo_escrever_dados[11]~output_o $end
$var wire 1 ,% novo_escrever_dados[12]~output_o $end
$var wire 1 -% novo_escrever_dados[13]~output_o $end
$var wire 1 .% novo_escrever_dados[14]~output_o $end
$var wire 1 /% novo_escrever_dados[15]~output_o $end
$var wire 1 0% novo_escrever_dados[16]~output_o $end
$var wire 1 1% novo_escrever_dados[17]~output_o $end
$var wire 1 2% novo_escrever_dados[18]~output_o $end
$var wire 1 3% novo_escrever_dados[19]~output_o $end
$var wire 1 4% novo_escrever_dados[20]~output_o $end
$var wire 1 5% novo_escrever_dados[21]~output_o $end
$var wire 1 6% novo_escrever_dados[22]~output_o $end
$var wire 1 7% novo_escrever_dados[23]~output_o $end
$var wire 1 8% novo_escrever_dados[24]~output_o $end
$var wire 1 9% novo_escrever_dados[25]~output_o $end
$var wire 1 :% novo_escrever_dados[26]~output_o $end
$var wire 1 ;% novo_escrever_dados[27]~output_o $end
$var wire 1 <% novo_escrever_dados[28]~output_o $end
$var wire 1 =% novo_escrever_dados[29]~output_o $end
$var wire 1 >% novo_escrever_dados[30]~output_o $end
$var wire 1 ?% novo_escrever_dados[31]~output_o $end
$var wire 1 @% Rs[0]~output_o $end
$var wire 1 A% Rs[1]~output_o $end
$var wire 1 B% Rs[2]~output_o $end
$var wire 1 C% Rs[3]~output_o $end
$var wire 1 D% Rs[4]~output_o $end
$var wire 1 E% Rs[5]~output_o $end
$var wire 1 F% Rs[6]~output_o $end
$var wire 1 G% Rs[7]~output_o $end
$var wire 1 H% Rs[8]~output_o $end
$var wire 1 I% Rs[9]~output_o $end
$var wire 1 J% Rs[10]~output_o $end
$var wire 1 K% Rs[11]~output_o $end
$var wire 1 L% Rs[12]~output_o $end
$var wire 1 M% Rs[13]~output_o $end
$var wire 1 N% Rs[14]~output_o $end
$var wire 1 O% Rs[15]~output_o $end
$var wire 1 P% Rs[16]~output_o $end
$var wire 1 Q% Rs[17]~output_o $end
$var wire 1 R% Rs[18]~output_o $end
$var wire 1 S% Rs[19]~output_o $end
$var wire 1 T% Rs[20]~output_o $end
$var wire 1 U% Rs[21]~output_o $end
$var wire 1 V% Rs[22]~output_o $end
$var wire 1 W% Rs[23]~output_o $end
$var wire 1 X% Rs[24]~output_o $end
$var wire 1 Y% Rs[25]~output_o $end
$var wire 1 Z% Rs[26]~output_o $end
$var wire 1 [% Rs[27]~output_o $end
$var wire 1 \% Rs[28]~output_o $end
$var wire 1 ]% Rs[29]~output_o $end
$var wire 1 ^% Rs[30]~output_o $end
$var wire 1 _% Rs[31]~output_o $end
$var wire 1 `% Rt[0]~output_o $end
$var wire 1 a% Rt[1]~output_o $end
$var wire 1 b% Rt[2]~output_o $end
$var wire 1 c% Rt[3]~output_o $end
$var wire 1 d% Rt[4]~output_o $end
$var wire 1 e% Rt[5]~output_o $end
$var wire 1 f% Rt[6]~output_o $end
$var wire 1 g% Rt[7]~output_o $end
$var wire 1 h% Rt[8]~output_o $end
$var wire 1 i% Rt[9]~output_o $end
$var wire 1 j% Rt[10]~output_o $end
$var wire 1 k% Rt[11]~output_o $end
$var wire 1 l% Rt[12]~output_o $end
$var wire 1 m% Rt[13]~output_o $end
$var wire 1 n% Rt[14]~output_o $end
$var wire 1 o% Rt[15]~output_o $end
$var wire 1 p% Rt[16]~output_o $end
$var wire 1 q% Rt[17]~output_o $end
$var wire 1 r% Rt[18]~output_o $end
$var wire 1 s% Rt[19]~output_o $end
$var wire 1 t% Rt[20]~output_o $end
$var wire 1 u% Rt[21]~output_o $end
$var wire 1 v% Rt[22]~output_o $end
$var wire 1 w% Rt[23]~output_o $end
$var wire 1 x% Rt[24]~output_o $end
$var wire 1 y% Rt[25]~output_o $end
$var wire 1 z% Rt[26]~output_o $end
$var wire 1 {% Rt[27]~output_o $end
$var wire 1 |% Rt[28]~output_o $end
$var wire 1 }% Rt[29]~output_o $end
$var wire 1 ~% Rt[30]~output_o $end
$var wire 1 !& Rt[31]~output_o $end
$var wire 1 "& Rd[0]~output_o $end
$var wire 1 #& Rd[1]~output_o $end
$var wire 1 $& Rd[2]~output_o $end
$var wire 1 %& Rd[3]~output_o $end
$var wire 1 && Rd[4]~output_o $end
$var wire 1 '& Rd[5]~output_o $end
$var wire 1 (& Rd[6]~output_o $end
$var wire 1 )& Rd[7]~output_o $end
$var wire 1 *& Rd[8]~output_o $end
$var wire 1 +& Rd[9]~output_o $end
$var wire 1 ,& Rd[10]~output_o $end
$var wire 1 -& Rd[11]~output_o $end
$var wire 1 .& Rd[12]~output_o $end
$var wire 1 /& Rd[13]~output_o $end
$var wire 1 0& Rd[14]~output_o $end
$var wire 1 1& Rd[15]~output_o $end
$var wire 1 2& Rd[16]~output_o $end
$var wire 1 3& Rd[17]~output_o $end
$var wire 1 4& Rd[18]~output_o $end
$var wire 1 5& Rd[19]~output_o $end
$var wire 1 6& Rd[20]~output_o $end
$var wire 1 7& Rd[21]~output_o $end
$var wire 1 8& Rd[22]~output_o $end
$var wire 1 9& Rd[23]~output_o $end
$var wire 1 :& Rd[24]~output_o $end
$var wire 1 ;& Rd[25]~output_o $end
$var wire 1 <& Rd[26]~output_o $end
$var wire 1 =& Rd[27]~output_o $end
$var wire 1 >& Rd[28]~output_o $end
$var wire 1 ?& Rd[29]~output_o $end
$var wire 1 @& Rd[30]~output_o $end
$var wire 1 A& Rd[31]~output_o $end
$var wire 1 B& mem_dados_out[0]~output_o $end
$var wire 1 C& mem_dados_out[1]~output_o $end
$var wire 1 D& mem_dados_out[2]~output_o $end
$var wire 1 E& mem_dados_out[3]~output_o $end
$var wire 1 F& mem_dados_out[4]~output_o $end
$var wire 1 G& mem_dados_out[5]~output_o $end
$var wire 1 H& mem_dados_out[6]~output_o $end
$var wire 1 I& mem_dados_out[7]~output_o $end
$var wire 1 J& mem_dados_out[8]~output_o $end
$var wire 1 K& mem_dados_out[9]~output_o $end
$var wire 1 L& mem_dados_out[10]~output_o $end
$var wire 1 M& mem_dados_out[11]~output_o $end
$var wire 1 N& mem_dados_out[12]~output_o $end
$var wire 1 O& mem_dados_out[13]~output_o $end
$var wire 1 P& mem_dados_out[14]~output_o $end
$var wire 1 Q& mem_dados_out[15]~output_o $end
$var wire 1 R& mem_dados_out[16]~output_o $end
$var wire 1 S& mem_dados_out[17]~output_o $end
$var wire 1 T& mem_dados_out[18]~output_o $end
$var wire 1 U& mem_dados_out[19]~output_o $end
$var wire 1 V& mem_dados_out[20]~output_o $end
$var wire 1 W& mem_dados_out[21]~output_o $end
$var wire 1 X& mem_dados_out[22]~output_o $end
$var wire 1 Y& mem_dados_out[23]~output_o $end
$var wire 1 Z& mem_dados_out[24]~output_o $end
$var wire 1 [& mem_dados_out[25]~output_o $end
$var wire 1 \& mem_dados_out[26]~output_o $end
$var wire 1 ]& mem_dados_out[27]~output_o $end
$var wire 1 ^& mem_dados_out[28]~output_o $end
$var wire 1 _& mem_dados_out[29]~output_o $end
$var wire 1 `& mem_dados_out[30]~output_o $end
$var wire 1 a& mem_dados_out[31]~output_o $end
$var wire 1 b& sys_clock~output_o $end
$var wire 1 c& RegDst~output_o $end
$var wire 1 d& RegWrite~output_o $end
$var wire 1 e& ALUSrc~output_o $end
$var wire 1 f& ALUOp~output_o $end
$var wire 1 g& PCSrc~output_o $end
$var wire 1 h& MemWrite~output_o $end
$var wire 1 i& MemRead~output_o $end
$var wire 1 j& MemToReg~output_o $end
$var wire 1 k& print_out~output_o $end
$var wire 1 l& ler_da_entrada~output_o $end
$var wire 1 m& confirma_entrada~output_o $end
$var wire 1 n& print_dados[0]~output_o $end
$var wire 1 o& print_dados[1]~output_o $end
$var wire 1 p& print_dados[2]~output_o $end
$var wire 1 q& print_dados[3]~output_o $end
$var wire 1 r& print_dados[4]~output_o $end
$var wire 1 s& print_dados[5]~output_o $end
$var wire 1 t& print_dados[6]~output_o $end
$var wire 1 u& print_dados[7]~output_o $end
$var wire 1 v& print_dados[8]~output_o $end
$var wire 1 w& print_dados[9]~output_o $end
$var wire 1 x& print_dados[10]~output_o $end
$var wire 1 y& print_dados[11]~output_o $end
$var wire 1 z& print_dados[12]~output_o $end
$var wire 1 {& print_dados[13]~output_o $end
$var wire 1 |& print_dados[14]~output_o $end
$var wire 1 }& print_dados[15]~output_o $end
$var wire 1 ~& print_dados[16]~output_o $end
$var wire 1 !' print_dados[17]~output_o $end
$var wire 1 "' print_dados[18]~output_o $end
$var wire 1 #' print_dados[19]~output_o $end
$var wire 1 $' print_dados[20]~output_o $end
$var wire 1 %' print_dados[21]~output_o $end
$var wire 1 &' print_dados[22]~output_o $end
$var wire 1 '' print_dados[23]~output_o $end
$var wire 1 (' print_dados[24]~output_o $end
$var wire 1 )' print_dados[25]~output_o $end
$var wire 1 *' print_dados[26]~output_o $end
$var wire 1 +' print_dados[27]~output_o $end
$var wire 1 ,' print_dados[28]~output_o $end
$var wire 1 -' print_dados[29]~output_o $end
$var wire 1 .' print_dados[30]~output_o $end
$var wire 1 /' print_dados[31]~output_o $end
$var wire 1 0' confirma_bt~input_o $end
$var wire 1 1' Program_counter_0|PC_mais_1[3]~39 $end
$var wire 1 2' Program_counter_0|PC_mais_1[4]~40_combout $end
$var wire 1 3' mux_PC_ou_Desvio|out[4]~4_combout $end
$var wire 1 4' Program_counter_0|PC_mais_1[4]~41 $end
$var wire 1 5' Program_counter_0|PC_mais_1[5]~42_combout $end
$var wire 1 6' mux_PC_ou_Desvio|out[5]~5_combout $end
$var wire 1 7' Program_counter_0|PC_mais_1[5]~43 $end
$var wire 1 8' Program_counter_0|PC_mais_1[6]~44_combout $end
$var wire 1 9' mux_PC_ou_Desvio|out[6]~6_combout $end
$var wire 1 :' Program_counter_0|PC_mais_1[6]~45 $end
$var wire 1 ;' Program_counter_0|PC_mais_1[7]~46_combout $end
$var wire 1 <' mem_instru|rom~8197_combout $end
$var wire 1 =' mem_instru|rom~8198_combout $end
$var wire 1 >' mux_PC_ou_Desvio|out[7]~7_combout $end
$var wire 1 ?' mem_instru|rom~8193_combout $end
$var wire 1 @' mem_instru|rom~8192_combout $end
$var wire 1 A' mem_instru|rom~8194_combout $end
$var wire 1 B' mux_PC_ou_Desvio|out[0]~0_combout $end
$var wire 1 C' Program_counter_0|PC_mais_1[0]~33 $end
$var wire 1 D' Program_counter_0|PC_mais_1[1]~35 $end
$var wire 1 E' Program_counter_0|PC_mais_1[2]~37 $end
$var wire 1 F' Program_counter_0|PC_mais_1[3]~38_combout $end
$var wire 1 G' mux_PC_ou_Desvio|out[3]~3_combout $end
$var wire 1 H' mem_instru|rom~8217_combout $end
$var wire 1 I' mem_instru|rom~8218_combout $end
$var wire 1 J' mem_instru|rom~8213_combout $end
$var wire 1 K' mem_instru|rom~8214_combout $end
$var wire 1 L' mem_instru|rom~8215_combout $end
$var wire 1 M' mem_instru|rom~8216_combout $end
$var wire 1 N' control_unit|Decoder0~0_combout $end
$var wire 1 O' control_unit|WideOr4~0_combout $end
$var wire 1 P' alu_controle|Controle[2]~0_combout $end
$var wire 1 Q' mem_instru|rom~8203_combout $end
$var wire 1 R' mem_instru|rom~8204_combout $end
$var wire 1 S' mux5|out[3]~0_combout $end
$var wire 1 T' mem_instru|rom~8209_combout $end
$var wire 1 U' mem_instru|rom~8210_combout $end
$var wire 1 V' control_unit|WideOr0~0_combout $end
$var wire 1 W' banco_registers|Mux0~2_combout $end
$var wire 1 X' mem_instru|rom~8199_combout $end
$var wire 1 Y' mem_instru|rom~8200_combout $end
$var wire 1 Z' mux5|out[0]~2_combout $end
$var wire 1 [' mem_instru|rom~8205_combout $end
$var wire 1 \' mem_instru|rom~8206_combout $end
$var wire 1 ]' mem_instru|rom~8201_combout $end
$var wire 1 ^' mem_instru|rom~8202_combout $end
$var wire 1 _' mux5|out[1]~1_combout $end
$var wire 1 `' mem_instru|rom~8207_combout $end
$var wire 1 a' mem_instru|rom~8208_combout $end
$var wire 1 b' banco_registers|Mux0~0_combout $end
$var wire 1 c' banco_registers|Mux0~1_combout $end
$var wire 1 d' banco_registers|Mux0~3_combout $end
$var wire 1 e' control_unit|Decoder0~3_combout $end
$var wire 1 f' clock_FPGA~input_o $end
$var wire 1 g' clock_FPGA~inputclkctrl_outclk $end
$var wire 1 h' control_unit|Decoder0~1_combout $end
$var wire 1 i' banco_registers|Mux32~1_combout $end
$var wire 1 j' banco_registers|Mux32~2_combout $end
$var wire 1 k' control_unit|Decoder0~2_combout $end
$var wire 1 l' entrada[1]~input_o $end
$var wire 1 m' banco_registers|Mux32~0_combout $end
$var wire 1 n' entrada[6]~input_o $end
$var wire 1 o' control_unit|WideOr1~0_combout $end
$var wire 1 p' banco_registers|Mux32~25_combout $end
$var wire 1 q' entrada[8]~input_o $end
$var wire 1 r' mux_ULA|out[11]~11_combout $end
$var wire 1 s' entrada[12]~input_o $end
$var wire 1 t' entrada[14]~input_o $end
$var wire 1 u' entrada[10]~input_o $end
$var wire 1 v' banco_registers|registers_rtl_0|auto_generated|ram_block1a14 $end
$var wire 1 w' banco_registers|Mux32~43_combout $end
$var wire 1 x' banco_registers|Mux32~44_combout $end
$var wire 1 y' banco_registers|registers_rtl_0|auto_generated|ram_block1a12 $end
$var wire 1 z' banco_registers|Mux32~45_combout $end
$var wire 1 {' banco_registers|registers_rtl_0|auto_generated|ram_block1a11 $end
$var wire 1 |' banco_registers|Mux32~46_combout $end
$var wire 1 }' banco_registers|registers_rtl_0|auto_generated|ram_block1a10 $end
$var wire 1 ~' banco_registers|Mux32~47_combout $end
$var wire 1 !( banco_registers|registers_rtl_0|auto_generated|ram_block1a9 $end
$var wire 1 "( banco_registers|Mux32~48_combout $end
$var wire 1 #( banco_registers|registers_rtl_0|auto_generated|ram_block1a8 $end
$var wire 1 $( banco_registers|Mux32~49_combout $end
$var wire 1 %( banco_registers|Mux32~50_combout $end
$var wire 1 &( banco_registers|registers_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 '( banco_registers|Mux32~51_combout $end
$var wire 1 (( banco_registers|registers_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 )( banco_registers|Mux32~52_combout $end
$var wire 1 *( banco_registers|registers_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 +( banco_registers|Mux32~53_combout $end
$var wire 1 ,( banco_registers|registers_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 -( banco_registers|Mux32~54_combout $end
$var wire 1 .( banco_registers|registers_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 /( banco_registers|Mux32~55_combout $end
$var wire 1 0( banco_registers|registers_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 1( banco_registers|Mux32~56_combout $end
$var wire 1 2( banco_registers|registers_rtl_0|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 3( banco_registers|Mux32~57_combout $end
$var wire 1 4( Mem_dados|ram_rtl_0|auto_generated|ram_block1a3 $end
$var wire 1 5( mux_mem_dados|out[3]~3_combout $end
$var wire 1 6( entrada[3]~input_o $end
$var wire 1 7( comb_7|out[3]~3_combout $end
$var wire 1 8( banco_registers|registers_rtl_0|auto_generated|ram_block1a15 $end
$var wire 1 9( banco_registers|Mux32~42_combout $end
$var wire 1 :( Mem_dados|ram_rtl_0|auto_generated|ram_block1a9 $end
$var wire 1 ;( banco_registers|Mux32~21_combout $end
$var wire 1 <( mux_ULA|out[9]~9_combout $end
$var wire 1 =( banco_registers|registers_rtl_1|auto_generated|ram_block1a22 $end
$var wire 1 >( banco_registers|Mux0~13_combout $end
$var wire 1 ?( banco_registers|registers_rtl_1|auto_generated|ram_block1a23 $end
$var wire 1 @( banco_registers|Mux0~12_combout $end
$var wire 1 A( banco_registers|registers_rtl_0|auto_generated|ram_block1a23 $end
$var wire 1 B( banco_registers|Mux32~20_combout $end
$var wire 1 C( mux_ULA|out[8]~8_combout $end
$var wire 1 D( banco_registers|registers_rtl_1|auto_generated|ram_block1a24 $end
$var wire 1 E( banco_registers|Mux0~11_combout $end
$var wire 1 F( banco_registers|registers_rtl_1|auto_generated|ram_block1a25 $end
$var wire 1 G( banco_registers|Mux0~10_combout $end
$var wire 1 H( banco_registers|registers_rtl_1|auto_generated|ram_block1a26 $end
$var wire 1 I( banco_registers|Mux0~9_combout $end
$var wire 1 J( banco_registers|registers_rtl_1|auto_generated|ram_block1a27 $end
$var wire 1 K( banco_registers|Mux0~8_combout $end
$var wire 1 L( banco_registers|Mux32~9_combout $end
$var wire 1 M( mux_ULA|out[3]~3_combout $end
$var wire 1 N( banco_registers|registers_rtl_1|auto_generated|ram_block1a29 $end
$var wire 1 O( banco_registers|Mux0~6_combout $end
$var wire 1 P( banco_registers|registers_rtl_1|auto_generated|ram_block1a30 $end
$var wire 1 Q( banco_registers|Mux0~5_combout $end
$var wire 1 R( banco_registers|registers_rtl_0|auto_generated|ram_block1a31 $end
$var wire 1 S( banco_registers|Mux32~4_combout $end
$var wire 1 T( mux_ULA|out[0]~0_combout $end
$var wire 1 U( ALU_0|Add0~1 $end
$var wire 1 V( ALU_0|Add0~3 $end
$var wire 1 W( ALU_0|Add0~5 $end
$var wire 1 X( ALU_0|Add0~7 $end
$var wire 1 Y( ALU_0|Add0~9 $end
$var wire 1 Z( ALU_0|Add0~11 $end
$var wire 1 [( ALU_0|Add0~13 $end
$var wire 1 \( ALU_0|Add0~15 $end
$var wire 1 ]( ALU_0|Add0~17 $end
$var wire 1 ^( ALU_0|Add0~18_combout $end
$var wire 1 _( ALU_0|Add1~1 $end
$var wire 1 `( ALU_0|Add1~3 $end
$var wire 1 a( ALU_0|Add1~5 $end
$var wire 1 b( ALU_0|Add1~7 $end
$var wire 1 c( ALU_0|Add1~9 $end
$var wire 1 d( ALU_0|Add1~11 $end
$var wire 1 e( ALU_0|Add1~13 $end
$var wire 1 f( ALU_0|Add1~15 $end
$var wire 1 g( ALU_0|Add1~17 $end
$var wire 1 h( ALU_0|Add1~18_combout $end
$var wire 1 i( ALU_0|Selector22~0_combout $end
$var wire 1 j( mux_mem_dados|out[9]~9_combout $end
$var wire 1 k( entrada[9]~input_o $end
$var wire 1 l( comb_7|out[9]~9_combout $end
$var wire 1 m( banco_registers|registers_rtl_1|auto_generated|ram_block1a21 $end
$var wire 1 n( banco_registers|Mux0~14_combout $end
$var wire 1 o( banco_registers|Mux32~23_combout $end
$var wire 1 p( mux_ULA|out[10]~10_combout $end
$var wire 1 q( ALU_0|Add1~19 $end
$var wire 1 r( ALU_0|Add1~20_combout $end
$var wire 1 s( ALU_0|Add0~19 $end
$var wire 1 t( ALU_0|Add0~20_combout $end
$var wire 1 u( ALU_0|Selector21~0_combout $end
$var wire 1 v( Mem_dados|ram_rtl_0|auto_generated|ram_block1a10 $end
$var wire 1 w( mux_mem_dados|out[10]~10_combout $end
$var wire 1 x( comb_7|out[10]~10_combout $end
$var wire 1 y( banco_registers|registers_rtl_0|auto_generated|ram_block1a16 $end
$var wire 1 z( banco_registers|Mux32~30_combout $end
$var wire 1 {( Mem_dados|ram_rtl_0|auto_generated|ram_block1a13 $end
$var wire 1 |( banco_registers|registers_rtl_1|auto_generated|ram_block1a18 $end
$var wire 1 }( banco_registers|Mux0~17_combout $end
$var wire 1 ~( mux_ULA|out[13]~13_combout $end
$var wire 1 !) mux_ULA|out[12]~12_combout $end
$var wire 1 ") banco_registers|registers_rtl_1|auto_generated|ram_block1a19 $end
$var wire 1 #) banco_registers|Mux0~16_combout $end
$var wire 1 $) ALU_0|Add1~21 $end
$var wire 1 %) ALU_0|Add1~23 $end
$var wire 1 &) ALU_0|Add1~25 $end
$var wire 1 ') ALU_0|Add1~26_combout $end
$var wire 1 () ALU_0|Add0~21 $end
$var wire 1 )) ALU_0|Add0~23 $end
$var wire 1 *) ALU_0|Add0~25 $end
$var wire 1 +) ALU_0|Add0~26_combout $end
$var wire 1 ,) ALU_0|Selector18~0_combout $end
$var wire 1 -) mux_mem_dados|out[13]~13_combout $end
$var wire 1 .) entrada[13]~input_o $end
$var wire 1 /) comb_7|out[13]~13_combout $end
$var wire 1 0) banco_registers|registers_rtl_0|auto_generated|ram_block1a17 $end
$var wire 1 1) banco_registers|Mux32~29_combout $end
$var wire 1 2) Mem_dados|ram_rtl_0|auto_generated|ram_block1a14 $end
$var wire 1 3) banco_registers|registers_rtl_1|auto_generated|ram_block1a17 $end
$var wire 1 4) banco_registers|Mux0~18_combout $end
$var wire 1 5) mux_ULA|out[14]~14_combout $end
$var wire 1 6) ALU_0|Add1~27 $end
$var wire 1 7) ALU_0|Add1~28_combout $end
$var wire 1 8) ALU_0|Add0~27 $end
$var wire 1 9) ALU_0|Add0~28_combout $end
$var wire 1 :) ALU_0|Selector17~0_combout $end
$var wire 1 ;) mux_mem_dados|out[14]~14_combout $end
$var wire 1 <) comb_7|out[14]~14_combout $end
$var wire 1 =) banco_registers|registers_rtl_0|auto_generated|ram_block1a18 $end
$var wire 1 >) banco_registers|Mux32~28_combout $end
$var wire 1 ?) Mem_dados|ram_rtl_0|auto_generated|ram_block1a12 $end
$var wire 1 @) ALU_0|Add0~24_combout $end
$var wire 1 A) ALU_0|Add1~24_combout $end
$var wire 1 B) ALU_0|Selector19~0_combout $end
$var wire 1 C) mux_mem_dados|out[12]~12_combout $end
$var wire 1 D) comb_7|out[12]~12_combout $end
$var wire 1 E) banco_registers|registers_rtl_0|auto_generated|ram_block1a19 $end
$var wire 1 F) banco_registers|Mux32~27_combout $end
$var wire 1 G) Mem_dados|ram_rtl_0|auto_generated|ram_block1a15 $end
$var wire 1 H) mux_ULA|out[15]~15_combout $end
$var wire 1 I) banco_registers|registers_rtl_1|auto_generated|ram_block1a16 $end
$var wire 1 J) banco_registers|Mux0~19_combout $end
$var wire 1 K) ALU_0|Add1~29 $end
$var wire 1 L) ALU_0|Add1~30_combout $end
$var wire 1 M) ALU_0|Add0~29 $end
$var wire 1 N) ALU_0|Add0~30_combout $end
$var wire 1 O) ALU_0|Selector16~0_combout $end
$var wire 1 P) mux_mem_dados|out[15]~15_combout $end
$var wire 1 Q) entrada[15]~input_o $end
$var wire 1 R) comb_7|out[15]~15_combout $end
$var wire 1 S) banco_registers|registers_rtl_1|auto_generated|ram_block1a20 $end
$var wire 1 T) banco_registers|Mux0~15_combout $end
$var wire 1 U) ALU_0|Add0~22_combout $end
$var wire 1 V) ALU_0|Add1~22_combout $end
$var wire 1 W) ALU_0|Selector20~0_combout $end
$var wire 1 X) Mem_dados|ram_rtl_0|auto_generated|ram_block1a11 $end
$var wire 1 Y) mux_mem_dados|out[11]~11_combout $end
$var wire 1 Z) entrada[11]~input_o $end
$var wire 1 [) comb_7|out[11]~11_combout $end
$var wire 1 \) banco_registers|registers_rtl_0|auto_generated|ram_block1a20 $end
$var wire 1 ]) banco_registers|Mux32~26_combout $end
$var wire 1 ^) Mem_dados|ram_rtl_0|auto_generated|ram_block1a16 $end
$var wire 1 _) banco_registers|registers_rtl_1|auto_generated|ram_block1a15 $end
$var wire 1 `) banco_registers|Mux0~20_combout $end
$var wire 1 a) mux_ULA|out[16]~16_combout $end
$var wire 1 b) ALU_0|Add0~31 $end
$var wire 1 c) ALU_0|Add0~32_combout $end
$var wire 1 d) ALU_0|Add1~31 $end
$var wire 1 e) ALU_0|Add1~32_combout $end
$var wire 1 f) ALU_0|Selector15~0_combout $end
$var wire 1 g) comb_7|out[16]~16_combout $end
$var wire 1 h) banco_registers|registers_rtl_0|auto_generated|ram_block1a21 $end
$var wire 1 i) banco_registers|Mux32~24_combout $end
$var wire 1 j) banco_registers|Mux32~41_combout $end
$var wire 1 k) Mem_dados|ram_rtl_0|auto_generated|ram_block1a17 $end
$var wire 1 l) banco_registers|registers_rtl_1|auto_generated|ram_block1a14 $end
$var wire 1 m) banco_registers|Mux0~21_combout $end
$var wire 1 n) mux_ULA|out[17]~17_combout $end
$var wire 1 o) ALU_0|Add1~33 $end
$var wire 1 p) ALU_0|Add1~34_combout $end
$var wire 1 q) ALU_0|Add0~33 $end
$var wire 1 r) ALU_0|Add0~34_combout $end
$var wire 1 s) ALU_0|Selector14~0_combout $end
$var wire 1 t) comb_7|out[17]~17_combout $end
$var wire 1 u) banco_registers|registers_rtl_0|auto_generated|ram_block1a13 $end
$var wire 1 v) mux_ULA|out[18]~18_combout $end
$var wire 1 w) banco_registers|registers_rtl_1|auto_generated|ram_block1a13 $end
$var wire 1 x) banco_registers|Mux0~22_combout $end
$var wire 1 y) ALU_0|Add0~35 $end
$var wire 1 z) ALU_0|Add0~36_combout $end
$var wire 1 {) ALU_0|Add1~35 $end
$var wire 1 |) ALU_0|Add1~36_combout $end
$var wire 1 }) ALU_0|Selector13~0_combout $end
$var wire 1 ~) Mem_dados|ram_rtl_0|auto_generated|ram_block1a18 $end
$var wire 1 !* comb_7|out[18]~18_combout $end
$var wire 1 "* banco_registers|registers_rtl_1|auto_generated|ram_block1a12 $end
$var wire 1 #* banco_registers|Mux0~23_combout $end
$var wire 1 $* mux_ULA|out[19]~19_combout $end
$var wire 1 %* ALU_0|Add0~37 $end
$var wire 1 &* ALU_0|Add0~38_combout $end
$var wire 1 '* ALU_0|Add1~37 $end
$var wire 1 (* ALU_0|Add1~38_combout $end
$var wire 1 )* ALU_0|Selector12~0_combout $end
$var wire 1 ** Mem_dados|ram_rtl_0|auto_generated|ram_block1a19 $end
$var wire 1 +* comb_7|out[19]~19_combout $end
$var wire 1 ,* banco_registers|registers_rtl_0|auto_generated|ram_block1a22 $end
$var wire 1 -* banco_registers|Mux32~22_combout $end
$var wire 1 .* banco_registers|Mux32~40_combout $end
$var wire 1 /* Mem_dados|ram_rtl_0|auto_generated|ram_block1a8 $end
$var wire 1 0* ALU_0|Add1~16_combout $end
$var wire 1 1* ALU_0|Add0~16_combout $end
$var wire 1 2* ALU_0|Selector23~0_combout $end
$var wire 1 3* mux_mem_dados|out[8]~8_combout $end
$var wire 1 4* comb_7|out[8]~8_combout $end
$var wire 1 5* banco_registers|Mux32~19_combout $end
$var wire 1 6* banco_registers|Mux32~39_combout $end
$var wire 1 7* Mem_dados|ram_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 8* mux_mem_dados|out[7]~7_combout $end
$var wire 1 9* entrada[7]~input_o $end
$var wire 1 :* comb_7|out[7]~7_combout $end
$var wire 1 ;* banco_registers|Mux32~17_combout $end
$var wire 1 <* banco_registers|Mux32~38_combout $end
$var wire 1 =* Mem_dados|ram_rtl_0|auto_generated|ram_block1a20 $end
$var wire 1 >* banco_registers|registers_rtl_1|auto_generated|ram_block1a11 $end
$var wire 1 ?* banco_registers|Mux0~24_combout $end
$var wire 1 @* mux_ULA|out[20]~20_combout $end
$var wire 1 A* ALU_0|Add1~39 $end
$var wire 1 B* ALU_0|Add1~40_combout $end
$var wire 1 C* ALU_0|Add0~39 $end
$var wire 1 D* ALU_0|Add0~40_combout $end
$var wire 1 E* ALU_0|Selector11~0_combout $end
$var wire 1 F* comb_7|out[20]~20_combout $end
$var wire 1 G* banco_registers|registers_rtl_1|auto_generated|ram_block1a10 $end
$var wire 1 H* banco_registers|Mux0~25_combout $end
$var wire 1 I* mux_ULA|out[21]~21_combout $end
$var wire 1 J* ALU_0|Add1~41 $end
$var wire 1 K* ALU_0|Add1~42_combout $end
$var wire 1 L* ALU_0|Add0~41 $end
$var wire 1 M* ALU_0|Add0~42_combout $end
$var wire 1 N* ALU_0|Selector10~0_combout $end
$var wire 1 O* Mem_dados|ram_rtl_0|auto_generated|ram_block1a21 $end
$var wire 1 P* comb_7|out[21]~21_combout $end
$var wire 1 Q* banco_registers|registers_rtl_0|auto_generated|ram_block1a25 $end
$var wire 1 R* banco_registers|Mux32~16_combout $end
$var wire 1 S* banco_registers|Mux32~37_combout $end
$var wire 1 T* Mem_dados|ram_rtl_0|auto_generated|ram_block1a5 $end
$var wire 1 U* mux_mem_dados|out[5]~5_combout $end
$var wire 1 V* entrada[5]~input_o $end
$var wire 1 W* comb_7|out[5]~5_combout $end
$var wire 1 X* banco_registers|Mux32~13_combout $end
$var wire 1 Y* banco_registers|Mux32~36_combout $end
$var wire 1 Z* Mem_dados|ram_rtl_0|auto_generated|ram_block1a22 $end
$var wire 1 [* banco_registers|registers_rtl_1|auto_generated|ram_block1a9 $end
$var wire 1 \* banco_registers|Mux0~26_combout $end
$var wire 1 ]* mux_ULA|out[22]~22_combout $end
$var wire 1 ^* ALU_0|Add0~43 $end
$var wire 1 _* ALU_0|Add0~44_combout $end
$var wire 1 `* ALU_0|Add1~43 $end
$var wire 1 a* ALU_0|Add1~44_combout $end
$var wire 1 b* ALU_0|Selector9~0_combout $end
$var wire 1 c* comb_7|out[22]~22_combout $end
$var wire 1 d* banco_registers|registers_rtl_0|auto_generated|ram_block1a27 $end
$var wire 1 e* banco_registers|Mux32~12_combout $end
$var wire 1 f* banco_registers|Mux32~35_combout $end
$var wire 1 g* Mem_dados|ram_rtl_0|auto_generated|ram_block1a23 $end
$var wire 1 h* banco_registers|registers_rtl_1|auto_generated|ram_block1a8 $end
$var wire 1 i* banco_registers|Mux0~27_combout $end
$var wire 1 j* mux_ULA|out[23]~23_combout $end
$var wire 1 k* ALU_0|Add0~45 $end
$var wire 1 l* ALU_0|Add0~46_combout $end
$var wire 1 m* ALU_0|Add1~45 $end
$var wire 1 n* ALU_0|Add1~46_combout $end
$var wire 1 o* ALU_0|Selector8~0_combout $end
$var wire 1 p* comb_7|out[23]~23_combout $end
$var wire 1 q* banco_registers|registers_rtl_0|auto_generated|ram_block1a7 $end
$var wire 1 r* mux_ULA|out[24]~24_combout $end
$var wire 1 s* banco_registers|registers_rtl_1|auto_generated|ram_block1a7 $end
$var wire 1 t* banco_registers|Mux0~28_combout $end
$var wire 1 u* ALU_0|Add1~47 $end
$var wire 1 v* ALU_0|Add1~48_combout $end
$var wire 1 w* ALU_0|Add0~47 $end
$var wire 1 x* ALU_0|Add0~48_combout $end
$var wire 1 y* ALU_0|Selector7~0_combout $end
$var wire 1 z* Mem_dados|ram_rtl_0|auto_generated|ram_block1a24 $end
$var wire 1 {* comb_7|out[24]~24_combout $end
$var wire 1 |* banco_registers|registers_rtl_0|auto_generated|ram_block1a28 $end
$var wire 1 }* banco_registers|Mux32~10_combout $end
$var wire 1 ~* banco_registers|Mux32~34_combout $end
$var wire 1 !+ Mem_dados|ram_rtl_0|auto_generated|ram_block1a25 $end
$var wire 1 "+ mux_ULA|out[25]~25_combout $end
$var wire 1 #+ banco_registers|registers_rtl_1|auto_generated|ram_block1a6 $end
$var wire 1 $+ banco_registers|Mux0~29_combout $end
$var wire 1 %+ ALU_0|Add1~49 $end
$var wire 1 &+ ALU_0|Add1~50_combout $end
$var wire 1 '+ ALU_0|Add0~49 $end
$var wire 1 (+ ALU_0|Add0~50_combout $end
$var wire 1 )+ ALU_0|Selector6~0_combout $end
$var wire 1 *+ comb_7|out[25]~25_combout $end
$var wire 1 ++ banco_registers|registers_rtl_0|auto_generated|ram_block1a29 $end
$var wire 1 ,+ banco_registers|Mux32~8_combout $end
$var wire 1 -+ banco_registers|Mux32~33_combout $end
$var wire 1 .+ Mem_dados|ram_rtl_0|auto_generated|ram_block1a26 $end
$var wire 1 /+ banco_registers|registers_rtl_1|auto_generated|ram_block1a5 $end
$var wire 1 0+ banco_registers|Mux0~30_combout $end
$var wire 1 1+ mux_ULA|out[26]~26_combout $end
$var wire 1 2+ ALU_0|Add1~51 $end
$var wire 1 3+ ALU_0|Add1~52_combout $end
$var wire 1 4+ ALU_0|Add0~51 $end
$var wire 1 5+ ALU_0|Add0~52_combout $end
$var wire 1 6+ ALU_0|Selector5~0_combout $end
$var wire 1 7+ comb_7|out[26]~26_combout $end
$var wire 1 8+ banco_registers|registers_rtl_0|auto_generated|ram_block1a30 $end
$var wire 1 9+ banco_registers|Mux32~6_combout $end
$var wire 1 :+ banco_registers|Mux32~32_combout $end
$var wire 1 ;+ Mem_dados|ram_rtl_0|auto_generated|ram_block1a28 $end
$var wire 1 <+ mux_ULA|out[28]~28_combout $end
$var wire 1 =+ banco_registers|registers_rtl_1|auto_generated|ram_block1a3 $end
$var wire 1 >+ banco_registers|Mux0~32_combout $end
$var wire 1 ?+ mux_ULA|out[27]~27_combout $end
$var wire 1 @+ ALU_0|Add1~53 $end
$var wire 1 A+ ALU_0|Add1~55 $end
$var wire 1 B+ ALU_0|Add1~56_combout $end
$var wire 1 C+ ALU_0|Add0~53 $end
$var wire 1 D+ ALU_0|Add0~55 $end
$var wire 1 E+ ALU_0|Add0~56_combout $end
$var wire 1 F+ ALU_0|Selector3~0_combout $end
$var wire 1 G+ comb_7|out[28]~28_combout $end
$var wire 1 H+ banco_registers|registers_rtl_0|auto_generated|ram_block1a24 $end
$var wire 1 I+ banco_registers|Mux32~18_combout $end
$var wire 1 J+ mux_ULA|out[7]~7_combout $end
$var wire 1 K+ ALU_0|Add1~14_combout $end
$var wire 1 L+ ALU_0|Add0~14_combout $end
$var wire 1 M+ ALU_0|Selector24~0_combout $end
$var wire 1 N+ Mem_dados|ram_rtl_0|auto_generated|ram_block1a6 $end
$var wire 1 O+ mux_mem_dados|out[6]~6_combout $end
$var wire 1 P+ comb_7|out[6]~6_combout $end
$var wire 1 Q+ banco_registers|Mux32~15_combout $end
$var wire 1 R+ mux_ULA|out[6]~6_combout $end
$var wire 1 S+ ALU_0|Add1~12_combout $end
$var wire 1 T+ ALU_0|Add0~12_combout $end
$var wire 1 U+ ALU_0|Selector25~0_combout $end
$var wire 1 V+ Mem_dados|ram_rtl_0|auto_generated|ram_block1a29 $end
$var wire 1 W+ mux_ULA|out[29]~29_combout $end
$var wire 1 X+ banco_registers|registers_rtl_1|auto_generated|ram_block1a2 $end
$var wire 1 Y+ banco_registers|Mux0~33_combout $end
$var wire 1 Z+ ALU_0|Add1~57 $end
$var wire 1 [+ ALU_0|Add1~58_combout $end
$var wire 1 \+ ALU_0|Add0~57 $end
$var wire 1 ]+ ALU_0|Add0~58_combout $end
$var wire 1 ^+ ALU_0|Selector2~0_combout $end
$var wire 1 _+ comb_7|out[29]~29_combout $end
$var wire 1 `+ banco_registers|registers_rtl_0|auto_generated|ram_block1a26 $end
$var wire 1 a+ banco_registers|Mux32~14_combout $end
$var wire 1 b+ mux_ULA|out[5]~5_combout $end
$var wire 1 c+ ALU_0|Add1~10_combout $end
$var wire 1 d+ ALU_0|Add0~10_combout $end
$var wire 1 e+ ALU_0|Selector26~0_combout $end
$var wire 1 f+ Mem_dados|ram_rtl_0|auto_generated|ram_block1a4 $end
$var wire 1 g+ mux_mem_dados|out[4]~4_combout $end
$var wire 1 h+ entrada[4]~input_o $end
$var wire 1 i+ comb_7|out[4]~4_combout $end
$var wire 1 j+ banco_registers|Mux32~11_combout $end
$var wire 1 k+ mux_ULA|out[4]~4_combout $end
$var wire 1 l+ ALU_0|Add0~8_combout $end
$var wire 1 m+ ALU_0|Add1~8_combout $end
$var wire 1 n+ ALU_0|Selector27~0_combout $end
$var wire 1 o+ Mem_dados|ram_rtl_0|auto_generated|ram_block1a30 $end
$var wire 1 p+ mux_ULA|out[30]~30_combout $end
$var wire 1 q+ banco_registers|registers_rtl_1|auto_generated|ram_block1a1 $end
$var wire 1 r+ banco_registers|Mux0~34_combout $end
$var wire 1 s+ ALU_0|Add1~59 $end
$var wire 1 t+ ALU_0|Add1~60_combout $end
$var wire 1 u+ ALU_0|Add0~59 $end
$var wire 1 v+ ALU_0|Add0~60_combout $end
$var wire 1 w+ ALU_0|Selector1~0_combout $end
$var wire 1 x+ comb_7|out[30]~30_combout $end
$var wire 1 y+ banco_registers|registers_rtl_1|auto_generated|ram_block1a28 $end
$var wire 1 z+ banco_registers|Mux0~7_combout $end
$var wire 1 {+ ALU_0|Add1~6_combout $end
$var wire 1 |+ ALU_0|Add0~6_combout $end
$var wire 1 }+ ALU_0|Selector28~0_combout $end
$var wire 1 ~+ Mem_dados|ram_rtl_0|auto_generated|ram_block1a2 $end
$var wire 1 !, mux_mem_dados|out[2]~2_combout $end
$var wire 1 ", entrada[2]~input_o $end
$var wire 1 #, comb_7|out[2]~2_combout $end
$var wire 1 $, banco_registers|Mux32~7_combout $end
$var wire 1 %, mux_ULA|out[2]~2_combout $end
$var wire 1 &, ALU_0|Add1~4_combout $end
$var wire 1 ', ALU_0|Add0~4_combout $end
$var wire 1 (, ALU_0|Selector29~0_combout $end
$var wire 1 ), Mem_dados|ram_rtl_0|auto_generated|ram_block1a1 $end
$var wire 1 *, mux_mem_dados|out[1]~1_combout $end
$var wire 1 +, comb_7|out[1]~1_combout $end
$var wire 1 ,, banco_registers|Mux32~5_combout $end
$var wire 1 -, mux_ULA|out[1]~1_combout $end
$var wire 1 ., ALU_0|Add0~2_combout $end
$var wire 1 /, ALU_0|Add1~2_combout $end
$var wire 1 0, ALU_0|Selector30~0_combout $end
$var wire 1 1, Mem_dados|ram_rtl_0|auto_generated|ram_block1a31 $end
$var wire 1 2, banco_registers|registers_rtl_1|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 3, banco_registers|Mux0~35_combout $end
$var wire 1 4, mux_ULA|out[31]~31_combout $end
$var wire 1 5, ALU_0|Add1~61 $end
$var wire 1 6, ALU_0|Add1~62_combout $end
$var wire 1 7, ALU_0|Add0~61 $end
$var wire 1 8, ALU_0|Add0~62_combout $end
$var wire 1 9, ALU_0|Selector0~0_combout $end
$var wire 1 :, comb_7|out[31]~31_combout $end
$var wire 1 ;, banco_registers|registers_rtl_1|auto_generated|ram_block1a31 $end
$var wire 1 <, banco_registers|Mux0~4_combout $end
$var wire 1 =, ALU_0|Add1~0_combout $end
$var wire 1 >, ALU_0|Add0~0_combout $end
$var wire 1 ?, ALU_0|Selector31~0_combout $end
$var wire 1 @, Mem_dados|ram_rtl_0|auto_generated|ram_block1a0~portbdataout $end
$var wire 1 A, mux_mem_dados|out[0]~0_combout $end
$var wire 1 B, entrada[0]~input_o $end
$var wire 1 C, comb_7|out[0]~0_combout $end
$var wire 1 D, banco_registers|Mux32~3_combout $end
$var wire 1 E, banco_registers|Mux32~31_combout $end
$var wire 1 F, Mem_dados|ram_rtl_0|auto_generated|ram_block1a27 $end
$var wire 1 G, comb_7|out[27]~27_combout $end
$var wire 1 H, banco_registers|registers_rtl_1|auto_generated|ram_block1a4 $end
$var wire 1 I, banco_registers|Mux0~31_combout $end
$var wire 1 J, ALU_0|Add1~54_combout $end
$var wire 1 K, ALU_0|Add0~54_combout $end
$var wire 1 L, ALU_0|Selector4~0_combout $end
$var wire 1 M, chave_do_desvio~8_combout $end
$var wire 1 N, chave_do_desvio~9_combout $end
$var wire 1 O, chave_do_desvio~10_combout $end
$var wire 1 P, control_unit|WideOr2~0_combout $end
$var wire 1 Q, chave_do_desvio~2_combout $end
$var wire 1 R, chave_do_desvio~1_combout $end
$var wire 1 S, chave_do_desvio~3_combout $end
$var wire 1 T, chave_do_desvio~0_combout $end
$var wire 1 U, chave_do_desvio~4_combout $end
$var wire 1 V, chave_do_desvio~6_combout $end
$var wire 1 W, chave_do_desvio~5_combout $end
$var wire 1 X, chave_do_desvio~7_combout $end
$var wire 1 Y, chave_do_desvio~11_combout $end
$var wire 1 Z, Program_counter_0|PC_mais_1[1]~34_combout $end
$var wire 1 [, mux_PC_ou_Desvio|out[1]~1_combout $end
$var wire 1 \, mem_instru|rom~8195_combout $end
$var wire 1 ], mem_instru|rom~8196_combout $end
$var wire 1 ^, Program_counter_0|PC_mais_1[2]~36_combout $end
$var wire 1 _, mux_PC_ou_Desvio|out[2]~2_combout $end
$var wire 1 `, mem_instru|rom~8211_combout $end
$var wire 1 a, mem_instru|rom~8212_combout $end
$var wire 1 b, control_unit|Decoder0~5_combout $end
$var wire 1 c, div_freq|counter[0]~28_combout $end
$var wire 1 d, div_freq|counter[0]~29 $end
$var wire 1 e, div_freq|counter[1]~30_combout $end
$var wire 1 f, div_freq|counter[1]~31 $end
$var wire 1 g, div_freq|counter[2]~32_combout $end
$var wire 1 h, div_freq|counter[2]~33 $end
$var wire 1 i, div_freq|counter[3]~34_combout $end
$var wire 1 j, div_freq|counter[3]~35 $end
$var wire 1 k, div_freq|counter[4]~36_combout $end
$var wire 1 l, div_freq|counter[4]~37 $end
$var wire 1 m, div_freq|counter[5]~38_combout $end
$var wire 1 n, div_freq|counter[5]~39 $end
$var wire 1 o, div_freq|counter[6]~40_combout $end
$var wire 1 p, div_freq|counter[6]~41 $end
$var wire 1 q, div_freq|counter[7]~42_combout $end
$var wire 1 r, div_freq|counter[7]~43 $end
$var wire 1 s, div_freq|counter[8]~44_combout $end
$var wire 1 t, div_freq|counter[8]~45 $end
$var wire 1 u, div_freq|counter[9]~46_combout $end
$var wire 1 v, div_freq|counter[9]~47 $end
$var wire 1 w, div_freq|counter[10]~48_combout $end
$var wire 1 x, div_freq|counter[10]~49 $end
$var wire 1 y, div_freq|counter[11]~50_combout $end
$var wire 1 z, div_freq|counter[11]~51 $end
$var wire 1 {, div_freq|counter[12]~52_combout $end
$var wire 1 |, div_freq|counter[12]~53 $end
$var wire 1 }, div_freq|counter[13]~54_combout $end
$var wire 1 ~, div_freq|counter[13]~55 $end
$var wire 1 !- div_freq|counter[14]~56_combout $end
$var wire 1 "- div_freq|counter[14]~57 $end
$var wire 1 #- div_freq|counter[15]~58_combout $end
$var wire 1 $- div_freq|counter[15]~59 $end
$var wire 1 %- div_freq|counter[16]~60_combout $end
$var wire 1 &- div_freq|counter[16]~61 $end
$var wire 1 '- div_freq|counter[17]~62_combout $end
$var wire 1 (- div_freq|counter[17]~63 $end
$var wire 1 )- div_freq|counter[18]~64_combout $end
$var wire 1 *- div_freq|counter[18]~65 $end
$var wire 1 +- div_freq|counter[19]~66_combout $end
$var wire 1 ,- div_freq|counter[19]~67 $end
$var wire 1 -- div_freq|counter[20]~68_combout $end
$var wire 1 .- div_freq|counter[20]~69 $end
$var wire 1 /- div_freq|counter[21]~70_combout $end
$var wire 1 0- div_freq|counter[21]~71 $end
$var wire 1 1- div_freq|counter[22]~72_combout $end
$var wire 1 2- div_freq|counter[22]~73 $end
$var wire 1 3- div_freq|counter[23]~74_combout $end
$var wire 1 4- div_freq|LessThan1~6_combout $end
$var wire 1 5- div_freq|LessThan1~5_combout $end
$var wire 1 6- div_freq|counter[23]~75 $end
$var wire 1 7- div_freq|counter[24]~76_combout $end
$var wire 1 8- div_freq|counter[24]~77 $end
$var wire 1 9- div_freq|counter[25]~78_combout $end
$var wire 1 :- div_freq|counter[25]~79 $end
$var wire 1 ;- div_freq|counter[26]~80_combout $end
$var wire 1 <- div_freq|counter[26]~81 $end
$var wire 1 =- div_freq|counter[27]~82_combout $end
$var wire 1 >- div_freq|LessThan1~7_combout $end
$var wire 1 ?- div_freq|LessThan1~3_combout $end
$var wire 1 @- div_freq|LessThan1~2_combout $end
$var wire 1 A- div_freq|LessThan1~1_combout $end
$var wire 1 B- div_freq|LessThan1~0_combout $end
$var wire 1 C- div_freq|LessThan1~4_combout $end
$var wire 1 D- div_freq|LessThan1~8_combout $end
$var wire 1 E- div_freq|clock_out~0_combout $end
$var wire 1 F- div_freq|clock_out~q $end
$var wire 1 G- sys_clock~0_combout $end
$var wire 1 H- sys_clock~0clkctrl_outclk $end
$var wire 1 I- Program_counter_0|PC_mais_1[0]~32_combout $end
$var wire 1 J- Program_counter_0|PC_mais_1[7]~47 $end
$var wire 1 K- Program_counter_0|PC_mais_1[8]~48_combout $end
$var wire 1 L- mux_PC_ou_Desvio|out[8]~8_combout $end
$var wire 1 M- Program_counter_0|PC_mais_1[8]~49 $end
$var wire 1 N- Program_counter_0|PC_mais_1[9]~50_combout $end
$var wire 1 O- mux_PC_ou_Desvio|out[9]~9_combout $end
$var wire 1 P- Program_counter_0|PC_mais_1[9]~51 $end
$var wire 1 Q- Program_counter_0|PC_mais_1[10]~52_combout $end
$var wire 1 R- mux_PC_ou_Desvio|out[10]~10_combout $end
$var wire 1 S- Program_counter_0|PC_mais_1[10]~53 $end
$var wire 1 T- Program_counter_0|PC_mais_1[11]~54_combout $end
$var wire 1 U- mux_PC_ou_Desvio|out[11]~11_combout $end
$var wire 1 V- Program_counter_0|PC_mais_1[11]~55 $end
$var wire 1 W- Program_counter_0|PC_mais_1[12]~56_combout $end
$var wire 1 X- mux_PC_ou_Desvio|out[12]~12_combout $end
$var wire 1 Y- Program_counter_0|PC_mais_1[12]~57 $end
$var wire 1 Z- Program_counter_0|PC_mais_1[13]~58_combout $end
$var wire 1 [- mux_PC_ou_Desvio|out[13]~13_combout $end
$var wire 1 \- Program_counter_0|PC_mais_1[13]~59 $end
$var wire 1 ]- Program_counter_0|PC_mais_1[14]~60_combout $end
$var wire 1 ^- mux_PC_ou_Desvio|out[14]~14_combout $end
$var wire 1 _- Program_counter_0|PC_mais_1[14]~61 $end
$var wire 1 `- Program_counter_0|PC_mais_1[15]~62_combout $end
$var wire 1 a- mux_PC_ou_Desvio|out[15]~15_combout $end
$var wire 1 b- Program_counter_0|PC_mais_1[15]~63 $end
$var wire 1 c- Program_counter_0|PC_mais_1[16]~64_combout $end
$var wire 1 d- mux_PC_ou_Desvio|out[16]~16_combout $end
$var wire 1 e- Program_counter_0|PC_mais_1[16]~65 $end
$var wire 1 f- Program_counter_0|PC_mais_1[17]~66_combout $end
$var wire 1 g- mux_PC_ou_Desvio|out[17]~17_combout $end
$var wire 1 h- Program_counter_0|PC_mais_1[17]~67 $end
$var wire 1 i- Program_counter_0|PC_mais_1[18]~68_combout $end
$var wire 1 j- mux_PC_ou_Desvio|out[18]~18_combout $end
$var wire 1 k- Program_counter_0|PC_mais_1[18]~69 $end
$var wire 1 l- Program_counter_0|PC_mais_1[19]~70_combout $end
$var wire 1 m- mux_PC_ou_Desvio|out[19]~19_combout $end
$var wire 1 n- Program_counter_0|PC_mais_1[19]~71 $end
$var wire 1 o- Program_counter_0|PC_mais_1[20]~72_combout $end
$var wire 1 p- mux_PC_ou_Desvio|out[20]~20_combout $end
$var wire 1 q- Program_counter_0|PC_mais_1[20]~73 $end
$var wire 1 r- Program_counter_0|PC_mais_1[21]~74_combout $end
$var wire 1 s- mux_PC_ou_Desvio|out[21]~21_combout $end
$var wire 1 t- Program_counter_0|PC_mais_1[21]~75 $end
$var wire 1 u- Program_counter_0|PC_mais_1[22]~76_combout $end
$var wire 1 v- mux_PC_ou_Desvio|out[22]~22_combout $end
$var wire 1 w- Program_counter_0|PC_mais_1[22]~77 $end
$var wire 1 x- Program_counter_0|PC_mais_1[23]~78_combout $end
$var wire 1 y- mux_PC_ou_Desvio|out[23]~23_combout $end
$var wire 1 z- Program_counter_0|PC_mais_1[23]~79 $end
$var wire 1 {- Program_counter_0|PC_mais_1[24]~80_combout $end
$var wire 1 |- mux_PC_ou_Desvio|out[24]~24_combout $end
$var wire 1 }- Program_counter_0|PC_mais_1[24]~81 $end
$var wire 1 ~- Program_counter_0|PC_mais_1[25]~82_combout $end
$var wire 1 !. mux_PC_ou_Desvio|out[25]~25_combout $end
$var wire 1 ". Program_counter_0|PC_mais_1[25]~83 $end
$var wire 1 #. Program_counter_0|PC_mais_1[26]~84_combout $end
$var wire 1 $. mux_PC_ou_Desvio|out[26]~26_combout $end
$var wire 1 %. Program_counter_0|PC_mais_1[26]~85 $end
$var wire 1 &. Program_counter_0|PC_mais_1[27]~86_combout $end
$var wire 1 '. mux_PC_ou_Desvio|out[27]~27_combout $end
$var wire 1 (. Program_counter_0|PC_mais_1[27]~87 $end
$var wire 1 ). Program_counter_0|PC_mais_1[28]~88_combout $end
$var wire 1 *. mux_PC_ou_Desvio|out[28]~28_combout $end
$var wire 1 +. Program_counter_0|PC_mais_1[28]~89 $end
$var wire 1 ,. Program_counter_0|PC_mais_1[29]~90_combout $end
$var wire 1 -. mux_PC_ou_Desvio|out[29]~29_combout $end
$var wire 1 .. Program_counter_0|PC_mais_1[29]~91 $end
$var wire 1 /. Program_counter_0|PC_mais_1[30]~92_combout $end
$var wire 1 0. mux_PC_ou_Desvio|out[30]~30_combout $end
$var wire 1 1. Program_counter_0|PC_mais_1[30]~93 $end
$var wire 1 2. Program_counter_0|PC_mais_1[31]~94_combout $end
$var wire 1 3. mux_PC_ou_Desvio|out[31]~31_combout $end
$var wire 1 4. mux_mem_dados|out[16]~16_combout $end
$var wire 1 5. mux_mem_dados|out[17]~17_combout $end
$var wire 1 6. mux_mem_dados|out[18]~18_combout $end
$var wire 1 7. mux_mem_dados|out[19]~19_combout $end
$var wire 1 8. mux_mem_dados|out[20]~20_combout $end
$var wire 1 9. mux_mem_dados|out[21]~21_combout $end
$var wire 1 :. mux_mem_dados|out[22]~22_combout $end
$var wire 1 ;. mux_mem_dados|out[23]~23_combout $end
$var wire 1 <. mux_mem_dados|out[24]~24_combout $end
$var wire 1 =. mux_mem_dados|out[25]~25_combout $end
$var wire 1 >. mux_mem_dados|out[26]~26_combout $end
$var wire 1 ?. mux_mem_dados|out[27]~27_combout $end
$var wire 1 @. mux_mem_dados|out[28]~28_combout $end
$var wire 1 A. mux_mem_dados|out[29]~29_combout $end
$var wire 1 B. mux_mem_dados|out[30]~30_combout $end
$var wire 1 C. mux_mem_dados|out[31]~31_combout $end
$var wire 1 D. banco_registers|Decoder0~4_combout $end
$var wire 1 E. banco_registers|Decoder0~18_combout $end
$var wire 1 F. banco_registers|registers[0][0]~q $end
$var wire 1 G. banco_registers|registers[1][0]~feeder_combout $end
$var wire 1 H. banco_registers|Decoder0~12_combout $end
$var wire 1 I. banco_registers|Decoder0~17_combout $end
$var wire 1 J. banco_registers|registers[1][0]~q $end
$var wire 1 K. banco_registers|Mux95~6_combout $end
$var wire 1 L. banco_registers|Decoder0~2_combout $end
$var wire 1 M. banco_registers|Decoder0~16_combout $end
$var wire 1 N. banco_registers|registers[2][0]~q $end
$var wire 1 O. banco_registers|Decoder0~10_combout $end
$var wire 1 P. banco_registers|Decoder0~19_combout $end
$var wire 1 Q. banco_registers|registers[3][0]~q $end
$var wire 1 R. banco_registers|Mux95~7_combout $end
$var wire 1 S. banco_registers|Mux95~8_combout $end
$var wire 1 T. banco_registers|Mux95~2_combout $end
$var wire 1 U. banco_registers|registers[27][0]~feeder_combout $end
$var wire 1 V. banco_registers|Decoder0~11_combout $end
$var wire 1 W. banco_registers|registers[27][0]~q $end
$var wire 1 X. banco_registers|Decoder0~13_combout $end
$var wire 1 Y. banco_registers|registers[25][0]~q $end
$var wire 1 Z. banco_registers|Mux95~3_combout $end
$var wire 1 [. banco_registers|Decoder0~14_combout $end
$var wire 1 \. banco_registers|Decoder0~15_combout $end
$var wire 1 ]. banco_registers|registers[31][0]~q $end
$var wire 1 ^. banco_registers|Decoder0~8_combout $end
$var wire 1 _. banco_registers|Decoder0~9_combout $end
$var wire 1 `. banco_registers|registers[29][0]~q $end
$var wire 1 a. banco_registers|Mux95~4_combout $end
$var wire 1 b. banco_registers|Decoder0~0_combout $end
$var wire 1 c. banco_registers|Decoder0~1_combout $end
$var wire 1 d. banco_registers|registers[28][0]~q $end
$var wire 1 e. banco_registers|Decoder0~6_combout $end
$var wire 1 f. banco_registers|Decoder0~7_combout $end
$var wire 1 g. banco_registers|registers[30][0]~q $end
$var wire 1 h. banco_registers|Decoder0~3_combout $end
$var wire 1 i. banco_registers|registers[26][0]~q $end
$var wire 1 j. banco_registers|Decoder0~5_combout $end
$var wire 1 k. banco_registers|registers[24][0]~q $end
$var wire 1 l. banco_registers|Mux95~0_combout $end
$var wire 1 m. banco_registers|Mux95~1_combout $end
$var wire 1 n. banco_registers|Mux95~5_combout $end
$var wire 1 o. banco_registers|Mux95~9_combout $end
$var wire 1 p. banco_registers|Decoder0~23_combout $end
$var wire 1 q. banco_registers|registers[5][1]~q $end
$var wire 1 r. banco_registers|registers[1][1]~q $end
$var wire 1 s. banco_registers|registers[4][1]~feeder_combout $end
$var wire 1 t. banco_registers|Decoder0~22_combout $end
$var wire 1 u. banco_registers|registers[4][1]~q $end
$var wire 1 v. banco_registers|registers[0][1]~q $end
$var wire 1 w. banco_registers|Mux94~8_combout $end
$var wire 1 x. banco_registers|Mux94~9_combout $end
$var wire 1 y. banco_registers|registers[3][1]~q $end
$var wire 1 z. banco_registers|Decoder0~21_combout $end
$var wire 1 {. banco_registers|registers[7][1]~q $end
$var wire 1 |. banco_registers|Decoder0~20_combout $end
$var wire 1 }. banco_registers|registers[6][1]~q $end
$var wire 1 ~. banco_registers|registers[2][1]~q $end
$var wire 1 !/ banco_registers|Mux94~6_combout $end
$var wire 1 "/ banco_registers|Mux94~7_combout $end
$var wire 1 #/ banco_registers|Mux94~10_combout $end
$var wire 1 $/ banco_registers|Mux94~11_combout $end
$var wire 1 %/ banco_registers|registers[26][1]~q $end
$var wire 1 &/ banco_registers|registers[27][1]~q $end
$var wire 1 '/ banco_registers|registers[24][1]~q $end
$var wire 1 (/ banco_registers|registers[25][1]~feeder_combout $end
$var wire 1 )/ banco_registers|registers[25][1]~q $end
$var wire 1 */ banco_registers|Mux94~0_combout $end
$var wire 1 +/ banco_registers|Mux94~1_combout $end
$var wire 1 ,/ banco_registers|Mux94~2_combout $end
$var wire 1 -/ banco_registers|registers[28][1]~q $end
$var wire 1 ./ banco_registers|registers[29][1]~feeder_combout $end
$var wire 1 // banco_registers|registers[29][1]~q $end
$var wire 1 0/ banco_registers|Mux94~3_combout $end
$var wire 1 1/ banco_registers|registers[31][1]~q $end
$var wire 1 2/ banco_registers|registers[30][1]~feeder_combout $end
$var wire 1 3/ banco_registers|registers[30][1]~q $end
$var wire 1 4/ banco_registers|Mux94~4_combout $end
$var wire 1 5/ banco_registers|Mux94~5_combout $end
$var wire 1 6/ banco_registers|Mux94~12_combout $end
$var wire 1 7/ banco_registers|registers[5][2]~feeder_combout $end
$var wire 1 8/ banco_registers|registers[5][2]~q $end
$var wire 1 9/ banco_registers|registers[3][2]~q $end
$var wire 1 :/ banco_registers|registers[1][2]~q $end
$var wire 1 ;/ banco_registers|Mux93~6_combout $end
$var wire 1 </ banco_registers|registers[7][2]~q $end
$var wire 1 =/ banco_registers|Mux93~7_combout $end
$var wire 1 >/ banco_registers|registers[0][2]~q $end
$var wire 1 ?/ banco_registers|registers[2][2]~q $end
$var wire 1 @/ banco_registers|Mux93~8_combout $end
$var wire 1 A/ banco_registers|registers[4][2]~q $end
$var wire 1 B/ banco_registers|registers[6][2]~q $end
$var wire 1 C/ banco_registers|Mux93~9_combout $end
$var wire 1 D/ banco_registers|Mux93~10_combout $end
$var wire 1 E/ banco_registers|Mux93~2_combout $end
$var wire 1 F/ banco_registers|registers[28][2]~feeder_combout $end
$var wire 1 G/ banco_registers|registers[28][2]~q $end
$var wire 1 H/ banco_registers|registers[24][2]~q $end
$var wire 1 I/ banco_registers|Mux93~0_combout $end
$var wire 1 J/ banco_registers|registers[29][2]~q $end
$var wire 1 K/ banco_registers|registers[25][2]~q $end
$var wire 1 L/ banco_registers|Mux93~1_combout $end
$var wire 1 M/ banco_registers|registers[30][2]~feeder_combout $end
$var wire 1 N/ banco_registers|registers[30][2]~q $end
$var wire 1 O/ banco_registers|registers[26][2]~q $end
$var wire 1 P/ banco_registers|Mux93~3_combout $end
$var wire 1 Q/ banco_registers|registers[31][2]~q $end
$var wire 1 R/ banco_registers|registers[27][2]~feeder_combout $end
$var wire 1 S/ banco_registers|registers[27][2]~q $end
$var wire 1 T/ banco_registers|Mux93~4_combout $end
$var wire 1 U/ banco_registers|Mux93~5_combout $end
$var wire 1 V/ banco_registers|Mux93~11_combout $end
$var wire 1 W/ banco_registers|registers[0][3]~q $end
$var wire 1 X/ banco_registers|registers[1][3]~q $end
$var wire 1 Y/ banco_registers|Mux92~5_combout $end
$var wire 1 Z/ banco_registers|registers[3][3]~q $end
$var wire 1 [/ banco_registers|registers[2][3]~q $end
$var wire 1 \/ banco_registers|Mux92~6_combout $end
$var wire 1 ]/ banco_registers|registers[27][3]~q $end
$var wire 1 ^/ banco_registers|registers[25][3]~q $end
$var wire 1 _/ banco_registers|Mux92~2_combout $end
$var wire 1 `/ banco_registers|registers[29][3]~q $end
$var wire 1 a/ banco_registers|registers[31][3]~q $end
$var wire 1 b/ banco_registers|Mux92~3_combout $end
$var wire 1 c/ banco_registers|registers[28][3]~q $end
$var wire 1 d/ banco_registers|registers[30][3]~q $end
$var wire 1 e/ banco_registers|registers[24][3]~q $end
$var wire 1 f/ banco_registers|registers[26][3]~q $end
$var wire 1 g/ banco_registers|Mux92~0_combout $end
$var wire 1 h/ banco_registers|Mux92~1_combout $end
$var wire 1 i/ banco_registers|Mux92~4_combout $end
$var wire 1 j/ banco_registers|Mux92~7_combout $end
$var wire 1 k/ banco_registers|registers[5][4]~q $end
$var wire 1 l/ banco_registers|registers[4][4]~feeder_combout $end
$var wire 1 m/ banco_registers|registers[4][4]~q $end
$var wire 1 n/ banco_registers|registers[0][4]~q $end
$var wire 1 o/ banco_registers|Mux91~7_combout $end
$var wire 1 p/ banco_registers|registers[1][4]~q $end
$var wire 1 q/ banco_registers|Mux91~8_combout $end
$var wire 1 r/ banco_registers|registers[6][4]~q $end
$var wire 1 s/ banco_registers|registers[2][4]~q $end
$var wire 1 t/ banco_registers|Mux91~5_combout $end
$var wire 1 u/ banco_registers|registers[3][4]~q $end
$var wire 1 v/ banco_registers|registers[7][4]~q $end
$var wire 1 w/ banco_registers|Mux91~6_combout $end
$var wire 1 x/ banco_registers|Mux91~9_combout $end
$var wire 1 y/ banco_registers|registers[24][4]~q $end
$var wire 1 z/ banco_registers|registers[25][4]~feeder_combout $end
$var wire 1 {/ banco_registers|registers[25][4]~q $end
$var wire 1 |/ banco_registers|Mux91~0_combout $end
$var wire 1 }/ banco_registers|registers[26][4]~q $end
$var wire 1 ~/ banco_registers|registers[27][4]~q $end
$var wire 1 !0 banco_registers|Mux91~1_combout $end
$var wire 1 "0 banco_registers|registers[29][4]~feeder_combout $end
$var wire 1 #0 banco_registers|registers[29][4]~q $end
$var wire 1 $0 banco_registers|registers[28][4]~q $end
$var wire 1 %0 banco_registers|Mux91~2_combout $end
$var wire 1 &0 banco_registers|registers[31][4]~q $end
$var wire 1 '0 banco_registers|registers[30][4]~feeder_combout $end
$var wire 1 (0 banco_registers|registers[30][4]~q $end
$var wire 1 )0 banco_registers|Mux91~3_combout $end
$var wire 1 *0 banco_registers|Mux91~4_combout $end
$var wire 1 +0 banco_registers|Mux91~10_combout $end
$var wire 1 ,0 banco_registers|registers[27][5]~feeder_combout $end
$var wire 1 -0 banco_registers|registers[27][5]~q $end
$var wire 1 .0 banco_registers|registers[30][5]~feeder_combout $end
$var wire 1 /0 banco_registers|registers[30][5]~q $end
$var wire 1 00 banco_registers|registers[26][5]~q $end
$var wire 1 10 banco_registers|Mux90~2_combout $end
$var wire 1 20 banco_registers|registers[31][5]~q $end
$var wire 1 30 banco_registers|Mux90~3_combout $end
$var wire 1 40 banco_registers|registers[25][5]~q $end
$var wire 1 50 banco_registers|registers[29][5]~q $end
$var wire 1 60 banco_registers|registers[28][5]~q $end
$var wire 1 70 banco_registers|registers[24][5]~q $end
$var wire 1 80 banco_registers|Mux90~0_combout $end
$var wire 1 90 banco_registers|Mux90~1_combout $end
$var wire 1 :0 banco_registers|Mux90~4_combout $end
$var wire 1 ;0 banco_registers|registers[6][5]~q $end
$var wire 1 <0 banco_registers|registers[4][5]~q $end
$var wire 1 =0 banco_registers|registers[0][5]~q $end
$var wire 1 >0 banco_registers|registers[2][5]~q $end
$var wire 1 ?0 banco_registers|Mux90~7_combout $end
$var wire 1 @0 banco_registers|Mux90~8_combout $end
$var wire 1 A0 banco_registers|registers[3][5]~q $end
$var wire 1 B0 banco_registers|registers[1][5]~q $end
$var wire 1 C0 banco_registers|Mux90~5_combout $end
$var wire 1 D0 banco_registers|registers[7][5]~q $end
$var wire 1 E0 banco_registers|registers[5][5]~feeder_combout $end
$var wire 1 F0 banco_registers|registers[5][5]~q $end
$var wire 1 G0 banco_registers|Mux90~6_combout $end
$var wire 1 H0 banco_registers|Mux90~9_combout $end
$var wire 1 I0 banco_registers|Mux90~10_combout $end
$var wire 1 J0 banco_registers|registers[3][6]~q $end
$var wire 1 K0 banco_registers|registers[1][6]~q $end
$var wire 1 L0 banco_registers|registers[0][6]~q $end
$var wire 1 M0 banco_registers|Mux89~6_combout $end
$var wire 1 N0 banco_registers|registers[2][6]~q $end
$var wire 1 O0 banco_registers|Mux89~7_combout $end
$var wire 1 P0 banco_registers|registers[31][6]~q $end
$var wire 1 Q0 banco_registers|Mux89~4_combout $end
$var wire 1 R0 banco_registers|registers[29][6]~q $end
$var wire 1 S0 banco_registers|Mux89~0_combout $end
$var wire 1 T0 banco_registers|registers[28][6]~q $end
$var wire 1 U0 banco_registers|Mux89~2_combout $end
$var wire 1 V0 banco_registers|registers[30][6]~q $end
$var wire 1 W0 banco_registers|Mux89~1_combout $end
$var wire 1 X0 banco_registers|Mux89~3_combout $end
$var wire 1 Y0 banco_registers|Mux89~5_combout $end
$var wire 1 Z0 banco_registers|Mux89~8_combout $end
$var wire 1 [0 banco_registers|registers[3][7]~q $end
$var wire 1 \0 banco_registers|registers[1][7]~q $end
$var wire 1 ]0 banco_registers|registers[0][7]~q $end
$var wire 1 ^0 banco_registers|Mux88~6_combout $end
$var wire 1 _0 banco_registers|registers[2][7]~q $end
$var wire 1 `0 banco_registers|Mux88~7_combout $end
$var wire 1 a0 banco_registers|Mux88~8_combout $end
$var wire 1 b0 banco_registers|registers[28][7]~q $end
$var wire 1 c0 banco_registers|Mux88~2_combout $end
$var wire 1 d0 banco_registers|registers[29][7]~q $end
$var wire 1 e0 banco_registers|Mux88~1_combout $end
$var wire 1 f0 banco_registers|Mux88~3_combout $end
$var wire 1 g0 banco_registers|registers[31][7]~q $end
$var wire 1 h0 banco_registers|Mux88~4_combout $end
$var wire 1 i0 banco_registers|registers[30][7]~q $end
$var wire 1 j0 banco_registers|Mux88~0_combout $end
$var wire 1 k0 banco_registers|Mux88~5_combout $end
$var wire 1 l0 banco_registers|Mux88~9_combout $end
$var wire 1 m0 banco_registers|registers[3][8]~q $end
$var wire 1 n0 banco_registers|registers[1][8]~q $end
$var wire 1 o0 banco_registers|registers[2][8]~q $end
$var wire 1 p0 banco_registers|registers[0][8]~q $end
$var wire 1 q0 banco_registers|Mux87~6_combout $end
$var wire 1 r0 banco_registers|Mux87~7_combout $end
$var wire 1 s0 banco_registers|Mux87~8_combout $end
$var wire 1 t0 banco_registers|registers[31][8]~q $end
$var wire 1 u0 banco_registers|Mux87~4_combout $end
$var wire 1 v0 banco_registers|registers[28][8]~q $end
$var wire 1 w0 banco_registers|Mux87~2_combout $end
$var wire 1 x0 banco_registers|registers[30][8]~q $end
$var wire 1 y0 banco_registers|Mux87~1_combout $end
$var wire 1 z0 banco_registers|Mux87~3_combout $end
$var wire 1 {0 banco_registers|registers[29][8]~q $end
$var wire 1 |0 banco_registers|Mux87~0_combout $end
$var wire 1 }0 banco_registers|Mux87~5_combout $end
$var wire 1 ~0 banco_registers|Mux87~9_combout $end
$var wire 1 !1 banco_registers|registers[30][9]~q $end
$var wire 1 "1 banco_registers|Mux86~0_combout $end
$var wire 1 #1 banco_registers|registers[31][9]~q $end
$var wire 1 $1 banco_registers|Mux86~4_combout $end
$var wire 1 %1 banco_registers|registers[29][9]~q $end
$var wire 1 &1 banco_registers|Mux86~1_combout $end
$var wire 1 '1 banco_registers|registers[28][9]~q $end
$var wire 1 (1 banco_registers|Mux86~2_combout $end
$var wire 1 )1 banco_registers|Mux86~3_combout $end
$var wire 1 *1 banco_registers|Mux86~5_combout $end
$var wire 1 +1 banco_registers|registers[3][9]~q $end
$var wire 1 ,1 banco_registers|registers[2][9]~q $end
$var wire 1 -1 banco_registers|registers[1][9]~feeder_combout $end
$var wire 1 .1 banco_registers|registers[1][9]~q $end
$var wire 1 /1 banco_registers|registers[0][9]~q $end
$var wire 1 01 banco_registers|Mux86~6_combout $end
$var wire 1 11 banco_registers|Mux86~7_combout $end
$var wire 1 21 banco_registers|Mux86~8_combout $end
$var wire 1 31 banco_registers|Mux86~9_combout $end
$var wire 1 41 banco_registers|registers[2][10]~q $end
$var wire 1 51 banco_registers|registers[0][10]~q $end
$var wire 1 61 banco_registers|Mux85~6_combout $end
$var wire 1 71 banco_registers|registers[3][10]~q $end
$var wire 1 81 banco_registers|registers[1][10]~q $end
$var wire 1 91 banco_registers|Mux85~7_combout $end
$var wire 1 :1 banco_registers|Mux85~8_combout $end
$var wire 1 ;1 banco_registers|registers[29][10]~q $end
$var wire 1 <1 banco_registers|Mux85~0_combout $end
$var wire 1 =1 banco_registers|registers[31][10]~q $end
$var wire 1 >1 banco_registers|Mux85~4_combout $end
$var wire 1 ?1 banco_registers|registers[28][10]~q $end
$var wire 1 @1 banco_registers|Mux85~2_combout $end
$var wire 1 A1 banco_registers|registers[30][10]~q $end
$var wire 1 B1 banco_registers|Mux85~1_combout $end
$var wire 1 C1 banco_registers|Mux85~3_combout $end
$var wire 1 D1 banco_registers|Mux85~5_combout $end
$var wire 1 E1 banco_registers|Mux85~9_combout $end
$var wire 1 F1 banco_registers|registers[31][11]~q $end
$var wire 1 G1 banco_registers|Mux84~4_combout $end
$var wire 1 H1 banco_registers|registers[30][11]~q $end
$var wire 1 I1 banco_registers|Mux84~0_combout $end
$var wire 1 J1 banco_registers|registers[29][11]~q $end
$var wire 1 K1 banco_registers|Mux84~1_combout $end
$var wire 1 L1 banco_registers|registers[28][11]~q $end
$var wire 1 M1 banco_registers|Mux84~2_combout $end
$var wire 1 N1 banco_registers|Mux84~3_combout $end
$var wire 1 O1 banco_registers|Mux84~5_combout $end
$var wire 1 P1 banco_registers|registers[1][11]~q $end
$var wire 1 Q1 banco_registers|registers[0][11]~q $end
$var wire 1 R1 banco_registers|Mux84~6_combout $end
$var wire 1 S1 banco_registers|registers[2][11]~q $end
$var wire 1 T1 banco_registers|registers[3][11]~q $end
$var wire 1 U1 banco_registers|Mux84~7_combout $end
$var wire 1 V1 banco_registers|Mux84~8_combout $end
$var wire 1 W1 banco_registers|Mux84~9_combout $end
$var wire 1 X1 banco_registers|registers[2][12]~q $end
$var wire 1 Y1 banco_registers|registers[0][12]~q $end
$var wire 1 Z1 banco_registers|Mux83~6_combout $end
$var wire 1 [1 banco_registers|registers[1][12]~q $end
$var wire 1 \1 banco_registers|registers[3][12]~q $end
$var wire 1 ]1 banco_registers|Mux83~7_combout $end
$var wire 1 ^1 banco_registers|Mux83~8_combout $end
$var wire 1 _1 banco_registers|registers[29][12]~q $end
$var wire 1 `1 banco_registers|Mux83~0_combout $end
$var wire 1 a1 banco_registers|registers[30][12]~q $end
$var wire 1 b1 banco_registers|Mux83~1_combout $end
$var wire 1 c1 banco_registers|registers[28][12]~q $end
$var wire 1 d1 banco_registers|Mux83~2_combout $end
$var wire 1 e1 banco_registers|Mux83~3_combout $end
$var wire 1 f1 banco_registers|registers[31][12]~q $end
$var wire 1 g1 banco_registers|Mux83~4_combout $end
$var wire 1 h1 banco_registers|Mux83~5_combout $end
$var wire 1 i1 banco_registers|Mux83~9_combout $end
$var wire 1 j1 banco_registers|registers[30][13]~q $end
$var wire 1 k1 banco_registers|Mux82~0_combout $end
$var wire 1 l1 banco_registers|registers[31][13]~q $end
$var wire 1 m1 banco_registers|Mux82~4_combout $end
$var wire 1 n1 banco_registers|registers[28][13]~q $end
$var wire 1 o1 banco_registers|Mux82~2_combout $end
$var wire 1 p1 banco_registers|registers[29][13]~q $end
$var wire 1 q1 banco_registers|Mux82~1_combout $end
$var wire 1 r1 banco_registers|Mux82~3_combout $end
$var wire 1 s1 banco_registers|Mux82~5_combout $end
$var wire 1 t1 banco_registers|registers[0][13]~q $end
$var wire 1 u1 banco_registers|registers[1][13]~q $end
$var wire 1 v1 banco_registers|Mux82~6_combout $end
$var wire 1 w1 banco_registers|registers[2][13]~q $end
$var wire 1 x1 banco_registers|registers[3][13]~q $end
$var wire 1 y1 banco_registers|Mux82~7_combout $end
$var wire 1 z1 banco_registers|Mux82~8_combout $end
$var wire 1 {1 banco_registers|Mux82~9_combout $end
$var wire 1 |1 banco_registers|registers[2][14]~q $end
$var wire 1 }1 banco_registers|registers[0][14]~q $end
$var wire 1 ~1 banco_registers|Mux81~6_combout $end
$var wire 1 !2 banco_registers|registers[1][14]~q $end
$var wire 1 "2 banco_registers|registers[3][14]~q $end
$var wire 1 #2 banco_registers|Mux81~7_combout $end
$var wire 1 $2 banco_registers|Mux81~8_combout $end
$var wire 1 %2 banco_registers|registers[29][14]~q $end
$var wire 1 &2 banco_registers|Mux81~0_combout $end
$var wire 1 '2 banco_registers|registers[28][14]~q $end
$var wire 1 (2 banco_registers|Mux81~2_combout $end
$var wire 1 )2 banco_registers|registers[30][14]~q $end
$var wire 1 *2 banco_registers|Mux81~1_combout $end
$var wire 1 +2 banco_registers|Mux81~3_combout $end
$var wire 1 ,2 banco_registers|registers[31][14]~q $end
$var wire 1 -2 banco_registers|Mux81~4_combout $end
$var wire 1 .2 banco_registers|Mux81~5_combout $end
$var wire 1 /2 banco_registers|Mux81~9_combout $end
$var wire 1 02 banco_registers|registers[0][15]~q $end
$var wire 1 12 banco_registers|registers[1][15]~feeder_combout $end
$var wire 1 22 banco_registers|registers[1][15]~q $end
$var wire 1 32 banco_registers|Mux80~6_combout $end
$var wire 1 42 banco_registers|registers[2][15]~q $end
$var wire 1 52 banco_registers|registers[3][15]~q $end
$var wire 1 62 banco_registers|Mux80~7_combout $end
$var wire 1 72 banco_registers|Mux80~8_combout $end
$var wire 1 82 banco_registers|registers[29][15]~q $end
$var wire 1 92 banco_registers|Mux80~1_combout $end
$var wire 1 :2 banco_registers|registers[28][15]~q $end
$var wire 1 ;2 banco_registers|Mux80~2_combout $end
$var wire 1 <2 banco_registers|Mux80~3_combout $end
$var wire 1 =2 banco_registers|registers[31][15]~q $end
$var wire 1 >2 banco_registers|Mux80~4_combout $end
$var wire 1 ?2 banco_registers|registers[30][15]~q $end
$var wire 1 @2 banco_registers|Mux80~0_combout $end
$var wire 1 A2 banco_registers|Mux80~5_combout $end
$var wire 1 B2 banco_registers|Mux80~9_combout $end
$var wire 1 C2 banco_registers|registers[2][16]~q $end
$var wire 1 D2 banco_registers|registers[0][16]~q $end
$var wire 1 E2 banco_registers|Mux79~6_combout $end
$var wire 1 F2 banco_registers|registers[3][16]~q $end
$var wire 1 G2 banco_registers|registers[1][16]~q $end
$var wire 1 H2 banco_registers|Mux79~7_combout $end
$var wire 1 I2 banco_registers|Mux79~8_combout $end
$var wire 1 J2 banco_registers|registers[31][16]~q $end
$var wire 1 K2 banco_registers|Mux79~4_combout $end
$var wire 1 L2 banco_registers|registers[28][16]~q $end
$var wire 1 M2 banco_registers|Mux79~2_combout $end
$var wire 1 N2 banco_registers|registers[30][16]~q $end
$var wire 1 O2 banco_registers|Mux79~1_combout $end
$var wire 1 P2 banco_registers|Mux79~3_combout $end
$var wire 1 Q2 banco_registers|registers[29][16]~q $end
$var wire 1 R2 banco_registers|Mux79~0_combout $end
$var wire 1 S2 banco_registers|Mux79~5_combout $end
$var wire 1 T2 banco_registers|Mux79~9_combout $end
$var wire 1 U2 banco_registers|registers[3][17]~q $end
$var wire 1 V2 banco_registers|registers[2][17]~q $end
$var wire 1 W2 banco_registers|registers[0][17]~q $end
$var wire 1 X2 banco_registers|registers[1][17]~q $end
$var wire 1 Y2 banco_registers|Mux78~6_combout $end
$var wire 1 Z2 banco_registers|Mux78~7_combout $end
$var wire 1 [2 banco_registers|Mux78~8_combout $end
$var wire 1 \2 banco_registers|registers[30][17]~q $end
$var wire 1 ]2 banco_registers|Mux78~0_combout $end
$var wire 1 ^2 banco_registers|registers[31][17]~q $end
$var wire 1 _2 banco_registers|Mux78~4_combout $end
$var wire 1 `2 banco_registers|registers[29][17]~q $end
$var wire 1 a2 banco_registers|Mux78~1_combout $end
$var wire 1 b2 banco_registers|registers[28][17]~q $end
$var wire 1 c2 banco_registers|Mux78~2_combout $end
$var wire 1 d2 banco_registers|Mux78~3_combout $end
$var wire 1 e2 banco_registers|Mux78~5_combout $end
$var wire 1 f2 banco_registers|Mux78~9_combout $end
$var wire 1 g2 banco_registers|registers[29][18]~q $end
$var wire 1 h2 banco_registers|Mux77~0_combout $end
$var wire 1 i2 banco_registers|registers[28][18]~q $end
$var wire 1 j2 banco_registers|Mux77~2_combout $end
$var wire 1 k2 banco_registers|registers[30][18]~q $end
$var wire 1 l2 banco_registers|Mux77~1_combout $end
$var wire 1 m2 banco_registers|Mux77~3_combout $end
$var wire 1 n2 banco_registers|registers[31][18]~q $end
$var wire 1 o2 banco_registers|Mux77~4_combout $end
$var wire 1 p2 banco_registers|Mux77~5_combout $end
$var wire 1 q2 banco_registers|registers[0][18]~q $end
$var wire 1 r2 banco_registers|registers[2][18]~q $end
$var wire 1 s2 banco_registers|Mux77~6_combout $end
$var wire 1 t2 banco_registers|registers[1][18]~q $end
$var wire 1 u2 banco_registers|registers[3][18]~q $end
$var wire 1 v2 banco_registers|Mux77~7_combout $end
$var wire 1 w2 banco_registers|Mux77~8_combout $end
$var wire 1 x2 banco_registers|Mux77~9_combout $end
$var wire 1 y2 banco_registers|registers[3][19]~q $end
$var wire 1 z2 banco_registers|registers[1][19]~q $end
$var wire 1 {2 banco_registers|registers[0][19]~q $end
$var wire 1 |2 banco_registers|Mux76~6_combout $end
$var wire 1 }2 banco_registers|registers[2][19]~q $end
$var wire 1 ~2 banco_registers|Mux76~7_combout $end
$var wire 1 !3 banco_registers|Mux76~8_combout $end
$var wire 1 "3 banco_registers|registers[28][19]~q $end
$var wire 1 #3 banco_registers|Mux76~2_combout $end
$var wire 1 $3 banco_registers|registers[29][19]~q $end
$var wire 1 %3 banco_registers|Mux76~1_combout $end
$var wire 1 &3 banco_registers|Mux76~3_combout $end
$var wire 1 '3 banco_registers|registers[30][19]~q $end
$var wire 1 (3 banco_registers|Mux76~0_combout $end
$var wire 1 )3 banco_registers|registers[31][19]~q $end
$var wire 1 *3 banco_registers|Mux76~4_combout $end
$var wire 1 +3 banco_registers|Mux76~5_combout $end
$var wire 1 ,3 banco_registers|Mux76~9_combout $end
$var wire 1 -3 banco_registers|registers[3][20]~q $end
$var wire 1 .3 banco_registers|registers[2][20]~q $end
$var wire 1 /3 banco_registers|registers[0][20]~q $end
$var wire 1 03 banco_registers|Mux75~6_combout $end
$var wire 1 13 banco_registers|registers[1][20]~q $end
$var wire 1 23 banco_registers|Mux75~7_combout $end
$var wire 1 33 banco_registers|Mux75~8_combout $end
$var wire 1 43 banco_registers|registers[29][20]~q $end
$var wire 1 53 banco_registers|Mux75~0_combout $end
$var wire 1 63 banco_registers|registers[31][20]~q $end
$var wire 1 73 banco_registers|Mux75~4_combout $end
$var wire 1 83 banco_registers|registers[30][20]~q $end
$var wire 1 93 banco_registers|Mux75~1_combout $end
$var wire 1 :3 banco_registers|registers[28][20]~q $end
$var wire 1 ;3 banco_registers|Mux75~2_combout $end
$var wire 1 <3 banco_registers|Mux75~3_combout $end
$var wire 1 =3 banco_registers|Mux75~5_combout $end
$var wire 1 >3 banco_registers|Mux75~9_combout $end
$var wire 1 ?3 banco_registers|registers[0][21]~q $end
$var wire 1 @3 banco_registers|registers[1][21]~feeder_combout $end
$var wire 1 A3 banco_registers|registers[1][21]~q $end
$var wire 1 B3 banco_registers|Mux74~6_combout $end
$var wire 1 C3 banco_registers|registers[3][21]~q $end
$var wire 1 D3 banco_registers|registers[2][21]~q $end
$var wire 1 E3 banco_registers|Mux74~7_combout $end
$var wire 1 F3 banco_registers|Mux74~8_combout $end
$var wire 1 G3 banco_registers|registers[31][21]~q $end
$var wire 1 H3 banco_registers|Mux74~4_combout $end
$var wire 1 I3 banco_registers|registers[30][21]~q $end
$var wire 1 J3 banco_registers|Mux74~0_combout $end
$var wire 1 K3 banco_registers|registers[29][21]~q $end
$var wire 1 L3 banco_registers|Mux74~1_combout $end
$var wire 1 M3 banco_registers|registers[28][21]~q $end
$var wire 1 N3 banco_registers|Mux74~2_combout $end
$var wire 1 O3 banco_registers|Mux74~3_combout $end
$var wire 1 P3 banco_registers|Mux74~5_combout $end
$var wire 1 Q3 banco_registers|Mux74~9_combout $end
$var wire 1 R3 banco_registers|registers[2][22]~q $end
$var wire 1 S3 banco_registers|registers[0][22]~q $end
$var wire 1 T3 banco_registers|Mux73~6_combout $end
$var wire 1 U3 banco_registers|registers[3][22]~q $end
$var wire 1 V3 banco_registers|registers[1][22]~q $end
$var wire 1 W3 banco_registers|Mux73~7_combout $end
$var wire 1 X3 banco_registers|Mux73~8_combout $end
$var wire 1 Y3 banco_registers|registers[29][22]~q $end
$var wire 1 Z3 banco_registers|Mux73~0_combout $end
$var wire 1 [3 banco_registers|registers[31][22]~q $end
$var wire 1 \3 banco_registers|Mux73~4_combout $end
$var wire 1 ]3 banco_registers|registers[28][22]~q $end
$var wire 1 ^3 banco_registers|Mux73~2_combout $end
$var wire 1 _3 banco_registers|registers[30][22]~q $end
$var wire 1 `3 banco_registers|Mux73~1_combout $end
$var wire 1 a3 banco_registers|Mux73~3_combout $end
$var wire 1 b3 banco_registers|Mux73~5_combout $end
$var wire 1 c3 banco_registers|Mux73~9_combout $end
$var wire 1 d3 banco_registers|registers[1][23]~feeder_combout $end
$var wire 1 e3 banco_registers|registers[1][23]~q $end
$var wire 1 f3 banco_registers|registers[0][23]~q $end
$var wire 1 g3 banco_registers|Mux72~6_combout $end
$var wire 1 h3 banco_registers|registers[2][23]~q $end
$var wire 1 i3 banco_registers|registers[3][23]~q $end
$var wire 1 j3 banco_registers|Mux72~7_combout $end
$var wire 1 k3 banco_registers|Mux72~8_combout $end
$var wire 1 l3 banco_registers|registers[29][23]~q $end
$var wire 1 m3 banco_registers|Mux72~1_combout $end
$var wire 1 n3 banco_registers|registers[28][23]~q $end
$var wire 1 o3 banco_registers|Mux72~2_combout $end
$var wire 1 p3 banco_registers|Mux72~3_combout $end
$var wire 1 q3 banco_registers|registers[31][23]~q $end
$var wire 1 r3 banco_registers|Mux72~4_combout $end
$var wire 1 s3 banco_registers|registers[30][23]~q $end
$var wire 1 t3 banco_registers|Mux72~0_combout $end
$var wire 1 u3 banco_registers|Mux72~5_combout $end
$var wire 1 v3 banco_registers|Mux72~9_combout $end
$var wire 1 w3 banco_registers|registers[31][24]~q $end
$var wire 1 x3 banco_registers|Mux71~4_combout $end
$var wire 1 y3 banco_registers|registers[28][24]~q $end
$var wire 1 z3 banco_registers|Mux71~2_combout $end
$var wire 1 {3 banco_registers|registers[30][24]~q $end
$var wire 1 |3 banco_registers|Mux71~1_combout $end
$var wire 1 }3 banco_registers|Mux71~3_combout $end
$var wire 1 ~3 banco_registers|registers[29][24]~q $end
$var wire 1 !4 banco_registers|Mux71~0_combout $end
$var wire 1 "4 banco_registers|Mux71~5_combout $end
$var wire 1 #4 banco_registers|registers[2][24]~q $end
$var wire 1 $4 banco_registers|registers[0][24]~q $end
$var wire 1 %4 banco_registers|Mux71~6_combout $end
$var wire 1 &4 banco_registers|registers[3][24]~q $end
$var wire 1 '4 banco_registers|registers[1][24]~q $end
$var wire 1 (4 banco_registers|Mux71~7_combout $end
$var wire 1 )4 banco_registers|Mux71~8_combout $end
$var wire 1 *4 banco_registers|Mux71~9_combout $end
$var wire 1 +4 banco_registers|registers[1][25]~q $end
$var wire 1 ,4 banco_registers|registers[0][25]~q $end
$var wire 1 -4 banco_registers|Mux70~6_combout $end
$var wire 1 .4 banco_registers|registers[2][25]~q $end
$var wire 1 /4 banco_registers|registers[3][25]~q $end
$var wire 1 04 banco_registers|Mux70~7_combout $end
$var wire 1 14 banco_registers|Mux70~8_combout $end
$var wire 1 24 banco_registers|registers[31][25]~q $end
$var wire 1 34 banco_registers|Mux70~4_combout $end
$var wire 1 44 banco_registers|registers[28][25]~q $end
$var wire 1 54 banco_registers|Mux70~2_combout $end
$var wire 1 64 banco_registers|registers[29][25]~q $end
$var wire 1 74 banco_registers|Mux70~1_combout $end
$var wire 1 84 banco_registers|Mux70~3_combout $end
$var wire 1 94 banco_registers|registers[30][25]~q $end
$var wire 1 :4 banco_registers|Mux70~0_combout $end
$var wire 1 ;4 banco_registers|Mux70~5_combout $end
$var wire 1 <4 banco_registers|Mux70~9_combout $end
$var wire 1 =4 banco_registers|registers[3][26]~q $end
$var wire 1 >4 banco_registers|registers[1][26]~q $end
$var wire 1 ?4 banco_registers|registers[2][26]~q $end
$var wire 1 @4 banco_registers|registers[0][26]~q $end
$var wire 1 A4 banco_registers|Mux69~6_combout $end
$var wire 1 B4 banco_registers|Mux69~7_combout $end
$var wire 1 C4 banco_registers|Mux69~8_combout $end
$var wire 1 D4 banco_registers|registers[31][26]~q $end
$var wire 1 E4 banco_registers|Mux69~4_combout $end
$var wire 1 F4 banco_registers|registers[28][26]~q $end
$var wire 1 G4 banco_registers|Mux69~2_combout $end
$var wire 1 H4 banco_registers|registers[30][26]~q $end
$var wire 1 I4 banco_registers|Mux69~1_combout $end
$var wire 1 J4 banco_registers|Mux69~3_combout $end
$var wire 1 K4 banco_registers|registers[29][26]~q $end
$var wire 1 L4 banco_registers|Mux69~0_combout $end
$var wire 1 M4 banco_registers|Mux69~5_combout $end
$var wire 1 N4 banco_registers|Mux69~9_combout $end
$var wire 1 O4 banco_registers|registers[31][27]~q $end
$var wire 1 P4 banco_registers|Mux68~4_combout $end
$var wire 1 Q4 banco_registers|registers[30][27]~q $end
$var wire 1 R4 banco_registers|Mux68~0_combout $end
$var wire 1 S4 banco_registers|registers[29][27]~q $end
$var wire 1 T4 banco_registers|Mux68~1_combout $end
$var wire 1 U4 banco_registers|registers[28][27]~q $end
$var wire 1 V4 banco_registers|Mux68~2_combout $end
$var wire 1 W4 banco_registers|Mux68~3_combout $end
$var wire 1 X4 banco_registers|Mux68~5_combout $end
$var wire 1 Y4 banco_registers|registers[1][27]~feeder_combout $end
$var wire 1 Z4 banco_registers|registers[1][27]~q $end
$var wire 1 [4 banco_registers|registers[0][27]~q $end
$var wire 1 \4 banco_registers|Mux68~6_combout $end
$var wire 1 ]4 banco_registers|registers[2][27]~q $end
$var wire 1 ^4 banco_registers|registers[3][27]~q $end
$var wire 1 _4 banco_registers|Mux68~7_combout $end
$var wire 1 `4 banco_registers|Mux68~8_combout $end
$var wire 1 a4 banco_registers|Mux68~9_combout $end
$var wire 1 b4 banco_registers|registers[3][28]~q $end
$var wire 1 c4 banco_registers|registers[1][28]~q $end
$var wire 1 d4 banco_registers|registers[0][28]~q $end
$var wire 1 e4 banco_registers|registers[2][28]~q $end
$var wire 1 f4 banco_registers|Mux67~6_combout $end
$var wire 1 g4 banco_registers|Mux67~7_combout $end
$var wire 1 h4 banco_registers|Mux67~8_combout $end
$var wire 1 i4 banco_registers|registers[31][28]~q $end
$var wire 1 j4 banco_registers|Mux67~4_combout $end
$var wire 1 k4 banco_registers|registers[29][28]~q $end
$var wire 1 l4 banco_registers|Mux67~0_combout $end
$var wire 1 m4 banco_registers|registers[30][28]~q $end
$var wire 1 n4 banco_registers|Mux67~1_combout $end
$var wire 1 o4 banco_registers|registers[28][28]~q $end
$var wire 1 p4 banco_registers|Mux67~2_combout $end
$var wire 1 q4 banco_registers|Mux67~3_combout $end
$var wire 1 r4 banco_registers|Mux67~5_combout $end
$var wire 1 s4 banco_registers|Mux67~9_combout $end
$var wire 1 t4 banco_registers|registers[1][29]~q $end
$var wire 1 u4 banco_registers|registers[0][29]~q $end
$var wire 1 v4 banco_registers|Mux66~6_combout $end
$var wire 1 w4 banco_registers|registers[2][29]~q $end
$var wire 1 x4 banco_registers|registers[3][29]~q $end
$var wire 1 y4 banco_registers|Mux66~7_combout $end
$var wire 1 z4 banco_registers|Mux66~8_combout $end
$var wire 1 {4 banco_registers|registers[31][29]~q $end
$var wire 1 |4 banco_registers|Mux66~4_combout $end
$var wire 1 }4 banco_registers|registers[29][29]~q $end
$var wire 1 ~4 banco_registers|Mux66~1_combout $end
$var wire 1 !5 banco_registers|registers[28][29]~q $end
$var wire 1 "5 banco_registers|Mux66~2_combout $end
$var wire 1 #5 banco_registers|Mux66~3_combout $end
$var wire 1 $5 banco_registers|registers[30][29]~q $end
$var wire 1 %5 banco_registers|Mux66~0_combout $end
$var wire 1 &5 banco_registers|Mux66~5_combout $end
$var wire 1 '5 banco_registers|Mux66~9_combout $end
$var wire 1 (5 banco_registers|registers[31][30]~q $end
$var wire 1 )5 banco_registers|Mux65~4_combout $end
$var wire 1 *5 banco_registers|registers[29][30]~q $end
$var wire 1 +5 banco_registers|Mux65~0_combout $end
$var wire 1 ,5 banco_registers|registers[28][30]~q $end
$var wire 1 -5 banco_registers|Mux65~2_combout $end
$var wire 1 .5 banco_registers|registers[30][30]~q $end
$var wire 1 /5 banco_registers|Mux65~1_combout $end
$var wire 1 05 banco_registers|Mux65~3_combout $end
$var wire 1 15 banco_registers|Mux65~5_combout $end
$var wire 1 25 banco_registers|registers[2][30]~q $end
$var wire 1 35 banco_registers|registers[0][30]~q $end
$var wire 1 45 banco_registers|Mux65~6_combout $end
$var wire 1 55 banco_registers|registers[1][30]~q $end
$var wire 1 65 banco_registers|registers[3][30]~q $end
$var wire 1 75 banco_registers|Mux65~7_combout $end
$var wire 1 85 banco_registers|Mux65~8_combout $end
$var wire 1 95 banco_registers|Mux65~9_combout $end
$var wire 1 :5 banco_registers|registers[1][31]~q $end
$var wire 1 ;5 banco_registers|registers[0][31]~q $end
$var wire 1 <5 banco_registers|Mux64~6_combout $end
$var wire 1 =5 banco_registers|registers[2][31]~q $end
$var wire 1 >5 banco_registers|registers[3][31]~q $end
$var wire 1 ?5 banco_registers|Mux64~7_combout $end
$var wire 1 @5 banco_registers|Mux64~8_combout $end
$var wire 1 A5 banco_registers|registers[29][31]~q $end
$var wire 1 B5 banco_registers|Mux64~1_combout $end
$var wire 1 C5 banco_registers|registers[28][31]~q $end
$var wire 1 D5 banco_registers|Mux64~2_combout $end
$var wire 1 E5 banco_registers|Mux64~3_combout $end
$var wire 1 F5 banco_registers|registers[30][31]~q $end
$var wire 1 G5 banco_registers|Mux64~0_combout $end
$var wire 1 H5 banco_registers|registers[31][31]~q $end
$var wire 1 I5 banco_registers|Mux64~4_combout $end
$var wire 1 J5 banco_registers|Mux64~5_combout $end
$var wire 1 K5 banco_registers|Mux64~9_combout $end
$var wire 1 L5 control_unit|Decoder0~4_combout $end
$var wire 1 M5 control_unit|Decoder0~4clkctrl_outclk $end
$var wire 1 N5 banco_registers|registers_rtl_1_bypass [0] $end
$var wire 1 O5 banco_registers|registers_rtl_1_bypass [1] $end
$var wire 1 P5 banco_registers|registers_rtl_1_bypass [2] $end
$var wire 1 Q5 banco_registers|registers_rtl_1_bypass [3] $end
$var wire 1 R5 banco_registers|registers_rtl_1_bypass [4] $end
$var wire 1 S5 banco_registers|registers_rtl_1_bypass [5] $end
$var wire 1 T5 banco_registers|registers_rtl_1_bypass [6] $end
$var wire 1 U5 banco_registers|registers_rtl_1_bypass [7] $end
$var wire 1 V5 banco_registers|registers_rtl_1_bypass [8] $end
$var wire 1 W5 banco_registers|registers_rtl_1_bypass [9] $end
$var wire 1 X5 banco_registers|registers_rtl_1_bypass [10] $end
$var wire 1 Y5 banco_registers|registers_rtl_1_bypass [11] $end
$var wire 1 Z5 banco_registers|registers_rtl_1_bypass [12] $end
$var wire 1 [5 banco_registers|registers_rtl_1_bypass [13] $end
$var wire 1 \5 banco_registers|registers_rtl_1_bypass [14] $end
$var wire 1 ]5 banco_registers|registers_rtl_1_bypass [15] $end
$var wire 1 ^5 banco_registers|registers_rtl_1_bypass [16] $end
$var wire 1 _5 banco_registers|registers_rtl_1_bypass [17] $end
$var wire 1 `5 banco_registers|registers_rtl_1_bypass [18] $end
$var wire 1 a5 banco_registers|registers_rtl_1_bypass [19] $end
$var wire 1 b5 banco_registers|registers_rtl_1_bypass [20] $end
$var wire 1 c5 banco_registers|registers_rtl_1_bypass [21] $end
$var wire 1 d5 banco_registers|registers_rtl_1_bypass [22] $end
$var wire 1 e5 banco_registers|registers_rtl_1_bypass [23] $end
$var wire 1 f5 banco_registers|registers_rtl_1_bypass [24] $end
$var wire 1 g5 banco_registers|registers_rtl_1_bypass [25] $end
$var wire 1 h5 banco_registers|registers_rtl_1_bypass [26] $end
$var wire 1 i5 banco_registers|registers_rtl_1_bypass [27] $end
$var wire 1 j5 banco_registers|registers_rtl_1_bypass [28] $end
$var wire 1 k5 banco_registers|registers_rtl_1_bypass [29] $end
$var wire 1 l5 banco_registers|registers_rtl_1_bypass [30] $end
$var wire 1 m5 banco_registers|registers_rtl_1_bypass [31] $end
$var wire 1 n5 banco_registers|registers_rtl_1_bypass [32] $end
$var wire 1 o5 banco_registers|registers_rtl_1_bypass [33] $end
$var wire 1 p5 banco_registers|registers_rtl_1_bypass [34] $end
$var wire 1 q5 banco_registers|registers_rtl_1_bypass [35] $end
$var wire 1 r5 banco_registers|registers_rtl_1_bypass [36] $end
$var wire 1 s5 banco_registers|registers_rtl_1_bypass [37] $end
$var wire 1 t5 banco_registers|registers_rtl_1_bypass [38] $end
$var wire 1 u5 banco_registers|registers_rtl_1_bypass [39] $end
$var wire 1 v5 banco_registers|registers_rtl_1_bypass [40] $end
$var wire 1 w5 banco_registers|registers_rtl_1_bypass [41] $end
$var wire 1 x5 banco_registers|registers_rtl_1_bypass [42] $end
$var wire 1 y5 div_freq|counter [27] $end
$var wire 1 z5 div_freq|counter [26] $end
$var wire 1 {5 div_freq|counter [25] $end
$var wire 1 |5 div_freq|counter [24] $end
$var wire 1 }5 div_freq|counter [23] $end
$var wire 1 ~5 div_freq|counter [22] $end
$var wire 1 !6 div_freq|counter [21] $end
$var wire 1 "6 div_freq|counter [20] $end
$var wire 1 #6 div_freq|counter [19] $end
$var wire 1 $6 div_freq|counter [18] $end
$var wire 1 %6 div_freq|counter [17] $end
$var wire 1 &6 div_freq|counter [16] $end
$var wire 1 '6 div_freq|counter [15] $end
$var wire 1 (6 div_freq|counter [14] $end
$var wire 1 )6 div_freq|counter [13] $end
$var wire 1 *6 div_freq|counter [12] $end
$var wire 1 +6 div_freq|counter [11] $end
$var wire 1 ,6 div_freq|counter [10] $end
$var wire 1 -6 div_freq|counter [9] $end
$var wire 1 .6 div_freq|counter [8] $end
$var wire 1 /6 div_freq|counter [7] $end
$var wire 1 06 div_freq|counter [6] $end
$var wire 1 16 div_freq|counter [5] $end
$var wire 1 26 div_freq|counter [4] $end
$var wire 1 36 div_freq|counter [3] $end
$var wire 1 46 div_freq|counter [2] $end
$var wire 1 56 div_freq|counter [1] $end
$var wire 1 66 div_freq|counter [0] $end
$var wire 1 76 Program_counter_0|PC_mais_1 [31] $end
$var wire 1 86 Program_counter_0|PC_mais_1 [30] $end
$var wire 1 96 Program_counter_0|PC_mais_1 [29] $end
$var wire 1 :6 Program_counter_0|PC_mais_1 [28] $end
$var wire 1 ;6 Program_counter_0|PC_mais_1 [27] $end
$var wire 1 <6 Program_counter_0|PC_mais_1 [26] $end
$var wire 1 =6 Program_counter_0|PC_mais_1 [25] $end
$var wire 1 >6 Program_counter_0|PC_mais_1 [24] $end
$var wire 1 ?6 Program_counter_0|PC_mais_1 [23] $end
$var wire 1 @6 Program_counter_0|PC_mais_1 [22] $end
$var wire 1 A6 Program_counter_0|PC_mais_1 [21] $end
$var wire 1 B6 Program_counter_0|PC_mais_1 [20] $end
$var wire 1 C6 Program_counter_0|PC_mais_1 [19] $end
$var wire 1 D6 Program_counter_0|PC_mais_1 [18] $end
$var wire 1 E6 Program_counter_0|PC_mais_1 [17] $end
$var wire 1 F6 Program_counter_0|PC_mais_1 [16] $end
$var wire 1 G6 Program_counter_0|PC_mais_1 [15] $end
$var wire 1 H6 Program_counter_0|PC_mais_1 [14] $end
$var wire 1 I6 Program_counter_0|PC_mais_1 [13] $end
$var wire 1 J6 Program_counter_0|PC_mais_1 [12] $end
$var wire 1 K6 Program_counter_0|PC_mais_1 [11] $end
$var wire 1 L6 Program_counter_0|PC_mais_1 [10] $end
$var wire 1 M6 Program_counter_0|PC_mais_1 [9] $end
$var wire 1 N6 Program_counter_0|PC_mais_1 [8] $end
$var wire 1 O6 Program_counter_0|PC_mais_1 [7] $end
$var wire 1 P6 Program_counter_0|PC_mais_1 [6] $end
$var wire 1 Q6 Program_counter_0|PC_mais_1 [5] $end
$var wire 1 R6 Program_counter_0|PC_mais_1 [4] $end
$var wire 1 S6 Program_counter_0|PC_mais_1 [3] $end
$var wire 1 T6 Program_counter_0|PC_mais_1 [2] $end
$var wire 1 U6 Program_counter_0|PC_mais_1 [1] $end
$var wire 1 V6 Program_counter_0|PC_mais_1 [0] $end
$var wire 1 W6 control_unit|Sinal_da_Conta [5] $end
$var wire 1 X6 control_unit|Sinal_da_Conta [4] $end
$var wire 1 Y6 control_unit|Sinal_da_Conta [3] $end
$var wire 1 Z6 control_unit|Sinal_da_Conta [2] $end
$var wire 1 [6 control_unit|Sinal_da_Conta [1] $end
$var wire 1 \6 control_unit|Sinal_da_Conta [0] $end
$var wire 1 ]6 Program_counter_0|PC [31] $end
$var wire 1 ^6 Program_counter_0|PC [30] $end
$var wire 1 _6 Program_counter_0|PC [29] $end
$var wire 1 `6 Program_counter_0|PC [28] $end
$var wire 1 a6 Program_counter_0|PC [27] $end
$var wire 1 b6 Program_counter_0|PC [26] $end
$var wire 1 c6 Program_counter_0|PC [25] $end
$var wire 1 d6 Program_counter_0|PC [24] $end
$var wire 1 e6 Program_counter_0|PC [23] $end
$var wire 1 f6 Program_counter_0|PC [22] $end
$var wire 1 g6 Program_counter_0|PC [21] $end
$var wire 1 h6 Program_counter_0|PC [20] $end
$var wire 1 i6 Program_counter_0|PC [19] $end
$var wire 1 j6 Program_counter_0|PC [18] $end
$var wire 1 k6 Program_counter_0|PC [17] $end
$var wire 1 l6 Program_counter_0|PC [16] $end
$var wire 1 m6 Program_counter_0|PC [15] $end
$var wire 1 n6 Program_counter_0|PC [14] $end
$var wire 1 o6 Program_counter_0|PC [13] $end
$var wire 1 p6 Program_counter_0|PC [12] $end
$var wire 1 q6 Program_counter_0|PC [11] $end
$var wire 1 r6 Program_counter_0|PC [10] $end
$var wire 1 s6 Program_counter_0|PC [9] $end
$var wire 1 t6 Program_counter_0|PC [8] $end
$var wire 1 u6 Program_counter_0|PC [7] $end
$var wire 1 v6 Program_counter_0|PC [6] $end
$var wire 1 w6 Program_counter_0|PC [5] $end
$var wire 1 x6 Program_counter_0|PC [4] $end
$var wire 1 y6 Program_counter_0|PC [3] $end
$var wire 1 z6 Program_counter_0|PC [2] $end
$var wire 1 {6 Program_counter_0|PC [1] $end
$var wire 1 |6 Program_counter_0|PC [0] $end
$var wire 1 }6 mem_instru|Instruction [31] $end
$var wire 1 ~6 mem_instru|Instruction [30] $end
$var wire 1 !7 mem_instru|Instruction [29] $end
$var wire 1 "7 mem_instru|Instruction [28] $end
$var wire 1 #7 mem_instru|Instruction [27] $end
$var wire 1 $7 mem_instru|Instruction [26] $end
$var wire 1 %7 mem_instru|Instruction [25] $end
$var wire 1 &7 mem_instru|Instruction [24] $end
$var wire 1 '7 mem_instru|Instruction [23] $end
$var wire 1 (7 mem_instru|Instruction [22] $end
$var wire 1 )7 mem_instru|Instruction [21] $end
$var wire 1 *7 mem_instru|Instruction [20] $end
$var wire 1 +7 mem_instru|Instruction [19] $end
$var wire 1 ,7 mem_instru|Instruction [18] $end
$var wire 1 -7 mem_instru|Instruction [17] $end
$var wire 1 .7 mem_instru|Instruction [16] $end
$var wire 1 /7 mem_instru|Instruction [15] $end
$var wire 1 07 mem_instru|Instruction [14] $end
$var wire 1 17 mem_instru|Instruction [13] $end
$var wire 1 27 mem_instru|Instruction [12] $end
$var wire 1 37 mem_instru|Instruction [11] $end
$var wire 1 47 mem_instru|Instruction [10] $end
$var wire 1 57 mem_instru|Instruction [9] $end
$var wire 1 67 mem_instru|Instruction [8] $end
$var wire 1 77 mem_instru|Instruction [7] $end
$var wire 1 87 mem_instru|Instruction [6] $end
$var wire 1 97 mem_instru|Instruction [5] $end
$var wire 1 :7 mem_instru|Instruction [4] $end
$var wire 1 ;7 mem_instru|Instruction [3] $end
$var wire 1 <7 mem_instru|Instruction [2] $end
$var wire 1 =7 mem_instru|Instruction [1] $end
$var wire 1 >7 mem_instru|Instruction [0] $end
$var wire 1 ?7 banco_registers|registers_rtl_0_bypass [0] $end
$var wire 1 @7 banco_registers|registers_rtl_0_bypass [1] $end
$var wire 1 A7 banco_registers|registers_rtl_0_bypass [2] $end
$var wire 1 B7 banco_registers|registers_rtl_0_bypass [3] $end
$var wire 1 C7 banco_registers|registers_rtl_0_bypass [4] $end
$var wire 1 D7 banco_registers|registers_rtl_0_bypass [5] $end
$var wire 1 E7 banco_registers|registers_rtl_0_bypass [6] $end
$var wire 1 F7 banco_registers|registers_rtl_0_bypass [7] $end
$var wire 1 G7 banco_registers|registers_rtl_0_bypass [8] $end
$var wire 1 H7 banco_registers|registers_rtl_0_bypass [9] $end
$var wire 1 I7 banco_registers|registers_rtl_0_bypass [10] $end
$var wire 1 J7 banco_registers|registers_rtl_0_bypass [11] $end
$var wire 1 K7 banco_registers|registers_rtl_0_bypass [12] $end
$var wire 1 L7 banco_registers|registers_rtl_0_bypass [13] $end
$var wire 1 M7 banco_registers|registers_rtl_0_bypass [14] $end
$var wire 1 N7 banco_registers|registers_rtl_0_bypass [15] $end
$var wire 1 O7 banco_registers|registers_rtl_0_bypass [16] $end
$var wire 1 P7 banco_registers|registers_rtl_0_bypass [17] $end
$var wire 1 Q7 banco_registers|registers_rtl_0_bypass [18] $end
$var wire 1 R7 banco_registers|registers_rtl_0_bypass [19] $end
$var wire 1 S7 banco_registers|registers_rtl_0_bypass [20] $end
$var wire 1 T7 banco_registers|registers_rtl_0_bypass [21] $end
$var wire 1 U7 banco_registers|registers_rtl_0_bypass [22] $end
$var wire 1 V7 banco_registers|registers_rtl_0_bypass [23] $end
$var wire 1 W7 banco_registers|registers_rtl_0_bypass [24] $end
$var wire 1 X7 banco_registers|registers_rtl_0_bypass [25] $end
$var wire 1 Y7 banco_registers|registers_rtl_0_bypass [26] $end
$var wire 1 Z7 banco_registers|registers_rtl_0_bypass [27] $end
$var wire 1 [7 banco_registers|registers_rtl_0_bypass [28] $end
$var wire 1 \7 banco_registers|registers_rtl_0_bypass [29] $end
$var wire 1 ]7 banco_registers|registers_rtl_0_bypass [30] $end
$var wire 1 ^7 banco_registers|registers_rtl_0_bypass [31] $end
$var wire 1 _7 banco_registers|registers_rtl_0_bypass [32] $end
$var wire 1 `7 banco_registers|registers_rtl_0_bypass [33] $end
$var wire 1 a7 banco_registers|registers_rtl_0_bypass [34] $end
$var wire 1 b7 banco_registers|registers_rtl_0_bypass [35] $end
$var wire 1 c7 banco_registers|registers_rtl_0_bypass [36] $end
$var wire 1 d7 banco_registers|registers_rtl_0_bypass [37] $end
$var wire 1 e7 banco_registers|registers_rtl_0_bypass [38] $end
$var wire 1 f7 banco_registers|registers_rtl_0_bypass [39] $end
$var wire 1 g7 banco_registers|registers_rtl_0_bypass [40] $end
$var wire 1 h7 banco_registers|registers_rtl_0_bypass [41] $end
$var wire 1 i7 banco_registers|registers_rtl_0_bypass [42] $end
$var wire 1 j7 out|registrador_saida [31] $end
$var wire 1 k7 out|registrador_saida [30] $end
$var wire 1 l7 out|registrador_saida [29] $end
$var wire 1 m7 out|registrador_saida [28] $end
$var wire 1 n7 out|registrador_saida [27] $end
$var wire 1 o7 out|registrador_saida [26] $end
$var wire 1 p7 out|registrador_saida [25] $end
$var wire 1 q7 out|registrador_saida [24] $end
$var wire 1 r7 out|registrador_saida [23] $end
$var wire 1 s7 out|registrador_saida [22] $end
$var wire 1 t7 out|registrador_saida [21] $end
$var wire 1 u7 out|registrador_saida [20] $end
$var wire 1 v7 out|registrador_saida [19] $end
$var wire 1 w7 out|registrador_saida [18] $end
$var wire 1 x7 out|registrador_saida [17] $end
$var wire 1 y7 out|registrador_saida [16] $end
$var wire 1 z7 out|registrador_saida [15] $end
$var wire 1 {7 out|registrador_saida [14] $end
$var wire 1 |7 out|registrador_saida [13] $end
$var wire 1 }7 out|registrador_saida [12] $end
$var wire 1 ~7 out|registrador_saida [11] $end
$var wire 1 !8 out|registrador_saida [10] $end
$var wire 1 "8 out|registrador_saida [9] $end
$var wire 1 #8 out|registrador_saida [8] $end
$var wire 1 $8 out|registrador_saida [7] $end
$var wire 1 %8 out|registrador_saida [6] $end
$var wire 1 &8 out|registrador_saida [5] $end
$var wire 1 '8 out|registrador_saida [4] $end
$var wire 1 (8 out|registrador_saida [3] $end
$var wire 1 )8 out|registrador_saida [2] $end
$var wire 1 *8 out|registrador_saida [1] $end
$var wire 1 +8 out|registrador_saida [0] $end
$var wire 1 ,8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35] $end
$var wire 1 -8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34] $end
$var wire 1 .8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33] $end
$var wire 1 /8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32] $end
$var wire 1 08 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31] $end
$var wire 1 18 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30] $end
$var wire 1 28 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29] $end
$var wire 1 38 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28] $end
$var wire 1 48 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27] $end
$var wire 1 58 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26] $end
$var wire 1 68 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25] $end
$var wire 1 78 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24] $end
$var wire 1 88 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23] $end
$var wire 1 98 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22] $end
$var wire 1 :8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21] $end
$var wire 1 ;8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20] $end
$var wire 1 <8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19] $end
$var wire 1 =8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18] $end
$var wire 1 >8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17] $end
$var wire 1 ?8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16] $end
$var wire 1 @8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 A8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 B8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 C8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 D8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 E8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 F8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 G8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 H8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 I8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 J8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 K8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 L8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 M8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 N8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 O8 banco_registers|registers_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$var wire 1 P8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35] $end
$var wire 1 Q8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34] $end
$var wire 1 R8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33] $end
$var wire 1 S8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32] $end
$var wire 1 T8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31] $end
$var wire 1 U8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30] $end
$var wire 1 V8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29] $end
$var wire 1 W8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28] $end
$var wire 1 X8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27] $end
$var wire 1 Y8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26] $end
$var wire 1 Z8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25] $end
$var wire 1 [8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24] $end
$var wire 1 \8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23] $end
$var wire 1 ]8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22] $end
$var wire 1 ^8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21] $end
$var wire 1 _8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20] $end
$var wire 1 `8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19] $end
$var wire 1 a8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18] $end
$var wire 1 b8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17] $end
$var wire 1 c8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16] $end
$var wire 1 d8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 e8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 f8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 g8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 h8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 i8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 j8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 k8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 l8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 m8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 n8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 o8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 p8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 q8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 r8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 s8 banco_registers|registers_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$var wire 1 t8 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35] $end
$var wire 1 u8 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34] $end
$var wire 1 v8 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33] $end
$var wire 1 w8 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32] $end
$var wire 1 x8 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31] $end
$var wire 1 y8 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30] $end
$var wire 1 z8 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29] $end
$var wire 1 {8 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28] $end
$var wire 1 |8 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27] $end
$var wire 1 }8 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26] $end
$var wire 1 ~8 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25] $end
$var wire 1 !9 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24] $end
$var wire 1 "9 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23] $end
$var wire 1 #9 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22] $end
$var wire 1 $9 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21] $end
$var wire 1 %9 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20] $end
$var wire 1 &9 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19] $end
$var wire 1 '9 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18] $end
$var wire 1 (9 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17] $end
$var wire 1 )9 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16] $end
$var wire 1 *9 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15] $end
$var wire 1 +9 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14] $end
$var wire 1 ,9 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13] $end
$var wire 1 -9 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12] $end
$var wire 1 .9 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11] $end
$var wire 1 /9 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10] $end
$var wire 1 09 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9] $end
$var wire 1 19 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8] $end
$var wire 1 29 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7] $end
$var wire 1 39 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6] $end
$var wire 1 49 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5] $end
$var wire 1 59 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4] $end
$var wire 1 69 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3] $end
$var wire 1 79 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2] $end
$var wire 1 89 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1] $end
$var wire 1 99 Mem_dados|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
b101010 #
1$
0%
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0F
0G
0H
1h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0i
0+!
0*!
0)!
0(!
0'!
0&!
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
1,!
1-!
0M!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0O!
0N!
0n!
00"
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
0}!
0|!
0{!
0z!
0y!
0x!
0w!
0v!
0u!
0t!
0s!
0r!
0q!
0p!
0o!
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
04"
03"
02"
01"
0Q"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
xS#
xR#
xQ#
xP#
xO#
xN#
xM#
xL#
xK#
xJ#
xI#
xH#
xG#
xF#
xE#
xD#
xC#
xB#
xA#
x@#
x?#
x>#
x=#
x<#
x;#
x:#
x9#
x8#
x7#
x6#
x5#
x4#
0T#
0U#
0V#
1W#
xX#
1Y#
1Z#
1[#
1\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
0;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
00%
01%
02%
03%
04%
05%
06%
07%
08%
09%
0:%
0;%
0<%
0=%
0>%
0?%
0@%
0A%
0B%
0C%
0D%
0E%
0F%
0G%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
0X%
0Y%
0Z%
0[%
0\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
0g%
0h%
0i%
0j%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
0r%
0s%
0t%
0u%
0v%
0w%
0x%
0y%
0z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
0(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
0O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
0\&
0]&
0^&
0_&
0`&
0a&
0b&
1c&
1d&
0e&
1f&
0g&
0h&
0i&
0j&
0k&
0l&
0m&
xn&
xo&
xp&
xq&
xr&
xs&
xt&
xu&
xv&
xw&
xx&
xy&
xz&
x{&
x|&
x}&
x~&
x!'
x"'
x#'
x$'
x%'
x&'
x''
x('
x)'
x*'
x+'
x,'
x-'
x.'
x/'
00'
11'
02'
03'
04'
05'
06'
17'
08'
09'
0:'
0;'
0<'
1='
0>'
1?'
0@'
0A'
0B'
0C'
1D'
0E'
0F'
0G'
0H'
0I'
0J'
0K'
0L'
0M'
1N'
0O'
0P'
0Q'
1R'
0S'
0T'
0U'
1V'
0W'
0X'
1Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
1b'
1c'
0d'
0e'
0f'
0g'
0h'
1i'
0j'
0k'
1l'
1m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
0z'
0{'
0|'
0}'
0~'
0!(
0"(
0#(
0$(
0%(
0&(
0'(
0((
0)(
0*(
0+(
0,(
0-(
0.(
0/(
00(
01(
02(
03(
04(
05(
16(
07(
08(
09(
0:(
0;(
0<(
0=(
0>(
0?(
0@(
0A(
0B(
0C(
0D(
0E(
0F(
0G(
0H(
0I(
0J(
0K(
0L(
0M(
0N(
0O(
0P(
0Q(
0R(
0S(
0T(
0U(
1V(
0W(
1X(
0Y(
1Z(
0[(
1\(
0](
0^(
1_(
0`(
1a(
0b(
1c(
0d(
1e(
0f(
1g(
0h(
0i(
0j(
0k(
0l(
0m(
0n(
0o(
0p(
0q(
0r(
1s(
0t(
0u(
0v(
0w(
0x(
0y(
0z(
0{(
0|(
0}(
0~(
0!)
0")
0#)
1$)
0%)
1&)
0')
0()
1))
0*)
0+)
0,)
0-)
0.)
0/)
00)
01)
02)
03)
04)
05)
06)
07)
18)
09)
0:)
0;)
0<)
0=)
0>)
0?)
0@)
0A)
0B)
0C)
0D)
0E)
0F)
0G)
0H)
0I)
0J)
1K)
0L)
0M)
0N)
0O)
0P)
0Q)
0R)
0S)
0T)
0U)
0V)
0W)
0X)
0Y)
0Z)
0[)
0\)
0])
0^)
0_)
0`)
0a)
1b)
0c)
0d)
0e)
0f)
0g)
0h)
0i)
0j)
0k)
0l)
0m)
0n)
1o)
0p)
0q)
0r)
0s)
0t)
0u)
0v)
0w)
0x)
1y)
0z)
0{)
0|)
0})
0~)
0!*
0"*
0#*
0$*
0%*
0&*
1'*
0(*
0)*
0**
0+*
0,*
0-*
0.*
0/*
00*
01*
02*
03*
04*
05*
06*
07*
08*
09*
0:*
0;*
0<*
0=*
0>*
0?*
0@*
0A*
0B*
1C*
0D*
0E*
0F*
0G*
0H*
0I*
1J*
0K*
0L*
0M*
0N*
0O*
0P*
0Q*
0R*
0S*
0T*
0U*
1V*
0W*
0X*
0Y*
0Z*
0[*
0\*
0]*
1^*
0_*
0`*
0a*
0b*
0c*
0d*
0e*
0f*
0g*
0h*
0i*
0j*
0k*
0l*
1m*
0n*
0o*
0p*
0q*
0r*
0s*
0t*
0u*
0v*
1w*
0x*
0y*
0z*
0{*
0|*
0}*
0~*
0!+
0"+
0#+
0$+
1%+
0&+
0'+
0(+
0)+
0*+
0++
0,+
0-+
0.+
0/+
00+
01+
02+
03+
14+
05+
06+
07+
08+
09+
0:+
0;+
0<+
0=+
0>+
0?+
1@+
0A+
0B+
0C+
1D+
0E+
0F+
0G+
0H+
0I+
0J+
0K+
0L+
0M+
0N+
0O+
0P+
0Q+
0R+
0S+
0T+
0U+
0V+
0W+
0X+
0Y+
1Z+
0[+
0\+
0]+
0^+
0_+
0`+
0a+
0b+
0c+
0d+
0e+
0f+
0g+
0h+
0i+
0j+
0k+
0l+
0m+
0n+
0o+
0p+
0q+
0r+
0s+
0t+
1u+
0v+
0w+
0x+
0y+
0z+
0{+
0|+
0}+
0~+
0!,
0",
0#,
0$,
0%,
0&,
0',
0(,
0),
0*,
0+,
0,,
0-,
0.,
0/,
00,
01,
02,
03,
04,
15,
06,
07,
08,
09,
0:,
0;,
0<,
0=,
0>,
0?,
0@,
0A,
0B,
0C,
0D,
0E,
0F,
0G,
0H,
0I,
0J,
0K,
0L,
1M,
1N,
1O,
0P,
1Q,
1R,
1S,
1T,
1U,
1V,
1W,
1X,
0Y,
0Z,
0[,
0\,
0],
0^,
0_,
0`,
1a,
0b,
1c,
0d,
0e,
1f,
0g,
0h,
0i,
1j,
0k,
0l,
0m,
1n,
0o,
0p,
0q,
1r,
0s,
0t,
0u,
1v,
0w,
0x,
0y,
1z,
0{,
0|,
0},
1~,
0!-
0"-
0#-
1$-
0%-
0&-
0'-
1(-
0)-
0*-
0+-
1,-
0--
0.-
0/-
10-
01-
02-
03-
04-
05-
16-
07-
08-
09-
1:-
0;-
0<-
0=-
0>-
0?-
0@-
0A-
0B-
0C-
0D-
1E-
0F-
0G-
0H-
1I-
1J-
0K-
0L-
0M-
0N-
0O-
1P-
0Q-
0R-
0S-
0T-
0U-
1V-
0W-
0X-
0Y-
0Z-
0[-
1\-
0]-
0^-
0_-
0`-
0a-
1b-
0c-
0d-
0e-
0f-
0g-
1h-
0i-
0j-
0k-
0l-
0m-
1n-
0o-
0p-
0q-
0r-
0s-
1t-
0u-
0v-
0w-
0x-
0y-
1z-
0{-
0|-
0}-
0~-
0!.
1".
0#.
0$.
0%.
0&.
0'.
1(.
0).
0*.
0+.
0,.
0-.
1..
0/.
00.
01.
02.
03.
04.
05.
06.
07.
08.
09.
0:.
0;.
0<.
0=.
0>.
0?.
0@.
0A.
0B.
0C.
1D.
1E.
0F.
0G.
0H.
0I.
0J.
0K.
0L.
0M.
0N.
0O.
0P.
0Q.
0R.
0S.
0T.
0U.
0V.
0W.
0X.
0Y.
0Z.
0[.
0\.
0].
0^.
0_.
0`.
0a.
0b.
0c.
0d.
0e.
0f.
0g.
0h.
0i.
0j.
0k.
0l.
0m.
0n.
0o.
0p.
0q.
0r.
0s.
0t.
0u.
0v.
0w.
0x.
0y.
0z.
0{.
0|.
0}.
0~.
0!/
0"/
0#/
0$/
0%/
0&/
0'/
0(/
0)/
0*/
0+/
0,/
0-/
0./
0//
00/
01/
02/
03/
04/
05/
06/
07/
08/
09/
0:/
0;/
0</
0=/
0>/
0?/
0@/
0A/
0B/
0C/
0D/
0E/
0F/
0G/
0H/
0I/
0J/
0K/
0L/
0M/
0N/
0O/
0P/
0Q/
0R/
0S/
0T/
0U/
0V/
0W/
0X/
0Y/
0Z/
0[/
0\/
0]/
0^/
0_/
0`/
0a/
0b/
0c/
0d/
0e/
0f/
0g/
0h/
0i/
0j/
0k/
0l/
0m/
0n/
0o/
0p/
0q/
0r/
0s/
0t/
0u/
0v/
0w/
0x/
0y/
0z/
0{/
0|/
0}/
0~/
0!0
0"0
0#0
0$0
0%0
0&0
0'0
0(0
0)0
0*0
0+0
0,0
0-0
0.0
0/0
000
010
020
030
040
050
060
070
080
090
0:0
0;0
0<0
0=0
0>0
0?0
0@0
0A0
0B0
0C0
0D0
0E0
0F0
0G0
0H0
0I0
0J0
0K0
0L0
0M0
0N0
0O0
0P0
0Q0
0R0
0S0
0T0
0U0
0V0
0W0
0X0
0Y0
0Z0
0[0
0\0
0]0
0^0
0_0
0`0
0a0
0b0
0c0
0d0
0e0
0f0
0g0
0h0
0i0
0j0
0k0
0l0
0m0
0n0
0o0
0p0
0q0
0r0
0s0
0t0
0u0
0v0
0w0
0x0
0y0
0z0
0{0
0|0
0}0
0~0
0!1
0"1
0#1
0$1
0%1
0&1
0'1
0(1
0)1
0*1
0+1
0,1
0-1
0.1
0/1
001
011
021
031
041
051
061
071
081
091
0:1
0;1
0<1
0=1
0>1
0?1
0@1
0A1
0B1
0C1
0D1
0E1
0F1
0G1
0H1
0I1
0J1
0K1
0L1
0M1
0N1
0O1
0P1
0Q1
0R1
0S1
0T1
0U1
0V1
0W1
0X1
0Y1
0Z1
0[1
0\1
0]1
0^1
0_1
0`1
0a1
0b1
0c1
0d1
0e1
0f1
0g1
0h1
0i1
0j1
0k1
0l1
0m1
0n1
0o1
0p1
0q1
0r1
0s1
0t1
0u1
0v1
0w1
0x1
0y1
0z1
0{1
0|1
0}1
0~1
0!2
0"2
0#2
0$2
0%2
0&2
0'2
0(2
0)2
0*2
0+2
0,2
0-2
0.2
0/2
002
012
022
032
042
052
062
072
082
092
0:2
0;2
0<2
0=2
0>2
0?2
0@2
0A2
0B2
0C2
0D2
0E2
0F2
0G2
0H2
0I2
0J2
0K2
0L2
0M2
0N2
0O2
0P2
0Q2
0R2
0S2
0T2
0U2
0V2
0W2
0X2
0Y2
0Z2
0[2
0\2
0]2
0^2
0_2
0`2
0a2
0b2
0c2
0d2
0e2
0f2
0g2
0h2
0i2
0j2
0k2
0l2
0m2
0n2
0o2
0p2
0q2
0r2
0s2
0t2
0u2
0v2
0w2
0x2
0y2
0z2
0{2
0|2
0}2
0~2
0!3
0"3
0#3
0$3
0%3
0&3
0'3
0(3
0)3
0*3
0+3
0,3
0-3
0.3
0/3
003
013
023
033
043
053
063
073
083
093
0:3
0;3
0<3
0=3
0>3
0?3
0@3
0A3
0B3
0C3
0D3
0E3
0F3
0G3
0H3
0I3
0J3
0K3
0L3
0M3
0N3
0O3
0P3
0Q3
0R3
0S3
0T3
0U3
0V3
0W3
0X3
0Y3
0Z3
0[3
0\3
0]3
0^3
0_3
0`3
0a3
0b3
0c3
0d3
0e3
0f3
0g3
0h3
0i3
0j3
0k3
0l3
0m3
0n3
0o3
0p3
0q3
0r3
0s3
0t3
0u3
0v3
0w3
0x3
0y3
0z3
0{3
0|3
0}3
0~3
0!4
0"4
0#4
0$4
0%4
0&4
0'4
0(4
0)4
0*4
0+4
0,4
0-4
0.4
0/4
004
014
024
034
044
054
064
074
084
094
0:4
0;4
0<4
0=4
0>4
0?4
0@4
0A4
0B4
0C4
0D4
0E4
0F4
0G4
0H4
0I4
0J4
0K4
0L4
0M4
0N4
0O4
0P4
0Q4
0R4
0S4
0T4
0U4
0V4
0W4
0X4
0Y4
0Z4
0[4
0\4
0]4
0^4
0_4
0`4
0a4
0b4
0c4
0d4
0e4
0f4
0g4
0h4
0i4
0j4
0k4
0l4
0m4
0n4
0o4
0p4
0q4
0r4
0s4
0t4
0u4
0v4
0w4
0x4
0y4
0z4
0{4
0|4
0}4
0~4
0!5
0"5
0#5
0$5
0%5
0&5
0'5
0(5
0)5
0*5
0+5
0,5
0-5
0.5
0/5
005
015
025
035
045
055
065
075
085
095
0:5
0;5
0<5
0=5
0>5
0?5
0@5
0A5
0B5
0C5
0D5
0E5
0F5
0G5
0H5
0I5
0J5
0K5
0L5
0M5
0x5
0w5
0v5
0u5
0t5
0s5
0r5
0q5
0p5
0o5
0n5
0m5
0l5
0k5
0j5
0i5
0h5
0g5
0f5
0e5
0d5
0c5
0b5
0a5
0`5
0_5
0^5
0]5
0\5
0[5
0Z5
0Y5
0X5
0W5
0V5
0U5
0T5
0S5
0R5
0Q5
0P5
0O5
0N5
066
056
046
036
026
016
006
0/6
0.6
0-6
0,6
0+6
0*6
0)6
0(6
0'6
0&6
0%6
0$6
0#6
0"6
0!6
0~5
0}5
0|5
0{5
0z5
0y5
0V6
0U6
0T6
0S6
0R6
0Q6
0P6
0O6
0N6
0M6
0L6
0K6
0J6
0I6
0H6
0G6
0F6
0E6
0D6
0C6
0B6
0A6
0@6
0?6
0>6
0=6
0<6
0;6
0:6
096
086
076
z\6
z[6
xZ6
zY6
zX6
zW6
z|6
0{6
0z6
0y6
0x6
0w6
0v6
0u6
0t6
0s6
0r6
0q6
0p6
0o6
0n6
0m6
0l6
0k6
0j6
0i6
0h6
0g6
0f6
0e6
0d6
0c6
0b6
0a6
0`6
0_6
0^6
0]6
0>7
0=7
z<7
z;7
z:7
z97
z87
077
z67
z57
z47
z37
z27
z17
z07
z/7
0.7
0-7
0,7
z+7
z*7
0)7
0(7
0'7
0&7
0%7
0$7
0#7
0"7
0!7
z~6
z}6
0i7
0h7
0g7
0f7
0e7
0d7
0c7
0b7
0a7
0`7
0_7
0^7
0]7
0\7
0[7
0Z7
0Y7
0X7
0W7
0V7
0U7
0T7
0S7
0R7
0Q7
0P7
0O7
0N7
0M7
0L7
0K7
0J7
0I7
0H7
0G7
0F7
0E7
0D7
0C7
0B7
0A7
0@7
0?7
x+8
x*8
x)8
x(8
x'8
x&8
x%8
x$8
x#8
x"8
x!8
x~7
x}7
x|7
x{7
xz7
xy7
xx7
xw7
xv7
xu7
xt7
xs7
xr7
xq7
xp7
xo7
xn7
xm7
xl7
xk7
xj7
0O8
0N8
0M8
0L8
0K8
0J8
0I8
0H8
0G8
0F8
0E8
0D8
0C8
0B8
0A8
0@8
0?8
0>8
0=8
0<8
0;8
0:8
098
088
078
068
058
048
038
028
018
008
0/8
0.8
0-8
0,8
0s8
0r8
0q8
0p8
0o8
0n8
0m8
0l8
0k8
0j8
0i8
0h8
0g8
0f8
0e8
0d8
0c8
0b8
0a8
0`8
0_8
0^8
0]8
0\8
0[8
0Z8
0Y8
0X8
0W8
0V8
0U8
0T8
0S8
0R8
0Q8
0P8
099
089
079
069
059
049
039
029
019
009
0/9
0.9
0-9
0,9
0+9
0*9
0)9
0(9
0'9
0&9
0%9
0$9
0#9
0"9
0!9
0~8
0}8
0|8
0{8
0z8
0y8
0x8
0w8
0v8
0u8
0t8
$end
#5000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1V6
1A7
1?7
1I7
1E7
1G7
1N5
1$7
1.7
1,7
177
1%$
10$
11$
12$
1.$
18$
0\#
1`,
1X'
1Q'
1H'
1B'
1@'
1<'
0m'
0i'
1W'
0h
16"
1@"
1<"
1="
1>"
1I"
1o'
0N'
0c&
0f&
1e&
1C'
1d'
1J+
1,/
1T.
xP'
0Z6
1%
0$
0,!
0a,
0Y'
0R'
1I'
0I-
1A'
0='
1Z'
1S'
1f(
1K+
1L+
0P'
1H0
180
110
1t/
1o/
1P/
1I/
1D/
1!/
1w.
1^.
0D.
1j.
0E.
1Z,
0g(
10*
1_.
0j.
1M+
1E$
1q(
1h(
0R,
1>
18*
1e$
0$)
1r(
0U,
1)"
1:*
1'%
1%)
1V)
1,#
0&)
1A)
16)
1')
0K)
17)
1d)
1L)
0o)
1e)
1{)
1p)
0'*
1|)
1A*
1(*
0J*
1B*
1`*
1K*
0m*
1a*
1u*
1n*
0%+
1v*
12+
1&+
0@+
13+
1A+
1J,
0Z+
1B+
1s+
1[+
05,
1t+
16,
#10000
0!
0f'
0g'
#15000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#20000
0!
0f'
0g'
#25000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1d0
0V6
1U6
1b7
1q5
1@7
0A7
1H7
0I7
1F7
0E7
1D7
0G7
1U5
1S5
1O5
1W5
0$7
0.7
0,7
1!7
1>7
077
0%$
1|#
1;$
00$
01$
02$
0.$
08$
1\#
0`,
0X'
0Q'
0H'
0B'
0@'
0<'
0c'
0b'
0W'
0T.
0,/
1T(
0J+
1h
06"
0@"
0<"
0="
0>"
13"
1P"
0I"
1[,
1E(
1P,
0o'
0V'
0Z'
0S'
0d&
0e&
1g&
1G%
0C'
0d'
0_(
1=,
1>,
0f(
0D'
0T(
0^.
0H0
190
080
130
010
1w/
0t/
1q/
0o/
1T/
0P/
1L/
0I/
0D/
1"/
0!/
1x.
0w.
1p.
0_.
1F!
1i
0%
0-!
1a,
1Y'
1R'
0I'
1I-
0A'
1='
0Z,
1I0
1V/
1$&
1'&
1D'
1`(
1/,
1g(
00*
1_(
0=,
0>,
0p.
090
030
1x/
0w/
0q/
0T/
0L/
1#/
0"/
0x.
1&!
1)!
1Z,
0E(
1?,
1^,
0I0
0V/
0$&
0'&
1>$
0G%
0a(
1&,
0q(
0h(
0`(
0/,
0x/
1$/
0#/
0K+
0L+
0T,
0F!
1E
0&!
0)!
0^,
0?,
1+0
1A,
1^$
1&&
0>$
1b(
1{+
1$)
0r(
1a(
0&,
0$/
1T,
0E
1'!
10"
0+0
16/
0M+
0A,
1C,
1~$
0^$
0E$
1#&
0&&
0c(
1m+
0%)
0V)
0b(
0{+
1R,
0'!
1*!
0>
00"
13#
06/
08*
0C,
1U.
1G.
0~$
0e$
0#&
1d(
1c+
1&)
0A)
1c(
0m+
1U,
0*!
0)"
03#
0:*
0U.
0G.
0'%
0e(
1S+
06)
0')
0d(
0c+
1Y,
0,#
1f(
1K+
1K)
07)
1e(
0S+
1B'
0[,
0g(
10*
0d)
0L)
0f(
0K+
1C'
0I-
0Z,
1q(
1h(
1o)
0e)
1g(
00*
1Z,
0$)
1r(
0{)
0p)
0q(
0h(
1%)
1V)
1'*
0|)
1$)
0r(
0&)
1A)
0A*
0(*
0%)
0V)
16)
1')
1J*
0B*
1&)
0A)
0K)
17)
0`*
0K*
06)
0')
1d)
1L)
1m*
0a*
1K)
07)
0o)
1e)
0u*
0n*
0d)
0L)
1{)
1p)
1%+
0v*
1o)
0e)
0'*
1|)
02+
0&+
0{)
0p)
1A*
1(*
1@+
03+
1'*
0|)
0J*
1B*
0A+
0J,
0A*
0(*
1`*
1K*
1Z+
0B+
1J*
0B*
0m*
1a*
0s+
0[+
0`*
0K*
1u*
1n*
15,
0t+
1m*
0a*
0%+
1v*
06,
0u*
0n*
12+
1&+
1%+
0v*
0@+
13+
02+
0&+
1A+
1J,
1@+
03+
0Z+
1B+
0A+
0J,
1s+
1[+
1Z+
0B+
05,
1t+
0s+
0[+
16,
15,
0t+
06,
#30000
0!
0f'
0g'
#35000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#40000
0!
0f'
0g'
#45000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
0b7
0q5
0@7
1A7
0?7
0H7
1I7
0F7
1E7
0D7
1G7
0U5
0S5
0O5
0N5
0W5
1$7
1.7
1,7
0!7
0>7
177
1%$
0|#
0;$
10$
11$
12$
1.$
18$
1c'
1b'
1T.
1e0
1,/
0B'
16"
1@"
1<"
1="
1>"
03"
0P"
1I"
0P,
1o'
1V'
1Z'
1S'
1>'
1d&
1e&
0g&
1f0
0C'
0Y,
1J+
1^.
1H0
180
110
1t/
1o/
1P/
1I/
1D/
1!/
1w.
0i
1%
1-!
1I-
1;'
1k0
1f(
1K+
1L+
1_.
0Z,
1[,
0>'
0g(
10*
1l0
1M+
1Z,
0;'
1E$
1)&
1q(
1h(
0R,
1$!
1>
18*
1e$
0$)
1r(
0U,
1)"
1:*
1'%
1%)
1V)
1,#
0&)
1A)
16)
1')
0K)
17)
1d)
1L)
0o)
1e)
1{)
1p)
0'*
1|)
1A*
1(*
0J*
1B*
1`*
1K*
0m*
1a*
1u*
1n*
0%+
1v*
12+
1&+
0@+
13+
1A+
1J,
0Z+
1B+
1s+
1[+
05,
1t+
16,
#45001
178
1H+
1I+
1<*
1g%
1f!
#50000
0!
0f'
0g'
#55000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#60000
0!
0f'
0g'
#65000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1V6
1b7
1q5
1@7
1?7
1H7
1F7
1D7
1U5
1S5
1O5
1N5
1W5
1{6
1]#
0\#
1]'
1['
1X'
1B'
1<'
1m'
1j'
1i'
0c'
0b'
1T'
0h
1g
1C'
0I+
1;*
1p'
1^'
1\'
0Y'
0I-
0='
1U'
0D'
0Z,
1^,
#70000
0!
0f'
0g'
#75000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#80000
0!
0f'
0g'
#85000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
0V6
1T6
0U6
1C7
0A7
1T5
1V5
1P5
1X5
1%7
1&7
1'7
1)7
1-7
0.7
077
0%$
0.$
1/$
13$
15$
16$
17$
1\#
1`'
0['
0B'
1@'
0m'
1c'
1b'
1W'
1E/
0T.
0J+
1h
17"
18"
19"
1;"
1?"
0@"
0I"
1_,
0[,
1_'
0Z'
0C'
1I+
0;*
0p'
1d'
0f(
0K+
0L+
1E'
1D'
0k0
0f0
1C0
1?0
1x/
1g/
1_/
1@/
1;/
1#/
1l.
1e.
0^.
1Z.
0H0
190
080
130
010
1w/
0t/
1q/
0o/
1T/
0P/
1L/
0I/
0D/
1"/
0!/
1x.
0w.
1a'
0\'
1I-
1A'
0^,
1Z,
1g(
00*
0E'
1f.
0_.
1:0
090
030
0w/
0q/
1U/
0T/
0L/
0"/
0x.
0Z,
1E(
0M+
1F'
1^,
0l0
0)&
0E$
1G%
0q(
0h(
0:0
0U/
1K+
1L+
1R,
1F!
0>
0$!
0F'
1I0
1V/
08*
0e$
1$&
1'&
1$)
0r(
1U,
1&!
1)!
0)"
0I0
0V/
1M+
0:*
0'%
1E$
0$&
0'&
0%)
0V)
0R,
0&!
0)!
1>
0,#
18*
1e$
1&)
0A)
0U,
1)"
1:*
1'%
06)
0')
1,#
1K)
07)
0d)
0L)
1o)
0e)
0{)
0p)
1'*
0|)
0A*
0(*
1J*
0B*
0`*
0K*
1m*
0a*
0u*
0n*
1%+
0v*
02+
0&+
1@+
03+
0A+
0J,
1Z+
0B+
0s+
0[+
15,
0t+
06,
#85001
078
1[8
1D(
0H+
0I+
0<*
0g%
0f!
#90000
0!
0f'
0g'
#95000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#100000
0!
0f'
0g'
#105000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1i0
1V6
1B7
0@7
1R5
1Q5
0P5
0O5
1(7
0)7
1z6
0{6
1>7
1|#
0]#
1^#
03$
14$
0\#
1j0
1`,
0`'
0]'
1['
0X'
1Q'
1J'
1B'
0@'
1m'
1L'
1T(
0h
1:"
0;"
1f
0g
1P"
1k0
1C'
1;*
1p'
0_(
1=,
1>,
0a,
0a'
0^'
1\'
1Y'
0R'
1K'
0I-
0A'
1M'
1`(
1/,
1l0
1Z,
1<*
1?,
1>$
1g%
1)&
0a(
1&,
0T,
1$!
1f!
1E
1A,
1^$
1b(
1{+
10"
1C,
1~$
0c(
1m+
13#
1U.
1G.
1d(
1c+
0e(
1S+
0K+
#105001
0[8
0D(
#110000
0!
0f'
0g'
#115000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#120000
0!
0f'
0g'
#125000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1g.
0V6
1U6
1i7
1x5
0C7
1A7
0I7
0E7
0G7
0R5
1P5
0(7
1)7
0$7
0-7
1.7
0,7
1"7
1#7
0>7
0|#
19$
1:$
00$
01$
02$
1.$
0/$
08$
13$
04$
1\#
1m.
0`,
1`'
1X'
0J'
1H'
0B'
1D,
0m'
0j'
0i'
0b'
0E/
0j0
0e0
0,/
0T(
1h
0:"
1;"
06"
0?"
1@"
0<"
0="
0>"
14"
15"
0P"
1[,
1<,
1h'
0_'
1Z'
0S'
1i&
1j&
1@%
0C'
0D,
0;*
0p'
0d'
0k0
1_(
0D'
0C0
0?0
0x/
0g/
0_/
0@/
0;/
0#/
0l.
0e.
0Z.
1H.
1G0
1@0
1h/
1b/
1C/
1=/
1$/
1|.
0f.
1a.
1M!
1G
1F
1a,
1a'
0Y'
0K'
1I'
1I-
1E,
0Z,
0A,
08*
0l0
1+0
1&&
0)&
0e$
0^$
1`%
1D'
0`(
0/,
1E'
0G0
0@0
0h/
0b/
0C/
0=/
0$/
0m.
0|.
0a.
1I.
1H0
1D/
1m!
00"
0)"
0$!
1'!
1Z,
0E,
0<*
0<,
0E(
0^,
0+0
16/
0C,
0:*
0'%
0~$
1#&
0&&
0G%
0@%
0g%
0`%
0E'
1a(
0&,
0H0
0D/
0=,
0>,
1f(
1K+
0L+
0m!
0f!
0M!
0F!
0'!
1*!
03#
0,#
1^,
1F'
06/
1I0
1V/
0U.
0G.
1$&
1'&
0#&
0b(
0{+
0g(
10*
0*!
1&!
1)!
0F'
0I0
0V/
0?,
0M+
0E$
0>$
0$&
0'&
1c(
0m+
1q(
1h(
1T,
1R,
0&!
0)!
0E
0>
0d(
0c+
0$)
1r(
1U,
1e(
0S+
1%)
1V)
0f(
0K+
0&)
1A)
1g(
00*
16)
1')
0q(
0h(
0K)
17)
1$)
0r(
1d)
1L)
0%)
0V)
0o)
1e)
1&)
0A)
1{)
1p)
06)
0')
0'*
1|)
1K)
07)
1A*
1(*
0d)
0L)
0J*
1B*
1o)
0e)
1`*
1K*
0{)
0p)
0m*
1a*
1'*
0|)
1u*
1n*
0A*
0(*
0%+
1v*
1J*
0B*
12+
1&+
0`*
0K*
0@+
13+
1m*
0a*
1A+
1J,
0u*
0n*
0Z+
1B+
1%+
0v*
1s+
1[+
02+
0&+
05,
1t+
1@+
03+
16,
0A+
0J,
1Z+
0B+
0s+
0[+
15,
0t+
06,
#125001
1[8
1D(
1E(
1G%
1K+
1L+
1F!
1M+
1E$
0R,
1>
0U,
#130000
0!
0f'
0g'
#135000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#140000
0!
0f'
0g'
#145000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1V6
0i7
0x5
0b7
0q5
0B7
1@7
0A7
0H7
0F7
0D7
0U5
0S5
1R5
0Q5
1O5
0W5
1(7
1$7
1{6
0.7
0#7
1!7
1;$
09$
0.$
1]#
18$
14$
0\#
1\,
0`'
1]'
0['
1J'
1B'
1@'
0<'
1j'
1i'
0c'
0W'
0T'
0L'
0h
1:"
16"
1g
0@"
05"
13"
1b,
0o'
0h'
0V'
0Z'
0d&
0i&
0j&
0e&
1l&
1C'
0H.
1Q"
0%
0G
0F
0-!
1],
0a'
1^'
0\'
1K'
0I-
1A'
1='
0U'
0M'
0G-
18*
0H-
1e$
0b&
0D'
0I.
0U#
1)"
0Z,
1:*
1'%
1E'
1,#
0^,
1F'
#150000
0!
0f'
0g'
#155000
1!
1f'
1g'
0F-
066
0B-
0d,
1c,
0C-
0e,
0D-
1E-
#160000
0!
0f'
0g'
#165000
1!
1f'
1g'
1F-
166
1B-
1d,
0c,
1C-
1e,
1D-
0E-
#170000
0!
0f'
0g'
#175000
1!
1f'
1g'
0F-
066
0B-
0d,
1c,
0C-
0e,
0D-
1E-
#180000
0!
0f'
0g'
#185000
1!
1f'
1g'
1F-
166
1B-
1d,
0c,
1C-
1e,
1D-
0E-
#190000
0!
0f'
0g'
#195000
1!
1f'
1g'
0F-
066
0B-
0d,
1c,
0C-
0e,
0D-
1E-
#200000
0!
0f'
0g'
#205000
1!
1f'
1g'
1F-
166
1B-
1d,
0c,
1C-
1e,
1D-
0E-
#210000
0!
0f'
0g'
#215000
1!
1f'
1g'
0F-
066
0B-
0d,
1c,
0C-
0e,
0D-
1E-
#220000
0!
0f'
0g'
#225000
1!
1f'
1g'
1F-
166
1B-
1d,
0c,
1C-
1e,
1D-
0E-
#230000
0!
0f'
0g'
#235000
1!
1f'
1g'
0F-
066
0B-
0d,
1c,
0C-
0e,
0D-
1E-
#240000
0!
0f'
0g'
#245000
1!
1f'
1g'
1F-
166
1B-
1d,
0c,
1C-
1e,
1D-
0E-
#250000
0!
0f'
0g'
#255000
1!
1f'
1g'
0F-
066
0B-
0d,
1c,
0C-
0e,
0D-
1E-
#260000
0!
0f'
0g'
#265000
1!
1f'
1g'
1F-
166
1B-
1d,
0c,
1C-
1e,
1D-
0E-
#270000
0!
0f'
0g'
#275000
1!
1f'
1g'
0F-
066
0B-
0d,
1c,
0C-
0e,
0D-
1E-
#280000
0!
0f'
0g'
#285000
1!
1f'
1g'
1F-
166
1B-
1d,
0c,
1C-
1e,
1D-
0E-
#290000
0!
0f'
0g'
#295000
1!
1f'
1g'
0F-
066
0B-
0d,
1c,
0C-
0e,
0D-
1E-
#300000
1"
0!
10'
0f'
0g'
#305000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
0V6
0T6
0U6
1b7
1q5
1C7
0@7
0?7
0T5
0V5
0R5
0P5
0O5
0N5
0X5
1S6
0%7
0&7
0'7
0(7
0)7
1=7
1-7
0"7
1#7
1>7
177
1%$
1|#
19$
0:$
1/$
1}#
1~#
1!$
1"$
1#$
1$$
1&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
03$
04$
05$
06$
07$
1\#
0\,
1`'
0]'
0X'
0J'
0H'
0B'
0@'
1<'
0j'
1c'
1b'
1h
07"
08"
09"
0:"
0;"
1A"
1B"
1C"
1D"
1E"
1F"
1G"
1H"
1J"
1K"
1L"
1M"
1N"
1O"
1?"
04"
15"
1P"
1I"
0_,
0[,
1G'
1_'
0b,
1k'
1V'
1d&
1m&
0l&
0C'
0E'
1D'
01'
1L.
0Q"
1n!
1-!
0],
1a'
0^'
1Y'
0K'
0I'
1I-
0A'
0='
1^,
1Z,
0F'
1+,
1W*
0:*
17(
1#%
0'%
1%%
1!%
11'
1M.
12#
1.#
0,#
10#
0Z,
1F'
0^,
12'
12/
1./
1(/
1s.
1E0
1.0
1,0
02'
#305001
0[8
0D(
0E(
0G%
0K+
0L+
0F!
0M+
0E$
1R,
0>
08*
0e$
1U,
0)"
#310000
0!
0f'
0g'
#315000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#320000
0!
0f'
0g'
#325000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1>0
1[/
1~.
1V6
1h7
1u5
1d7
0b7
1w5
1f7
1s5
0q5
0C7
1B7
1A7
1?7
1R5
1Q5
1N5
1(7
0z6
0=7
0{6
0-7
1.7
0#7
0!7
1y6
0>7
077
0%$
0|#
1_#
0;$
09$
1.$
0/$
0]#
0}#
0~#
0!$
0"$
0#$
0$$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0^#
14$
0\#
1?0
1\/
1!/
0`'
1['
1J'
1B'
1j'
1W'
1T'
1L'
0h
1:"
0f
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0J"
0K"
0L"
0M"
0N"
0O"
0g
0?"
1@"
05"
03"
1e
0P"
0I"
0_'
1Z'
1o'
0k'
0m&
1e&
1@0
1C'
1d'
0?0
0\/
0L.
1H.
0!/
1%
0n!
1j/
0a'
1\'
1K'
0I-
1U'
1M'
0+,
0W*
07(
0#%
0%%
0!%
1%&
0@0
0M.
1I.
1(!
02#
0.#
00#
1Z,
1z+
1Q(
1I(
0j/
02/
0./
0(/
0s.
0E0
0.0
0,0
0%&
1E%
1A%
1C%
1{+
1|+
1/,
1.,
1c+
1d+
1J!
1L!
1H!
0(!
1}+
10,
1e+
1C$
1?$
1A$
0T,
0R,
1B
1D
1@
15(
1*,
1U*
1c$
1_$
1a$
0U,
1-"
1/"
1+"
17(
1+,
1W*
1%%
1!%
1#%
10#
12#
1.#
12/
1./
1(/
1s.
1E0
1.0
1,0
#330000
0"
0!
00'
0f'
0g'
#335000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#340000
0!
0f'
0g'
#345000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1B0
1X/
1r.
0V6
1U6
0B7
1@7
1T5
1V5
0R5
0Q5
1P5
1O5
1X5
1%7
1&7
1'7
0(7
1)7
1"7
1#7
19$
1:$
13$
04$
15$
16$
17$
1\#
1C0
1Y/
1x.
1`,
0B'
1m'
0c'
0W'
1h
17"
18"
19"
0:"
1;"
14"
15"
1[,
1e'
0V'
0d&
1h&
1G0
1\/
1#/
0C'
1,,
1X*
1L(
1p'
0d'
0D'
0H.
1H
0-!
0a,
1I-
0Z,
1H0
1$/
1D'
0I.
1j/
1Z,
1:+
1Y*
1~*
0z+
0Q(
0I(
1^,
0E%
0A%
0C%
1c%
1e%
1a%
1%&
0{+
0|+
0/,
0.,
0c+
0d+
1(!
1l!
1h!
1j!
0J!
0L!
0H!
1I0
16/
0^,
1#&
1'&
1&!
1*!
0}+
00,
0e+
0C$
0?$
0A$
1T,
1R,
0B
0D
0@
05(
0*,
0U*
0c$
0_$
0a$
1U,
0-"
0/"
0+"
07(
0+,
0W*
0%%
0!%
0#%
00#
02#
0.#
02/
0./
0(/
0s.
0E0
0.0
0,0
#345001
1[8
1D(
1E(
1G%
1K+
1L+
1F!
1M+
1E$
0R,
1>
18*
1e$
0U,
1)"
1:*
1'%
1,#
#350000
0!
0f'
0g'
#355000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#360000
0!
0f'
0g'
#365000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1V6
0h7
0u5
0d7
1b7
0w5
0f7
0s5
1q5
0?7
0N5
0$7
1{6
1]#
08$
0\#
1\,
1]'
0Q'
0J'
1H'
1B'
1@'
0<'
0,,
0X*
1;*
0L(
0j'
0T'
0h
06"
1g
1h'
0e'
1V'
1d&
0h&
1i&
1j&
1C'
0;*
0p'
1H.
1G
1F
0H
1-!
1],
1^'
1R'
0K'
1I'
0I-
1A'
1='
0:+
0Y*
1<*
0~*
0U'
08*
0e$
0c%
1g%
0e%
0a%
0D'
1I.
0l!
0h!
1f!
0j!
0)"
0Z,
0<*
0:*
0'%
0g%
0f!
0,#
1^,
#365001
158
138
118
18+
1|*
1`+
19+
1}*
1a+
1:+
1~*
1Y*
1e%
1c%
1a%
1l!
1j!
1h!
#370000
0!
0f'
0g'
#375000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#375001
189
169
149
1),
14(
1T*
1G&
1E&
1C&
1p"
1n"
1l"
1*,
15(
1U*
1c$
1a$
1_$
1/"
1-"
1+"
1+,
17(
1W*
1%%
1#%
1!%
12#
10#
1.#
12/
1./
1(/
1s.
1E0
1.0
1,0
#380000
b1010 #
b10 #
b0 #
0!
0l'
06(
0V*
0f'
0g'
#385000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
0V6
1T6
0U6
1h7
1u5
1d7
0b7
1w5
1f7
1s5
0q5
1C7
1?7
1I7
1E7
1G7
0T5
0V5
1N5
0X5
0%7
0&7
0'7
1=7
1-7
1,7
0#7
1!7
1>7
177
1%$
1|#
1;$
09$
10$
11$
12$
1/$
1}#
1~#
1!$
1"$
1#$
1$$
1&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
05$
06$
07$
1\#
0B'
0m'
0i'
1c'
1W'
1j0
1e0
1E/
1,/
1T.
1-,
1%,
1k+
1b+
1R+
1H)
15)
1!)
1~(
1p(
1M(
1C(
1<(
1r'
1T(
1J+
1h
07"
08"
09"
1A"
1B"
1C"
1D"
1E"
1F"
1G"
1H"
1J"
1K"
1L"
1M"
1N"
1O"
1?"
1<"
1="
1>"
05"
13"
1P"
1I"
1_,
0[,
1_'
1S'
1L5
0o'
0h'
0V'
1M5
0d&
0i&
0j&
0e&
1k&
0C'
1d'
1k0
1f0
1`(
1/,
1.,
0a(
1&,
1',
0c(
1m+
1l+
1d(
1c+
1d+
0e(
1S+
1T+
1N)
1d)
1L)
19)
0K)
17)
1@)
0&)
1A)
1+)
16)
1')
1t(
0$)
1r(
1b(
1{+
1|+
0g(
10*
11*
1q(
1h(
1^(
1U)
1%)
1V)
0_(
1=,
1>,
0K+
0\(
0L+
1E'
1D'
1E5
1<5
145
105
1#5
1v4
1q4
1f4
1\4
1W4
1J4
1A4
184
1-4
1%4
1}3
1p3
1g3
1a3
1T3
1O3
1B3
1<3
103
1&3
1|2
1s2
1m2
1d2
1Y2
1P2
1E2
1<2
132
1+2
1~1
1v1
1r1
1e1
1Z1
1R1
1N1
1C1
161
101
1)1
1z0
1q0
1^0
1X0
1M0
1?0
1%0
1|/
1x/
1g/
1_/
0\/
1@/
1;/
10/
1*/
1l.
1Z.
1K.
0H.
0G0
180
110
1t/
1o/
1P/
1I/
1D/
0$/
1!/
1w.
1X.
0I.
0%,
0k+
0R+
0J+
0H)
05)
0!)
0~(
0p(
0T(
0C(
0<(
0r'
1T#
0%
0G
0F
0-!
1I-
0^,
1Z,
0I0
0j/
06/
0*,
0U*
18*
05(
0j7
0k7
0l7
0m7
0n7
0o7
0p7
0q7
0r7
0s7
0t7
0u7
0v7
0w7
0x7
0y7
0z7
0{7
0|7
0}7
0~7
0!8
0"8
0#8
1$8
0%8
0&8
0'8
0(8
0)8
0*8
0+8
0n&
0o&
0p&
0q&
0r&
0s&
0t&
1u&
0v&
0w&
0x&
0y&
0z&
0{&
0|&
0}&
0~&
0!'
0"'
0#'
0$'
0%'
0&'
0''
0('
0)'
0*'
0+'
0,'
0-'
0.'
0/'
0a$
1e$
0c$
0_$
0#&
0%&
0'&
0k0
0{+
0c+
0o)
1e)
0/,
01'
0E'
1m.
0X.
0x.
0',
0l+
0T+
1\(
1L+
0N)
09)
0@)
0+)
0t(
1_(
0=,
0>,
1g(
00*
0^(
0U)
0&!
0(!
0*!
0/"
0+"
1)"
0-"
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
1L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0Z,
1z+
1Q(
1I(
0E(
1l0
10,
1(,
1n+
1e+
1U+
1O)
1:)
1B)
1,)
1u(
1}+
12*
1i(
1W)
1?,
0M+
0F'
1^,
0+,
0W*
1:*
07(
0#%
1'%
0%%
0!%
0E$
1>$
1I$
1G$
1F$
1A$
1H$
1K$
1J$
1L$
1M$
1D$
1C$
1B$
1@$
1?$
1)&
0G%
1E%
1A%
1C%
1{)
1p)
11'
01*
0`(
0q(
0h(
1{+
0X(
0|+
0V(
0.,
1c+
0Z(
0d+
1f(
1K+
0L+
0T,
0S,
0Q,
1J!
1L!
1H!
0F!
1$!
1D
1C
1A
1@
1?
16
17
19
18
1;
1B
1=
1<
1:
1E
0>
02#
0.#
1,#
00#
0l0
12'
1F'
0(,
0n+
0U+
1M+
0O)
0:)
0B)
0,)
0u(
0?,
0i(
0W)
1(8
1*8
1&8
0$8
1*,
1!,
1g+
1U*
1O+
1P)
1;)
1C)
1-)
1w(
15(
13*
1j(
1Y)
1A,
08*
02/
0./
0(/
0s.
0E0
0.0
0,0
0e$
1^$
1i$
1g$
1f$
1a$
1h$
1k$
1j$
1l$
1m$
1d$
1c$
1b$
1`$
1_$
0u&
1s&
1o&
1q&
0I$
0G$
0>$
0H$
0K$
0J$
0L$
0M$
1E$
0D$
0B$
0@$
0)&
0'*
1|)
1a(
0&,
1$)
0r(
1l+
1',
1T+
0g(
10*
1S,
0$!
0C
0A
0?
1>
06
07
09
08
0;
0E
0<
0:
1P#
1R#
1N#
0L#
1/"
1."
1,"
1+"
1*"
1!"
1""
1$"
1#"
1&"
1-"
1("
1'"
1%"
10"
0)"
02'
02*
0}+
00,
0e+
0M+
0!,
0g+
0O+
18*
0P)
0;)
0C)
0-)
0w(
0A,
0j(
0Y)
1+,
1#,
1i+
1W*
1P+
1R)
1<)
1D)
1/)
1x(
17(
14*
1l(
1[)
1C,
0:*
0'%
1~$
1+%
1)%
1(%
1#%
1*%
1-%
1,%
1.%
1/%
1&%
1%%
1$%
1"%
1!%
0i$
0g$
0^$
0h$
0k$
0j$
0l$
0m$
1e$
0d$
0b$
0`$
0E$
0C$
0?$
0A$
0F$
1A*
1(*
0b(
0{+
0%)
0V)
1q(
1h(
1Q,
1T,
1R,
0=
0B
0D
0@
0>
0."
0,"
0*"
1)"
0!"
0""
0$"
0#"
0&"
00"
0'"
0%"
12#
11#
1/#
1.#
1-#
1$#
1%#
1'#
1&#
1)#
10#
1+#
1*#
1(#
13#
0,#
1(,
1n+
1U+
03*
05(
0*,
0U*
08*
0#,
0i+
0P+
1:*
0R)
0<)
0D)
0/)
0x(
0C,
0l(
0[)
12/
1./
1(/
1s.
1R/
1M/
1F/
17/
1'0
1"0
1z/
1l/
1E0
1.0
1,0
112
1-1
1U.
1G.
0+%
0)%
0~$
0*%
0-%
0,%
0.%
0/%
1'%
0&%
0$%
0"%
0e$
0c$
0_$
0a$
0f$
1D$
1B$
1@$
0J*
1B*
1c(
0m+
1&)
0A)
0$)
1r(
1U,
0T,
0R,
1C
1A
1?
0("
0-"
0/"
0+"
0)"
01#
0/#
0-#
1,#
0$#
0%#
0'#
0&#
0)#
03#
0*#
0(#
1!,
1g+
1O+
04*
07(
0+,
0W*
0:*
0R/
0M/
0F/
07/
0'0
0"0
0z/
0l/
012
0U.
0G.
0-1
0'%
0%%
0!%
0#%
0(%
1d$
1b$
1`$
1`*
1K*
0d(
0c+
06)
0')
1%)
1V)
0U,
1."
1,"
1*"
0+#
00#
02#
0.#
0,#
1#,
1i+
1P+
02/
0./
0(/
0s.
0E0
0.0
0,0
1&%
1$%
1"%
0m*
1a*
1e(
0S+
1K)
07)
0&)
1A)
11#
1/#
1-#
1R/
1M/
1F/
17/
1'0
1"0
1z/
1l/
1u*
1n*
0f(
0K+
0d)
0L)
16)
1')
0%+
1v*
1g(
00*
1o)
0e)
0K)
17)
12+
1&+
0q(
0h(
0{)
0p)
1d)
1L)
0@+
13+
1$)
0r(
1'*
0|)
0o)
1e)
1A+
1J,
0%)
0V)
0A*
0(*
1{)
1p)
0Z+
1B+
1&)
0A)
1J*
0B*
0'*
1|)
1s+
1[+
06)
0')
0`*
0K*
1A*
1(*
05,
1t+
1K)
07)
1m*
0a*
0J*
1B*
16,
0d)
0L)
0u*
0n*
1`*
1K*
1o)
0e)
1%+
0v*
0m*
1a*
0{)
0p)
02+
0&+
1u*
1n*
1'*
0|)
1@+
03+
0%+
1v*
0A*
0(*
0A+
0J,
12+
1&+
1J*
0B*
1Z+
0B+
0@+
13+
0`*
0K*
0s+
0[+
1A+
1J,
1m*
0a*
15,
0t+
0Z+
1B+
0u*
0n*
06,
1s+
1[+
1%+
0v*
05,
1t+
02+
0&+
16,
1@+
03+
0A+
0J,
1Z+
0B+
0s+
0[+
15,
0t+
06,
#385001
058
038
018
0[8
1Y8
1W8
1U8
1P(
1y+
1H(
0D(
08+
0|*
0`+
09+
0}*
0a+
0-,
0M(
0b+
0:+
0~*
0Y*
0e%
0c%
0a%
1/,
1V(
1.,
1{+
1X(
1|+
1c+
1Z(
1d+
0l!
0j!
0h!
0',
0l+
0T+
10,
1}+
1e+
1C$
1A$
1?$
1D
1B
1@
0(,
0n+
0U+
1*,
15(
1U*
1c$
1a$
1_$
0D$
0B$
0@$
0C
0A
0?
1/"
1-"
1+"
0!,
0g+
0O+
1+,
17(
1W*
1%%
1#%
1!%
0d$
0b$
0`$
0."
0,"
0*"
12#
10#
1.#
0#,
0i+
0P+
12/
1./
1(/
1s.
1E0
1.0
1,0
0&%
0$%
0"%
01#
0/#
0-#
0R/
0M/
0F/
07/
0'0
0"0
0z/
0l/
#390000
0!
0f'
0g'
#395000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#400000
0!
0f'
0g'
#405000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1V6
1B7
0?7
1H7
1F7
1D7
1U5
1S5
1Q5
0N5
1W5
1z6
0{6
0]#
1^#
0\#
0\,
0]'
0['
1X'
1Q'
0H'
1B'
0@'
1<'
1m'
1i'
0c'
0b'
0W'
0L'
0h
1f
0g
1C'
0d'
0],
0^'
0\'
0Y'
0R'
0I'
0I-
0A'
0='
0M'
1Z,
#410000
0!
0f'
0g'
#415000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#420000
0!
0f'
0g'
#425000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
0V6
1U6
0C7
0A7
0I7
0E7
0G7
0P5
0)7
0=7
0-7
0.7
0,7
0"7
0!7
0>7
077
0%$
0|#
0;$
0:$
00$
01$
02$
0.$
0/$
0}#
0~#
0!$
0"$
0#$
0$$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
03$
1\#
0B'
0m'
0i'
0j0
0e0
0E/
0,/
0T.
1h
0;"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0J"
0K"
0L"
0M"
0N"
0O"
0?"
0@"
0<"
0="
0>"
04"
03"
0P"
0I"
1[,
0_'
0Z'
0S'
0L5
1V'
1N'
0M5
1c&
1f&
1d&
0k&
0C'
1k0
0f0
0D'
1J5
0E5
1?5
0<5
045
005
1&5
0#5
1y4
0v4
0q4
0f4
1_4
0\4
1X4
0W4
0J4
0A4
1;4
084
104
0-4
0%4
0}3
1u3
0p3
1j3
0g3
0a3
0T3
1P3
0O3
1E3
0B3
0<3
003
1+3
0&3
1~2
0|2
0s2
0m2
1e2
0d2
1Z2
0Y2
0P2
0E2
1A2
0<2
162
032
0+2
0~1
1y1
0v1
1s1
0r1
0e1
0Z1
1U1
0R1
1O1
0N1
0C1
061
111
001
1*1
0)1
0z0
0q0
1`0
0^0
0X0
1O0
0M0
0?0
1)0
0%0
1!0
0|/
0x/
0g/
0_/
1\/
0Y/
0@/
0;/
14/
00/
1+/
0*/
0#/
0l.
0Z.
1R.
0K.
1D.
175
115
1r4
1g4
1M4
1B4
1(4
1"4
1b3
1W3
1=3
123
1v2
1p2
1S2
1H2
1.2
1#2
1h1
1]1
1D1
191
1}0
1r0
1Y0
0H0
190
080
130
010
1w/
0t/
1q/
0o/
1T/
0P/
1L/
0I/
0D/
1"/
1x.
0w.
1G0
1@0
1h/
1b/
1C/
1=/
1$/
1a.
0T#
1-!
1$
1,!
1I-
0Z,
1I0
1+0
1V/
1$&
1&&
1'&
1D'
0k0
1E'
0J5
1@5
0?5
075
015
0&5
1z4
0y4
0r4
0g4
1`4
0_4
0X4
0M4
0B4
0;4
114
004
0(4
0"4
0u3
1k3
0j3
0b3
0W3
0P3
1F3
0E3
0=3
023
0+3
1!3
0~2
0v2
0p2
0e2
1[2
0Z2
0S2
0H2
0A2
172
062
0.2
0#2
1z1
0y1
0s1
0h1
0]1
1V1
0U1
0O1
0D1
091
121
011
0*1
0}0
0r0
1a0
0`0
0Y0
0O0
0@0
0)0
0!0
0h/
0b/
0\/
0C/
0=/
04/
0+/
0$/
0m.
0a.
1S.
0R.
1E.
185
1h4
1C4
1)4
1X3
133
1w2
1I2
1$2
1^1
1:1
1s0
090
030
1x/
0w/
0q/
0T/
0L/
1#/
0x.
1H0
1D/
1&!
1'!
1)!
1Z,
0^,
1Z0
0+0
1j/
0I0
0V/
16/
1#&
0$&
0'&
1%&
0&&
1(&
0E'
01'
0@5
085
0z4
0h4
0`4
0C4
014
0)4
0k3
0X3
0F3
033
0!3
0w2
0[2
0I2
072
0$2
0z1
0^1
0V1
0:1
021
0s0
0a0
0H0
0D/
0S.
0x/
1$/
0#/
1%!
0'!
1(!
0&!
0)!
1*!
1^,
1l0
0F'
1K5
195
1'5
1s4
1a4
1N4
1<4
1*4
1v3
1c3
1Q3
1>3
1,3
1x2
1f2
1T2
1B2
1/2
1{1
1i1
1W1
1E1
131
1~0
0Z0
0j/
06/
1o.
1+0
1I0
1V/
1$&
1'&
1&&
1"&
0#&
0%&
0(&
1*&
1+&
1,&
1-&
1.&
1/&
10&
11&
12&
13&
14&
15&
16&
17&
18&
19&
1:&
1;&
1<&
1=&
1>&
1?&
1@&
1A&
1)&
11'
0$/
1$!
1j
1k
1l
1m
1n
1o
1p
1q
1r
1s
1t
1u
1v
1w
1x
1y
1z
1{
1|
1}
1~
1!!
1"!
1#!
0%!
0(!
0*!
1+!
1'!
1&!
1)!
1F'
12'
0K5
095
0'5
0s4
0a4
0N4
0<4
0*4
0v3
0c3
0Q3
0>3
0,3
0x2
0f2
0T2
0B2
0/2
0{1
0i1
0W1
0E1
031
0~0
0l0
0I0
0V/
0o.
0+0
16/
1#&
0&&
0"&
0$&
0'&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
01&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0&!
0)!
0+!
0'!
1*!
02'
06/
0#&
0*!
#425001
0Y8
0W8
0U8
0P(
0y+
0H(
0Q(
0z+
0I(
0E%
0C%
0A%
0/,
0.,
0{+
0|+
0c+
0d+
0L!
0J!
0H!
00,
0}+
0e+
0C$
0A$
0?$
1T,
1R,
0D
0B
0@
0*,
05(
0U*
0c$
0a$
0_$
1U,
0/"
0-"
0+"
0+,
07(
0W*
0%%
0#%
0!%
02#
00#
0.#
02/
0./
0(/
0s.
0E0
0.0
0,0
#430000
0!
0f'
0g'
#435000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#440000
0!
0f'
0g'
#445000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1V6
0h7
0u5
0d7
0w5
0f7
0s5
0B7
0@7
1?7
0H7
0F7
0D7
0U5
0S5
0Q5
0O5
1N5
0W5
1{6
1]#
0\#
1B'
1m'
1j'
1i'
1c'
1b'
1W'
0h
1g
1C'
1p'
1d'
0I-
0D'
0Z,
1E'
0^,
01'
0F'
12'
#450000
0!
0f'
0g'
#455000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#460000
0!
0f'
0g'
#465000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
0V6
0T6
0U6
0S6
1R6
1\#
0B'
1h
0_,
0[,
0G'
13'
0C'
0E'
1D'
11'
14'
1I-
1^,
1Z,
1F'
02'
04'
0Z,
0F'
0^,
12'
15'
05'
#470000
0!
0f'
0g'
#475000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#480000
0!
0f'
0g'
#485000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1V6
0z6
0{6
0y6
1x6
1`#
0_#
0]#
0^#
0\#
1H'
1B'
1@'
0?'
0h
0f
0g
0e
1d
1C'
0I-
1Z,
#490000
0!
0f'
0g'
#495000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#500000
0!
0f'
0g'
#505000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
0V6
1U6
1\#
0`,
0X'
0Q'
0H'
0B'
0@'
0<'
1h
1[,
0C'
0D'
1I-
0Z,
1D'
1Z,
1^,
0^,
#510000
0!
0f'
0g'
#515000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#520000
0!
0f'
0g'
#525000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1V6
1{6
1]#
0\#
1]'
1['
1X'
1B'
1<'
0h
1g
1C'
0I-
0D'
0Z,
1^,
#530000
0!
0f'
0g'
#535000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#540000
0!
0f'
0g'
#545000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
0V6
1T6
0U6
1\#
1`'
0['
0B'
1@'
1h
1_,
0[,
0C'
1E'
1D'
1I-
0^,
1Z,
0E'
0Z,
1F'
1^,
0F'
#550000
0!
0f'
0g'
#555000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#560000
0!
0f'
0g'
#565000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1V6
1z6
0{6
0]#
1^#
0\#
1`,
0`'
0]'
1['
0X'
1Q'
1J'
1B'
0@'
0h
1f
0g
1C'
0I-
1Z,
#570000
0!
0f'
0g'
#575000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#580000
0!
0f'
0g'
#585000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
0V6
1U6
1\#
0`,
1`'
1X'
0J'
1H'
0B'
1h
1[,
0C'
0D'
1I-
0Z,
1D'
1E'
1Z,
0^,
0E'
1^,
1F'
0F'
#590000
0!
0f'
0g'
#595000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#600000
0!
0f'
0g'
#605000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1V6
1{6
1]#
0\#
1\,
0`'
1]'
0['
1J'
1B'
1@'
0<'
0h
1g
1C'
0I-
0D'
0Z,
1E'
0^,
1F'
#610000
0!
0f'
0g'
#615000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#620000
0!
0f'
0g'
#625000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
0V6
0T6
0U6
1S6
1\#
0\,
1`'
0]'
0X'
0J'
0H'
0B'
0@'
1<'
1h
0_,
0[,
1G'
0C'
0E'
1D'
01'
1I-
1^,
1Z,
0F'
11'
14'
0Z,
1F'
0^,
02'
04'
12'
15'
05'
#630000
0!
0f'
0g'
#635000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#640000
0!
0f'
0g'
#645000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1V6
0z6
0{6
1y6
1_#
0]#
0^#
0\#
0`'
1['
1J'
1B'
0h
0f
0g
1e
1C'
0I-
1Z,
#650000
0!
0f'
0g'
#655000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#660000
0!
0f'
0g'
#665000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
0V6
1U6
1\#
1`,
0B'
1h
1[,
0C'
0D'
1I-
0Z,
1D'
1Z,
1^,
0^,
#670000
0!
0f'
0g'
#675000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#680000
0!
0f'
0g'
#685000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1V6
1{6
1]#
0\#
1\,
1]'
0Q'
0J'
1H'
1B'
1@'
0<'
0h
1g
1C'
0I-
0D'
0Z,
1^,
#690000
0!
0f'
0g'
#695000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#700000
0!
0f'
0g'
#705000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
0V6
1T6
0U6
1\#
0B'
1h
1_,
0[,
0C'
1E'
1D'
1I-
0^,
1Z,
01'
0E'
0Z,
0F'
1^,
14'
11'
02'
1F'
04'
15'
12'
05'
#710000
0!
0f'
0g'
#715000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#720000
0!
0f'
0g'
#725000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1V6
1z6
0{6
0]#
1^#
0\#
0\,
0]'
0['
1X'
1Q'
0H'
1B'
0@'
1<'
0h
1f
0g
1C'
0I-
1Z,
#730000
0!
0f'
0g'
#735000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#740000
0!
0f'
0g'
#745000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
0V6
1U6
1\#
0B'
1h
1[,
0C'
0D'
1I-
0Z,
1D'
1E'
1Z,
0^,
0E'
01'
1^,
0F'
11'
14'
1F'
02'
04'
12'
15'
05'
#750000
0!
0f'
0g'
#755000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#760000
0!
0f'
0g'
#765000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1V6
1{6
1]#
0\#
1B'
0h
1g
1C'
0I-
0D'
0Z,
1E'
0^,
01'
0F'
14'
02'
15'
#770000
0!
0f'
0g'
#775000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#780000
0!
0f'
0g'
#785000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
0V6
0T6
0U6
0S6
1Q6
0R6
1\#
0B'
1h
0_,
0[,
0G'
16'
03'
0C'
0E'
1D'
11'
07'
04'
1I-
1^,
1Z,
1F'
05'
12'
17'
0Z,
0F'
0^,
02'
18'
15'
08'
#790000
0!
0f'
0g'
#795000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#800000
0!
0f'
0g'
#805000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1V6
0z6
0{6
0y6
0x6
1w6
1a#
0`#
0_#
0]#
0^#
0\#
1H'
1B'
1@'
0h
0f
0g
0e
0d
1c
1C'
0I-
1Z,
#810000
0!
0f'
0g'
#815000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#820000
0!
0f'
0g'
#825000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
0V6
1U6
1\#
0`,
0X'
0Q'
0H'
0B'
0@'
0<'
1h
1[,
0C'
0D'
1I-
0Z,
1D'
1Z,
1^,
0^,
#830000
0!
0f'
0g'
#835000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#840000
0!
0f'
0g'
#845000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1V6
1{6
1]#
0\#
1]'
1['
1X'
1B'
1<'
1T'
0h
1g
1C'
0I-
0D'
0Z,
1^,
#850000
0!
0f'
0g'
#855000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#860000
0!
0f'
0g'
#865000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
0V6
1T6
0U6
1\#
1`'
0['
0B'
1@'
1h
1_,
0[,
0C'
1E'
1D'
1I-
0^,
1Z,
0E'
0Z,
1F'
1^,
0F'
#870000
0!
0f'
0g'
#875000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#880000
0!
0f'
0g'
#885000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1V6
1z6
0{6
0]#
1^#
0\#
1`,
0`'
0]'
1['
0X'
1Q'
1J'
1B'
0@'
1L'
0h
1f
0g
1C'
0I-
1Z,
#890000
0!
0f'
0g'
#895000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#900000
0!
0f'
0g'
#905000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
0V6
1U6
1\#
0`,
1`'
1X'
0J'
1H'
0B'
1h
1[,
0C'
0D'
1I-
0Z,
1D'
1E'
1Z,
0^,
0E'
1^,
1F'
0F'
#910000
0!
0f'
0g'
#915000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#920000
0!
0f'
0g'
#925000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1V6
1{6
1]#
0\#
1\,
0`'
1]'
0['
1J'
1B'
1@'
0<'
0T'
0L'
0h
1g
1C'
0I-
0D'
0Z,
1E'
0^,
1F'
#930000
0!
0f'
0g'
#935000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#940000
0!
0f'
0g'
#945000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
0V6
0T6
0U6
1S6
1\#
0\,
1`'
0]'
0X'
0J'
0H'
0B'
0@'
1<'
1h
0_,
0[,
1G'
0C'
0E'
1D'
01'
1I-
1^,
1Z,
0F'
11'
0Z,
1F'
0^,
12'
02'
#950000
0!
0f'
0g'
#955000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#960000
0!
0f'
0g'
#965000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
1V6
0z6
0{6
1y6
1_#
0]#
0^#
0\#
0`'
1['
1J'
1B'
1T'
1L'
0h
0f
0g
1e
1C'
0I-
1Z,
#970000
0!
0f'
0g'
#975000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#980000
0!
0f'
0g'
#985000
1!
1f'
1g'
1F-
166
1B-
1d,
1G-
0c,
1H-
1b&
1C-
1U#
1e,
1D-
0E-
0V6
1U6
1\#
1`,
0B'
1h
1[,
0C'
0D'
1I-
0Z,
1D'
1Z,
1^,
0^,
#990000
0!
0f'
0g'
#995000
1!
1f'
1g'
0F-
066
0B-
0d,
0G-
1c,
0H-
0b&
0C-
0U#
0e,
0D-
1E-
#1000000
