#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jan  9 09:46:30 2022
# Process ID: 10512
# Current directory: D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13400 D:\Mips_workspace\MIPS\MIPS_Non_Control_Flow\mips_NonControlFlow_Full\mips_NonControlFlow_Full.xpr
# Log file: D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/vivado.log
# Journal file: D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:01:02 . Memory (MB): peak = 738.246 ; gain = 68.605
update_compile_order -fileset sources_1
set_property top r_mips [current_fileset]
update_compile_order -fileset sources_1
set_property top r_mips_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_16_to_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 787.766 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim/xsim.dir/r_mips_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 53.973 ; gain = 0.852
INFO: [Common 17-206] Exiting Webtalk at Sun Jan  9 10:50:06 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:54 . Memory (MB): peak = 787.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '55' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 39
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 798.082 ; gain = 10.316
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:01:40 . Memory (MB): peak = 798.082 ; gain = 10.316
save_wave_config {D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/r_mips_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/r_mips_tb_behav.wcfg
set_property xsim.view D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/r_mips_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 838.996 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_16_to_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 838.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -view {D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/r_mips_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/r_mips_tb_behav.wcfg
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 838.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_16_to_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -view {D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/r_mips_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/r_mips_tb_behav.wcfg
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 838.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -view {D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/r_mips_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/r_mips_tb_behav.wcfg
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 838.996 ; gain = 0.000
export_ip_user_files -of_objects  [get_files D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/r_mips_tb_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/r_mips_tb_behav.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 838.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_16_to_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 838.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 838.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_16_to_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips_tb
INFO: [VRFC 10-2458] undeclared symbol read_datamemory_w, assumed default net type wire [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v:31]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port read_datamemory_w [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 838.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 838.996 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 838.996 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_16_to_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips_tb
INFO: [VRFC 10-2458] undeclared symbol read_datamemory_w, assumed default net type wire [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v:32]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port read_datamemory_w [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 838.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 839.824 ; gain = 0.828
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_16_to_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 842.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 842.910 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: r_mips
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 957.676 ; gain = 112.801
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'r_mips' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-226] default block is never used [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v:31]
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_controller' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v:23]
	Parameter ADD bound to: 6'b100000 
	Parameter AND bound to: 6'b100100 
	Parameter OR bound to: 6'b100101 
	Parameter SUB bound to: 6'b100010 
	Parameter LEFT_SHIFT bound to: 6'b000000 
	Parameter RIGHT_SHIFT bound to: 6'b000010 
	Parameter ADDI bound to: 6'b001000 
	Parameter ANDI bound to: 6'b001100 
	Parameter ORI bound to: 6'b001101 
	Parameter LWI bound to: 6'b100011 
	Parameter SWI bound to: 6'b101011 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v:48]
INFO: [Synth 8-6155] done synthesizing module 'alu_controller' (2#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v:23]
	Parameter DEPTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (3#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'main_controller' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v:23]
	Parameter R_TYPE bound to: 6'b000000 
	Parameter ADDI bound to: 6'b001000 
	Parameter ANDI bound to: 6'b001100 
	Parameter ORI bound to: 6'b001101 
	Parameter LWI bound to: 6'b100011 
	Parameter SWI bound to: 6'b101011 
INFO: [Synth 8-6155] done synthesizing module 'main_controller' (4#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (5#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (6#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2_1_32bit' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_1_32bit' (7#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'sign_extend_16_to_32_bit' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend_16_to_32_bit' (8#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2_1_5bit' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_1_5bit' (9#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (10#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v:22]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v:23]
	Parameter DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (11#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'r_mips' (12#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1012.223 ; gain = 167.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1012.223 ; gain = 167.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1012.223 ; gain = 167.348
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:44 ; elapsed = 00:01:23 . Memory (MB): peak = 1460.172 ; gain = 615.297
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:27 . Memory (MB): peak = 1460.172 ; gain = 616.234
close_design
close_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1469.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_16_to_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1469.785 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1469.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1469.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1469.785 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_16_to_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1469.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1469.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1469.785 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_16_to_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1469.785 ; gain = 0.000
set_property top register_file [current_fileset]
update_compile_order -fileset sources_1
set_property top register_file_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1469.785 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj register_file_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/register_file_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_file_tb_behav xil_defaultlib.register_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.register_file_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_file_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim/xsim.dir/register_file_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 54.074 ; gain = 1.133
INFO: [Common 17-206] Exiting Webtalk at Sun Jan  9 12:28:20 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 1469.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_file_tb_behav -key {Behavioral:sim_1:Functional:register_file_tb} -tclbatch {register_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source register_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 42 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/register_file_tb.v" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 1469.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1469.785 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj register_file_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/register_file_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_file_tb_behav xil_defaultlib.register_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.register_file_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_file_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_file_tb_behav -key {Behavioral:sim_1:Functional:register_file_tb} -tclbatch {register_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source register_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 42 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/register_file_tb.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1469.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top r_mips [current_fileset]
update_compile_order -fileset sources_1
set_property top r_mips_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_16_to_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1469.785 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:36 . Memory (MB): peak = 1469.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '36' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
add_wave: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1469.785 ; gain = 0.000
# run 1000ns
$finish called at time : 240 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 43
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1469.785 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:01:17 . Memory (MB): peak = 1469.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_16_to_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1469.785 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1469.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1469.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1469.785 ; gain = 0.000
set_property top register_file_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top register_file [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'register_file_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj register_file_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/register_file_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_file_tb_behav xil_defaultlib.register_file_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.register_file_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot register_file_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1469.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_file_tb_behav -key {Behavioral:sim_1:Functional:register_file_tb} -tclbatch {register_file_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source register_file_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 40 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/register_file_tb.v" Line 45
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1469.785 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_file_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1469.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1469.785 ; gain = 0.000
set_property top r_mips [current_fileset]
set_property top r_mips_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_16_to_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1469.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1469.785 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: r_mips
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:50 . Memory (MB): peak = 1469.785 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'r_mips' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-226] default block is never used [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v:31]
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_controller' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v:23]
	Parameter ADD bound to: 6'b100000 
	Parameter AND bound to: 6'b100100 
	Parameter OR bound to: 6'b100101 
	Parameter SUB bound to: 6'b100010 
	Parameter LEFT_SHIFT bound to: 6'b000000 
	Parameter RIGHT_SHIFT bound to: 6'b000010 
	Parameter ADDI bound to: 6'b001000 
	Parameter ANDI bound to: 6'b001100 
	Parameter ORI bound to: 6'b001101 
	Parameter LWI bound to: 6'b100011 
	Parameter SWI bound to: 6'b101011 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v:48]
INFO: [Synth 8-6155] done synthesizing module 'alu_controller' (2#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v:23]
	Parameter DEPTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (3#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'main_controller' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v:23]
	Parameter R_TYPE bound to: 6'b000000 
	Parameter ADDI bound to: 6'b001000 
	Parameter ANDI bound to: 6'b001100 
	Parameter ORI bound to: 6'b001101 
	Parameter LWI bound to: 6'b100011 
	Parameter SWI bound to: 6'b101011 
INFO: [Synth 8-6155] done synthesizing module 'main_controller' (4#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (5#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (6#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2_1_32bit' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_1_32bit' (7#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'sign_extend_16_to_32_bit' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend_16_to_32_bit' (8#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2_1_5bit' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_1_5bit' (9#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (10#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v:22]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v:23]
	Parameter DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (11#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'r_mips' (12#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:59 . Memory (MB): peak = 1469.785 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:01:00 . Memory (MB): peak = 1469.785 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:01:00 . Memory (MB): peak = 1469.785 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:23 ; elapsed = 00:01:29 . Memory (MB): peak = 1496.160 ; gain = 26.375
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:01:32 . Memory (MB): peak = 1496.160 ; gain = 26.375
close_design
close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1496.160 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: r_mips
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1496.160 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'r_mips' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-226] default block is never used [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v:31]
INFO: [Synth 8-6155] done synthesizing module 'alu' (1#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_controller' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v:23]
	Parameter ADD bound to: 6'b100000 
	Parameter AND bound to: 6'b100100 
	Parameter OR bound to: 6'b100101 
	Parameter SUB bound to: 6'b100010 
	Parameter LEFT_SHIFT bound to: 6'b000000 
	Parameter RIGHT_SHIFT bound to: 6'b000010 
	Parameter ADDI bound to: 6'b001000 
	Parameter ANDI bound to: 6'b001100 
	Parameter ORI bound to: 6'b001101 
	Parameter LWI bound to: 6'b100011 
	Parameter SWI bound to: 6'b101011 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v:37]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v:48]
INFO: [Synth 8-6155] done synthesizing module 'alu_controller' (2#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v:23]
	Parameter DEPTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (3#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v:23]
INFO: [Synth 8-6157] synthesizing module 'main_controller' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v:23]
	Parameter R_TYPE bound to: 6'b000000 
	Parameter ADDI bound to: 6'b001000 
	Parameter ANDI bound to: 6'b001100 
	Parameter ORI bound to: 6'b001101 
	Parameter LWI bound to: 6'b100011 
	Parameter SWI bound to: 6'b101011 
INFO: [Synth 8-6155] done synthesizing module 'main_controller' (4#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'program_counter' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'program_counter' (5#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (6#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2_1_32bit' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_1_32bit' (7#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'sign_extend_16_to_32_bit' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend_16_to_32_bit' (8#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2_1_5bit' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_1_5bit' (9#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc_adder' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pc_adder' (10#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v:22]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v:23]
	Parameter DEPTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (11#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'r_mips' (12#1) [D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1496.160 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1496.160 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1496.160 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1513.730 ; gain = 17.570
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1513.730 ; gain = 17.570
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1513.730 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'r_mips_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj r_mips_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/alu_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/main_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/mux_2_1_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_1_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/r_mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sources_1/new/sign_extend_16_to_32_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_16_to_32_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module r_mips_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:22 . Memory (MB): peak = 1513.730 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '22' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot r_mips_tb_behav xil_defaultlib.r_mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_controller
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.main_controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.mux_2_1_32bit
Compiling module xil_defaultlib.sign_extend_16_to_32_bit
Compiling module xil_defaultlib.mux_2_1_5bit
Compiling module xil_defaultlib.pc_adder
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.r_mips
Compiling module xil_defaultlib.r_mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot r_mips_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1513.730 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "r_mips_tb_behav -key {Behavioral:sim_1:Functional:r_mips_tb} -tclbatch {r_mips_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source r_mips_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 240 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_ncf/mips_r_i.srcs/sim_1/new/r_mips_tb.v" Line 44
INFO: [USF-XSim-96] XSim completed. Design snapshot 'r_mips_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:53 . Memory (MB): peak = 1513.730 ; gain = 0.000
add_bp {D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v} 34
remove_bps -file {D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v} -line 34
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1513.730 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1513.730 ; gain = 0.000
set_property top data_memory [current_fileset]
set_property top data_memory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'data_memory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj data_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sources_1/new/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/new/data_memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1513.730 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df8fd6b0051843cd89778db8e7a9fdc4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot data_memory_tb_behav xil_defaultlib.data_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.data_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot data_memory_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1513.730 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "data_memory_tb_behav -key {Behavioral:sim_1:Functional:data_memory_tb} -tclbatch {data_memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source data_memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 42 ns : File "D:/Mips_workspace/MIPS/MIPS_Non_Control_Flow/mips_NonControlFlow_Full/mips_NonControlFlow_Full.srcs/sim_1/new/data_memory_tb.v" Line 35
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1513.730 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'data_memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:38 . Memory (MB): peak = 1513.730 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1513.730 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan  9 16:00:40 2022...
