<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="fetching_decoding_ip" solutionName="solution1" date="2022-07-28T14:21:45.906+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'fetching_decoding_ip' consists of the following:&#x9;'call' operation ('instruction', fetching_decoding_ip.cpp:33) to 'fetch' [28]  (3.25 ns)&#xA;&#x9;'call' operation ('decode_ret', fetching_decoding_ip.cpp:34) to 'decode' [29]  (4.25 ns)&#xA;&#xA;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1016.html" projectName="fetching_decoding_ip" solutionName="solution1" date="2022-07-28T14:21:45.651+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (7.5037ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-871.html" projectName="fetching_decoding_ip" solutionName="solution1" date="2022-07-28T14:21:45.646+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
