Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Dec 31 14:56:50 2019
| Host         : DESKTOP-A2UBRF5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.406        0.000                      0                 7773        0.041        0.000                      0                 7773        3.750        0.000                       0                  2016  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.406        0.000                      0                 7773        0.041        0.000                      0                 7773        3.750        0.000                       0                  2016  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.696ns  (logic 2.792ns (36.278%)  route 4.904ns (63.722%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.724     3.032    system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     5.486 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/DOADO[14]
                         net (fo=2, routed)           1.521     7.007    system_i/classify_0/U0/classify_NNIO_s_axi_U/DOADO[14]
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.131 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_19/O
                         net (fo=1, routed)           0.000     7.131    system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_19_n_35
    SLICE_X10Y47         MUXF7 (Prop_muxf7_I1_O)      0.214     7.345 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_5/O
                         net (fo=32, routed)          3.383    10.729    system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/A[6]
    DSP48_X1Y1           DSP48E1                                      r  system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.590    12.782    system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/ap_clk
    DSP48_X1Y1           DSP48E1                                      r  system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p/CLK
                         clock pessimism              0.130    12.912    
                         clock uncertainty           -0.154    12.758    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.623    12.135    system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             1.495ns  (required time - arrival time)
  Source:                 system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/classify_0/U0/classify_mac_mulacud_U29/classify_mac_mulacud_DSP48_0_U/p/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.696ns  (logic 2.792ns (36.278%)  route 4.904ns (63.722%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.724     3.032    system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     5.486 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/DOADO[14]
                         net (fo=2, routed)           1.521     7.007    system_i/classify_0/U0/classify_NNIO_s_axi_U/DOADO[14]
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.131 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_19/O
                         net (fo=1, routed)           0.000     7.131    system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_19_n_35
    SLICE_X10Y47         MUXF7 (Prop_muxf7_I1_O)      0.214     7.345 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_5/O
                         net (fo=32, routed)          3.383    10.729    system_i/classify_0/U0/classify_mac_mulacud_U29/classify_mac_mulacud_DSP48_0_U/A[6]
    DSP48_X1Y0           DSP48E1                                      r  system_i/classify_0/U0/classify_mac_mulacud_U29/classify_mac_mulacud_DSP48_0_U/p/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.591    12.783    system_i/classify_0/U0/classify_mac_mulacud_U29/classify_mac_mulacud_DSP48_0_U/ap_clk
    DSP48_X1Y0           DSP48E1                                      r  system_i/classify_0/U0/classify_mac_mulacud_U29/classify_mac_mulacud_DSP48_0_U/p/CLK
                         clock pessimism              0.130    12.913    
                         clock uncertainty           -0.154    12.759    
    DSP48_X1Y0           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.535    12.224    system_i/classify_0/U0/classify_mac_mulacud_U29/classify_mac_mulacud_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                         12.224    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 2.792ns (37.249%)  route 4.703ns (62.751%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.724     3.032    system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     5.486 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/DOADO[31]
                         net (fo=2, routed)           1.206     6.692    system_i/classify_0/U0/classify_NNIO_s_axi_U/DOADO[31]
    SLICE_X10Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.816 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_17/O
                         net (fo=1, routed)           0.000     6.816    system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_17_n_35
    SLICE_X10Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     7.030 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_4/O
                         net (fo=532, routed)         3.498    10.528    system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/A[7]
    DSP48_X1Y1           DSP48E1                                      r  system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.590    12.782    system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/ap_clk
    DSP48_X1Y1           DSP48E1                                      r  system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p/CLK
                         clock pessimism              0.130    12.912    
                         clock uncertainty           -0.154    12.758    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.623    12.135    system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.495ns  (logic 2.792ns (37.249%)  route 4.703ns (62.751%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.724     3.032    system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     5.486 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/DOADO[31]
                         net (fo=2, routed)           1.206     6.692    system_i/classify_0/U0/classify_NNIO_s_axi_U/DOADO[31]
    SLICE_X10Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.816 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_17/O
                         net (fo=1, routed)           0.000     6.816    system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_17_n_35
    SLICE_X10Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     7.030 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_4/O
                         net (fo=532, routed)         3.498    10.528    system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/A[7]
    DSP48_X1Y1           DSP48E1                                      r  system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.590    12.782    system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/ap_clk
    DSP48_X1Y1           DSP48E1                                      r  system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p/CLK
                         clock pessimism              0.130    12.912    
                         clock uncertainty           -0.154    12.758    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.623    12.135    system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.612ns  (required time - arrival time)
  Source:                 system_i/classify_0/U0/classify_mac_mulacud_U14/classify_mac_mulacud_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/classify_0/U0/tempOut_U/classify_tempOut_ram_U/ram_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.277ns  (logic 2.299ns (31.591%)  route 4.978ns (68.409%))
  Logic Levels:           8  (CARRY4=5 LUT6=3)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.754     3.062    system_i/classify_0/U0/classify_mac_mulacud_U14/classify_mac_mulacud_DSP48_0_U/ap_clk
    DSP48_X1Y20          DSP48E1                                      r  system_i/classify_0/U0/classify_mac_mulacud_U14/classify_mac_mulacud_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y20          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.434     3.496 r  system_i/classify_0/U0/classify_mac_mulacud_U14/classify_mac_mulacud_DSP48_0_U/p/P[1]
                         net (fo=2, routed)           0.813     4.308    system_i/classify_0/U0/classify_mac_mulacud_U14/classify_mac_mulacud_DSP48_0_U/result_i11_reg_1434[1]
    SLICE_X32Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     4.945 r  system_i/classify_0/U0/classify_mac_mulacud_U14/classify_mac_mulacud_DSP48_0_U/ram_reg_i_546/CO[3]
                         net (fo=1, routed)           0.000     4.945    system_i/classify_0/U0/classify_mac_mulacud_U14/classify_mac_mulacud_DSP48_0_U/ram_reg_i_546_n_35
    SLICE_X32Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.062 r  system_i/classify_0/U0/classify_mac_mulacud_U14/classify_mac_mulacud_DSP48_0_U/ram_reg_i_520/CO[3]
                         net (fo=1, routed)           0.001     5.063    system_i/classify_0/U0/classify_mac_mulacud_U14/classify_mac_mulacud_DSP48_0_U/ram_reg_i_520_n_35
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.180 r  system_i/classify_0/U0/classify_mac_mulacud_U14/classify_mac_mulacud_DSP48_0_U/ram_reg_i_494/CO[3]
                         net (fo=1, routed)           0.000     5.180    system_i/classify_0/U0/classify_mac_mulacud_U14/classify_mac_mulacud_DSP48_0_U/ram_reg_i_494_n_35
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.297 r  system_i/classify_0/U0/classify_mac_mulacud_U14/classify_mac_mulacud_DSP48_0_U/ram_reg_i_468/CO[3]
                         net (fo=1, routed)           0.000     5.297    system_i/classify_0/U0/classify_mac_mulacud_U14/classify_mac_mulacud_DSP48_0_U/ram_reg_i_468_n_35
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.620 r  system_i/classify_0/U0/classify_mac_mulacud_U14/classify_mac_mulacud_DSP48_0_U/ram_reg_i_442/O[1]
                         net (fo=1, routed)           0.874     6.494    system_i/classify_0/U0/classify_mac_mulacud_U12/classify_mac_mulacud_DSP48_0_U/p_7[1]
    SLICE_X32Y46         LUT6 (Prop_lut6_I0_O)        0.306     6.800 r  system_i/classify_0/U0/classify_mac_mulacud_U12/classify_mac_mulacud_DSP48_0_U/ram_reg_i_210/O
                         net (fo=1, routed)           1.116     7.916    system_i/classify_0/U0/classify_mac_mulacud_U16/classify_mac_mulacud_DSP48_0_U/p_18
    SLICE_X20Y41         LUT6 (Prop_lut6_I4_O)        0.124     8.040 r  system_i/classify_0/U0/classify_mac_mulacud_U16/classify_mac_mulacud_DSP48_0_U/ram_reg_i_73/O
                         net (fo=1, routed)           1.557     9.597    system_i/classify_0/U0/classify_mac_mulacud_U16/classify_mac_mulacud_DSP48_0_U/ram_reg_i_73_n_35
    SLICE_X12Y20         LUT6 (Prop_lut6_I0_O)        0.124     9.721 r  system_i/classify_0/U0/classify_mac_mulacud_U16/classify_mac_mulacud_DSP48_0_U/ram_reg_i_13/O
                         net (fo=1, routed)           0.618    10.339    system_i/classify_0/U0/tempOut_U/classify_tempOut_ram_U/DIADI[18]
    RAMB36_X0Y4          RAMB36E1                                     r  system_i/classify_0/U0/tempOut_U/classify_tempOut_ram_U/ram_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.534    12.726    system_i/classify_0/U0/tempOut_U/classify_tempOut_ram_U/ap_clk
    RAMB36_X0Y4          RAMB36E1                                     r  system_i/classify_0/U0/tempOut_U/classify_tempOut_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.116    12.842    
                         clock uncertainty           -0.154    12.688    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[18])
                                                     -0.737    11.951    system_i/classify_0/U0/tempOut_U/classify_tempOut_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -10.339    
  -------------------------------------------------------------------
                         slack                                  1.612    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 system_i/classify_0/U0/classify_mac_mulacud_U17/classify_mac_mulacud_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/classify_0/U0/tempOut_U/classify_tempOut_ram_U/ram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.234ns  (logic 2.127ns (29.404%)  route 5.107ns (70.596%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.753     3.061    system_i/classify_0/U0/classify_mac_mulacud_U17/classify_mac_mulacud_DSP48_0_U/ap_clk
    DSP48_X1Y21          DSP48E1                                      r  system_i/classify_0/U0/classify_mac_mulacud_U17/classify_mac_mulacud_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.434     3.495 r  system_i/classify_0/U0/classify_mac_mulacud_U17/classify_mac_mulacud_DSP48_0_U/p/P[0]
                         net (fo=3, routed)           0.847     4.342    system_i/classify_0/U0/classify_mac_mulacud_U17/classify_mac_mulacud_DSP48_0_U/result_i14_reg_1507[0]
    SLICE_X31Y50         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     4.922 r  system_i/classify_0/U0/classify_mac_mulacud_U17/classify_mac_mulacud_DSP48_0_U/ram_reg_i_542/CO[3]
                         net (fo=1, routed)           0.000     4.922    system_i/classify_0/U0/classify_mac_mulacud_U17/classify_mac_mulacud_DSP48_0_U/ram_reg_i_542_n_35
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.036 r  system_i/classify_0/U0/classify_mac_mulacud_U17/classify_mac_mulacud_DSP48_0_U/ram_reg_i_516/CO[3]
                         net (fo=1, routed)           0.000     5.036    system_i/classify_0/U0/classify_mac_mulacud_U17/classify_mac_mulacud_DSP48_0_U/ram_reg_i_516_n_35
    SLICE_X31Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.150 r  system_i/classify_0/U0/classify_mac_mulacud_U17/classify_mac_mulacud_DSP48_0_U/ram_reg_i_490/CO[3]
                         net (fo=1, routed)           0.000     5.150    system_i/classify_0/U0/classify_mac_mulacud_U17/classify_mac_mulacud_DSP48_0_U/ram_reg_i_490_n_35
    SLICE_X31Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.484 r  system_i/classify_0/U0/classify_mac_mulacud_U17/classify_mac_mulacud_DSP48_0_U/ram_reg_i_464/O[1]
                         net (fo=1, routed)           0.979     6.462    system_i/classify_0/U0/classify_mac_mulacud_U16/classify_mac_mulacud_DSP48_0_U/p_42[1]
    SLICE_X30Y43         LUT6 (Prop_lut6_I0_O)        0.303     6.765 r  system_i/classify_0/U0/classify_mac_mulacud_U16/classify_mac_mulacud_DSP48_0_U/ram_reg_i_252/O
                         net (fo=1, routed)           1.164     7.930    system_i/classify_0/U0/classify_mac_mulacud_U16/classify_mac_mulacud_DSP48_0_U/ram_reg_i_252_n_35
    SLICE_X20Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.054 r  system_i/classify_0/U0/classify_mac_mulacud_U16/classify_mac_mulacud_DSP48_0_U/ram_reg_i_89/O
                         net (fo=1, routed)           1.470     9.524    system_i/classify_0/U0/classify_mac_mulacud_U16/classify_mac_mulacud_DSP48_0_U/ram_reg_i_89_n_35
    SLICE_X12Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.648 r  system_i/classify_0/U0/classify_mac_mulacud_U16/classify_mac_mulacud_DSP48_0_U/ram_reg_i_17/O
                         net (fo=1, routed)           0.646    10.294    system_i/classify_0/U0/tempOut_U/classify_tempOut_ram_U/DIADI[14]
    RAMB36_X0Y4          RAMB36E1                                     r  system_i/classify_0/U0/tempOut_U/classify_tempOut_ram_U/ram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.534    12.726    system_i/classify_0/U0/tempOut_U/classify_tempOut_ram_U/ap_clk
    RAMB36_X0Y4          RAMB36E1                                     r  system_i/classify_0/U0/tempOut_U/classify_tempOut_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.116    12.842    
                         clock uncertainty           -0.154    12.688    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[14])
                                                     -0.737    11.951    system_i/classify_0/U0/tempOut_U/classify_tempOut_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.951    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.444ns  (logic 2.792ns (37.509%)  route 4.652ns (62.491%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.724     3.032    system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[31])
                                                      2.454     5.486 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/DOADO[31]
                         net (fo=2, routed)           1.206     6.692    system_i/classify_0/U0/classify_NNIO_s_axi_U/DOADO[31]
    SLICE_X10Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.816 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_17/O
                         net (fo=1, routed)           0.000     6.816    system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_17_n_35
    SLICE_X10Y49         MUXF7 (Prop_muxf7_I1_O)      0.214     7.030 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_4/O
                         net (fo=532, routed)         3.446    10.476    system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/A[7]
    DSP48_X1Y1           DSP48E1                                      r  system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.590    12.782    system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/ap_clk
    DSP48_X1Y1           DSP48E1                                      r  system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p/CLK
                         clock pessimism              0.130    12.912    
                         clock uncertainty           -0.154    12.758    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.623    12.135    system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                         -10.476    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.680ns  (required time - arrival time)
  Source:                 system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.422ns  (logic 2.792ns (37.618%)  route 4.630ns (62.382%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.724     3.032    system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454     5.486 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/DOADO[26]
                         net (fo=2, routed)           1.356     6.843    system_i/classify_0/U0/classify_NNIO_s_axi_U/DOADO[26]
    SLICE_X10Y45         LUT6 (Prop_lut6_I0_O)        0.124     6.967 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_27/O
                         net (fo=1, routed)           0.000     6.967    system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_27_n_35
    SLICE_X10Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     7.181 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_9/O
                         net (fo=32, routed)          3.274    10.455    system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/A[2]
    DSP48_X1Y1           DSP48E1                                      r  system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.590    12.782    system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/ap_clk
    DSP48_X1Y1           DSP48E1                                      r  system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p/CLK
                         clock pessimism              0.130    12.912    
                         clock uncertainty           -0.154    12.758    
    DSP48_X1Y1           DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.623    12.135    system_i/classify_0/U0/classify_mac_mulacud_U27/classify_mac_mulacud_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                         -10.455    
  -------------------------------------------------------------------
                         slack                                  1.680    

Slack (MET) :             1.695ns  (required time - arrival time)
  Source:                 system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/classify_0/U0/classify_mac_mulacud_U1/classify_mac_mulacud_DSP48_0_U/p/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 2.792ns (37.257%)  route 4.702ns (62.743%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 12.781 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.724     3.032    system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     5.486 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/DOADO[14]
                         net (fo=2, routed)           1.521     7.007    system_i/classify_0/U0/classify_NNIO_s_axi_U/DOADO[14]
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.131 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_19/O
                         net (fo=1, routed)           0.000     7.131    system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_19_n_35
    SLICE_X10Y47         MUXF7 (Prop_muxf7_I1_O)      0.214     7.345 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_5/O
                         net (fo=32, routed)          3.181    10.526    system_i/classify_0/U0/classify_mac_mulacud_U1/classify_mac_mulacud_DSP48_0_U/A[6]
    DSP48_X1Y3           DSP48E1                                      r  system_i/classify_0/U0/classify_mac_mulacud_U1/classify_mac_mulacud_DSP48_0_U/p/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.589    12.781    system_i/classify_0/U0/classify_mac_mulacud_U1/classify_mac_mulacud_DSP48_0_U/ap_clk
    DSP48_X1Y3           DSP48E1                                      r  system_i/classify_0/U0/classify_mac_mulacud_U1/classify_mac_mulacud_DSP48_0_U/p/CLK
                         clock pessimism              0.130    12.911    
                         clock uncertainty           -0.154    12.757    
    DSP48_X1Y3           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.535    12.222    system_i/classify_0/U0/classify_mac_mulacud_U1/classify_mac_mulacud_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                         12.222    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  1.695    

Slack (MET) :             1.696ns  (required time - arrival time)
  Source:                 system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/classify_0/U0/classify_mac_mulacud_U28/classify_mac_mulacud_DSP48_0_U/p/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.494ns  (logic 2.792ns (37.257%)  route 4.702ns (62.743%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.032ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.724     3.032    system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/ap_clk
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     5.486 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/gen_write[1].mem_reg/DOADO[14]
                         net (fo=2, routed)           1.521     7.007    system_i/classify_0/U0/classify_NNIO_s_axi_U/DOADO[14]
    SLICE_X10Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.131 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_19/O
                         net (fo=1, routed)           0.000     7.131    system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_19_n_35
    SLICE_X10Y47         MUXF7 (Prop_muxf7_I1_O)      0.214     7.345 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/p_i_5/O
                         net (fo=32, routed)          3.181    10.526    system_i/classify_0/U0/classify_mac_mulacud_U28/classify_mac_mulacud_DSP48_0_U/A[6]
    DSP48_X1Y2           DSP48E1                                      r  system_i/classify_0/U0/classify_mac_mulacud_U28/classify_mac_mulacud_DSP48_0_U/p/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        1.590    12.782    system_i/classify_0/U0/classify_mac_mulacud_U28/classify_mac_mulacud_DSP48_0_U/ap_clk
    DSP48_X1Y2           DSP48E1                                      r  system_i/classify_0/U0/classify_mac_mulacud_U28/classify_mac_mulacud_DSP48_0_U/p/CLK
                         clock pessimism              0.130    12.912    
                         clock uncertainty           -0.154    12.758    
    DSP48_X1Y2           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.535    12.223    system_i/classify_0/U0/classify_mac_mulacud_U28/classify_mac_mulacud_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                         12.223    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  1.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.654%)  route 0.175ns (55.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.559     0.900    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y41         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=28, routed)          0.175     1.215    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X20Y41         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.829     1.199    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y41         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y41         FDRE (Hold_fdre_C_R)         0.009     1.174    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.654%)  route 0.175ns (55.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.559     0.900    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y41         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=28, routed)          0.175     1.215    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X20Y41         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.829     1.199    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y41         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y41         FDRE (Hold_fdre_C_R)         0.009     1.174    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.654%)  route 0.175ns (55.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.559     0.900    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y41         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=28, routed)          0.175     1.215    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X20Y41         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.829     1.199    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y41         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y41         FDRE (Hold_fdre_C_R)         0.009     1.174    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.654%)  route 0.175ns (55.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.559     0.900    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X22Y41         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=28, routed)          0.175     1.215    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR
    SLICE_X20Y41         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.829     1.199    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y41         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X20Y41         FDRE (Hold_fdre_C_R)         0.009     1.174    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.192%)  route 0.219ns (60.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.583     0.924    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y53          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.219     1.283    system_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.581     0.922    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y56          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.141     1.063 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.110     1.173    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X0Y56          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.850     1.220    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y56          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.285     0.935    
    SLICE_X0Y56          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.118    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (43.067%)  route 0.196ns (56.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y48          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.148     1.072 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[9]/Q
                         net (fo=3, routed)           0.196     1.268    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[46][9]
    SLICE_X3Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.853     1.223    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X3Y51          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y51          FDRE (Hold_fdre_C_D)         0.013     1.207    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 system_i/classify_0/U0/rdata_data_reg[12]_i_2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/classify_0/U0/classify_NNIO_s_axi_U/rdata_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.643%)  route 0.240ns (56.357%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.562     0.903    system_i/classify_0/U0/ap_clk
    SLICE_X14Y50         FDRE                                         r  system_i/classify_0/U0/rdata_data_reg[12]_i_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  system_i/classify_0/U0/rdata_data_reg[12]_i_2/Q
                         net (fo=1, routed)           0.240     1.284    system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/rdata_data_reg[12]_i_2
    SLICE_X14Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.329 r  system_i/classify_0/U0/classify_NNIO_s_axi_U/int_img/rdata_data[12]_i_1/O
                         net (fo=1, routed)           0.000     1.329    system_i/classify_0/U0/classify_NNIO_s_axi_U/q1[12]
    SLICE_X14Y49         FDRE                                         r  system_i/classify_0/U0/classify_NNIO_s_axi_U/rdata_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.832     1.202    system_i/classify_0/U0/classify_NNIO_s_axi_U/ap_clk
    SLICE_X14Y49         FDRE                                         r  system_i/classify_0/U0/classify_NNIO_s_axi_U/rdata_data_reg[12]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y49         FDRE (Hold_fdre_C_D)         0.091     1.264    system_i/classify_0/U0/classify_NNIO_s_axi_U/rdata_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.306%)  route 0.254ns (57.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.254     1.317    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X3Y47          LUT4 (Prop_lut4_I3_O)        0.045     1.362 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.362    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X3Y47          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.854     1.224    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y47          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y47          FDRE (Hold_fdre_C_D)         0.091     1.286    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.372%)  route 0.223ns (51.628%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.560     0.901    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X20Y45         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y45         FDRE (Prop_fdre_C_Q)         0.164     1.065 f  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/Q
                         net (fo=5, routed)           0.223     1.288    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q[2]
    SLICE_X23Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.333 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.333    system_i/axi_gpio_0/U0/gpio_core_1/GPIO_DBus_i[0]
    SLICE_X23Y45         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2016, routed)        0.828     1.198    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y45         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X23Y45         FDRE (Hold_fdre_C_D)         0.092     1.256    system_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y16  system_i/classify_0/U0/classify_mac_mulacud_U11/classify_mac_mulacud_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y20  system_i/classify_0/U0/classify_mac_mulacud_U14/classify_mac_mulacud_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y4   system_i/classify_0/U0/classify_mac_mulacud_U2/classify_mac_mulacud_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y10  system_i/classify_0/U0/classify_mac_mulacud_U22/classify_mac_mulacud_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y7   system_i/classify_0/U0/classify_mac_mulacud_U25/classify_mac_mulacud_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y2   system_i/classify_0/U0/classify_mac_mulacud_U28/classify_mac_mulacud_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y8   system_i/classify_0/U0/classify_mac_mulacud_U30/classify_mac_mulacud_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y0   system_i/classify_0/U0/classify_mac_mulacud_U7/classify_mac_mulacud_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y6   system_i/classify_0/U0/classify_mac_mulacud_U4/classify_mac_mulacud_DSP48_0_U/p/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y21  system_i/classify_0/U0/classify_mac_mulacud_U17/classify_mac_mulacud_DSP48_0_U/p/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y28  system_i/classify_0/U0/output_U/classify_output_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y28  system_i/classify_0/U0/output_U/classify_output_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y28  system_i/classify_0/U0/output_U/classify_output_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y28  system_i/classify_0/U0/output_U/classify_output_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y27  system_i/classify_0/U0/output_U/classify_output_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y27  system_i/classify_0/U0/output_U/classify_output_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y27  system_i/classify_0/U0/output_U/classify_output_ram_U/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y27  system_i/classify_0/U0/output_U/classify_output_ram_U/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y27  system_i/classify_0/U0/output_U/classify_output_ram_U/ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y27  system_i/classify_0/U0/output_U/classify_output_ram_U/ram_reg_0_15_15_15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y28  system_i/classify_0/U0/output_U/classify_output_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y28  system_i/classify_0/U0/output_U/classify_output_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y28  system_i/classify_0/U0/output_U/classify_output_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y28  system_i/classify_0/U0/output_U/classify_output_ram_U/ram_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y31  system_i/classify_0/U0/output_U/classify_output_ram_U/ram_reg_0_15_20_20/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y31  system_i/classify_0/U0/output_U/classify_output_ram_U/ram_reg_0_15_21_21/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y31  system_i/classify_0/U0/output_U/classify_output_ram_U/ram_reg_0_15_22_22/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y31  system_i/classify_0/U0/output_U/classify_output_ram_U/ram_reg_0_15_23_23/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y31  system_i/classify_0/U0/output_U/classify_output_ram_U/ram_reg_0_15_24_24/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y31  system_i/classify_0/U0/output_U/classify_output_ram_U/ram_reg_0_15_25_25/SP/CLK



