[2025-09-18 09:28:08] START suite=qualcomm_srv trace=srv505_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv505_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2575301 heartbeat IPC: 3.883 cumulative IPC: 3.883 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 4992940 heartbeat IPC: 4.136 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 4992940 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 4992940 cumulative IPC: 4.006 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13396961 heartbeat IPC: 1.19 cumulative IPC: 1.19 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 21761463 heartbeat IPC: 1.196 cumulative IPC: 1.193 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 30125677 heartbeat IPC: 1.196 cumulative IPC: 1.194 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 38464595 heartbeat IPC: 1.199 cumulative IPC: 1.195 (Simulation time: 00 hr 05 min 39 sec)
Heartbeat CPU 0 instructions: 70000009 cycles: 46800684 heartbeat IPC: 1.2 cumulative IPC: 1.196 (Simulation time: 00 hr 06 min 48 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 55123521 heartbeat IPC: 1.202 cumulative IPC: 1.197 (Simulation time: 00 hr 07 min 58 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv505_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000010 cycles: 63514621 heartbeat IPC: 1.192 cumulative IPC: 1.196 (Simulation time: 00 hr 09 min 00 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 71958695 heartbeat IPC: 1.184 cumulative IPC: 1.195 (Simulation time: 00 hr 10 min 10 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 80402862 heartbeat IPC: 1.184 cumulative IPC: 1.193 (Simulation time: 00 hr 11 min 18 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 83850786 cumulative IPC: 1.193 (Simulation time: 00 hr 12 min 28 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 83850786 cumulative IPC: 1.193 (Simulation time: 00 hr 12 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv505_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.193 instructions: 100000001 cycles: 83850786
CPU 0 Branch Prediction Accuracy: 92.59% MPKI: 13.16 Average ROB Occupancy at Mispredict: 29.58
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08496
BRANCH_INDIRECT: 0.3684
BRANCH_CONDITIONAL: 11.33
BRANCH_DIRECT_CALL: 0.4207
BRANCH_INDIRECT_CALL: 0.5445
BRANCH_RETURN: 0.4059


====Backend Stall Breakdown====
ROB_STALL: 5110
LQ_STALL: 0
SQ_STALL: 40365


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: -nan
REPLAY_LOAD: -nan
NON_REPLAY_LOAD: 3.0362449

== Total ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 5110

== Counts ==
ADDR_TRANS: 0
REPLAY_LOAD: 0
NON_REPLAY_LOAD: 1683

cpu0->cpu0_STLB TOTAL        ACCESS:    2118263 HIT:    2117577 MISS:        686 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2118263 HIT:    2117577 MISS:        686 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 147.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9645871 HIT:    8822069 MISS:     823802 MSHR_MERGE:      35459
cpu0->cpu0_L2C LOAD         ACCESS:    7743015 HIT:    7028584 MISS:     714431 MSHR_MERGE:        436
cpu0->cpu0_L2C RFO          ACCESS:     581927 HIT:     532925 MISS:      49002 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     166052 HIT:     115698 MISS:      50354 MSHR_MERGE:      35023
cpu0->cpu0_L2C WRITE        ACCESS:    1153640 HIT:    1144479 MISS:       9161 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1237 HIT:        383 MISS:        854 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     115805 ISSUED:     108208 USEFUL:       1490 USELESS:       5274
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.86 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15845736 HIT:    7709170 MISS:    8136566 MSHR_MERGE:    2024205
cpu0->cpu0_L1I LOAD         ACCESS:   15845736 HIT:    7709170 MISS:    8136566 MSHR_MERGE:    2024205
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.77 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30921647 HIT:   26950266 MISS:    3971381 MSHR_MERGE:    1699624
cpu0->cpu0_L1D LOAD         ACCESS:   16703670 HIT:   14583243 MISS:    2120427 MSHR_MERGE:     489770
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     338623 HIT:     242815 MISS:      95808 MSHR_MERGE:      37872
cpu0->cpu0_L1D WRITE        ACCESS:   13877968 HIT:   12124079 MISS:    1753889 MSHR_MERGE:    1171962
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1386 HIT:        129 MISS:       1257 MSHR_MERGE:         20
cpu0->cpu0_L1D PREFETCH REQUESTED:     531657 ISSUED:     338623 USEFUL:      13883 USELESS:      36884
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.97 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12997997 HIT:   10698275 MISS:    2299722 MSHR_MERGE:    1167927
cpu0->cpu0_ITLB LOAD         ACCESS:   12997997 HIT:   10698275 MISS:    2299722 MSHR_MERGE:    1167927
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.022 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29091778 HIT:   27768686 MISS:    1323092 MSHR_MERGE:     336624
cpu0->cpu0_DTLB LOAD         ACCESS:   29091778 HIT:   27768686 MISS:    1323092 MSHR_MERGE:     336624
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.094 cycles
cpu0->LLC TOTAL        ACCESS:     887479 HIT:     876701 MISS:      10778 MSHR_MERGE:        284
cpu0->LLC LOAD         ACCESS:     713994 HIT:     706160 MISS:       7834 MSHR_MERGE:         43
cpu0->LLC RFO          ACCESS:      49002 HIT:      49000 MISS:          2 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      15331 HIT:      12637 MISS:       2694 MSHR_MERGE:        241
cpu0->LLC WRITE        ACCESS:     108298 HIT:     108297 MISS:          1 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        854 HIT:        607 MISS:        247 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         17
  ROW_BUFFER_MISS:      10476
  AVG DBUS CONGESTED CYCLE: 2.989
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          2
  FULL:          0
Channel 0 REFRESHES ISSUED:       6987

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       543500       519571        80187          575
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           73           33           21
  STLB miss resolved @ L2C                0           61          258          149           26
  STLB miss resolved @ LLC                0           27          221          367           39
  STLB miss resolved @ MEM                0            0           58          137          111

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             201682        48580      1550058       128000           30
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            3            3            6
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            6           13           22            2
  STLB miss resolved @ MEM                0            0            8           20           31
[2025-09-18 09:40:36] END   suite=qualcomm_srv trace=srv505_ap (rc=0)
