{"vcs1":{"timestamp_begin":1746804522.339956762, "rt":6.82, "ut":6.47, "st":0.27}}
{"vcselab":{"timestamp_begin":1746804529.232922844, "rt":0.29, "ut":0.17, "st":0.11}}
{"link":{"timestamp_begin":1746804529.577377855, "rt":0.29, "ut":0.16, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746804522.034901868}
{"VCS_COMP_START_TIME": 1746804522.034901868}
{"VCS_COMP_END_TIME": 1746804529.940091456}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380196}}
{"vcselab": {"peak_mem": 174920}}
