```
module sub_64bit(
    input signed [63:0] A,
    input signed [63:0] B,
    output signed [63:0] result,
    output reg overflow
);
    wire signed [63:0] diff;
    
    assign diff = A - B;
    assign result = diff;

    always @(*) begin
        // Detect overflow conditions
        if ((A[63] == 0 && B[63] == 1 && diff[63] == 1) || // Positive overflow
            (A[63] == 1 && B[63] == 0 && diff[63] == 0))   // Negative overflow
        begin
            overflow = 1'b1;
        end else begin
            overflow = 1'b0;
        end
    end
    
endmodule
```