// Seed: 1400395430
module module_0 (
    output supply0 id_0,
    output wand id_1,
    output wor id_2,
    input uwire id_3
    , id_16,
    input wire id_4
    , id_17,
    output tri0 id_5,
    input wor id_6,
    output wire id_7,
    output tri1 id_8,
    input supply0 id_9,
    output supply0 id_10,
    input wire id_11,
    input wire id_12,
    input tri id_13,
    input wor id_14
);
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd92,
    parameter id_8 = 32'd86
) (
    output wand id_0,
    input supply0 id_1,
    input wire id_2,
    output wor id_3,
    input tri0 id_4,
    input supply0 _id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri1 _id_8,
    output wire id_9,
    output tri0 id_10,
    output uwire id_11,
    output tri id_12,
    input supply1 id_13,
    input uwire id_14,
    input wire id_15#(1, -1)
);
  module_0 modCall_1 (
      id_0,
      id_10,
      id_12,
      id_6,
      id_7,
      id_9,
      id_4,
      id_3,
      id_11,
      id_14,
      id_10,
      id_15,
      id_2,
      id_13,
      id_14
  );
  assign id_0  = id_8;
  assign id_12 = id_6;
  logic [-1 : id_8] id_17;
  assign id_10 = -1;
  logic [1 : id_5] id_18;
  ;
endmodule
