<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="EDA_Miniprojekt.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Clk_div_2.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Clk_div_2.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Clk_div_2.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Clk_div_2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Clk_div_2.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Miniprojekt.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Miniprojekt.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Miniprojekt.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Miniprojekt.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Miniprojekt.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Miniprojekt.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Miniprojekt.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Miniprojekt.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Miniprojekt.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Miniprojekt.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Miniprojekt.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Miniprojekt.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Miniprojekt.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Miniprojekt.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Miniprojekt.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Miniprojekt.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Miniprojekt.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Miniprojekt.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Miniprojekt.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="Miniprojekt.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Miniprojekt.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Miniprojekt.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Miniprojekt_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Miniprojekt_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Miniprojekt_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Miniprojekt_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Miniprojekt_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Miniprojekt_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Miniprojekt_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Miniprojekt_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Miniprojekt_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Miniprojekt_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Miniprojekt_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Miniprojekt_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Miniprojekt_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Miniprojekt_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Miniprojekt_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Miniprojekt_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGAdrive.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="VGAdrive.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="VGAdrive.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="VGAdrive.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="VGAdrive.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk_div_ctrl.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="clk_div_ctrl.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="clk_div_ctrl.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="clk_div_ctrl.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="clk_div_ctrl.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clkteiler1hz.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="clkteiler1hz.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="clkteiler1hz.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="miniprojekt.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="miniprojekt.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="miniprojekt.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vgatest.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="vgatest.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="vgatest.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="vgatest.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="vgatest.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1292946500" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1292946500">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1294176350" xil_pn:in_ck="4216520338753083320" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6253343435527205268" xil_pn:start_ts="1294176347">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Miniprojekt.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1292946504" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6109490672436589104" xil_pn:start_ts="1292946504">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1292946504" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1292946504">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1292946504" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6056155691218046766" xil_pn:start_ts="1292946504">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1292946504" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5485052969259075108" xil_pn:start_ts="1292946504">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1292946504" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3551287824866414470" xil_pn:start_ts="1292946504">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1294242788" xil_pn:in_ck="-1363223245353782685" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6014043386885671206" xil_pn:start_ts="1294242745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Miniprojekt.jhd"/>
      <outfile xil_pn:name="Miniprojekt.lso"/>
      <outfile xil_pn:name="Miniprojekt.ngc"/>
      <outfile xil_pn:name="Miniprojekt.ngr"/>
      <outfile xil_pn:name="Miniprojekt.prj"/>
      <outfile xil_pn:name="Miniprojekt.stx"/>
      <outfile xil_pn:name="Miniprojekt.syr"/>
      <outfile xil_pn:name="Miniprojekt.xst"/>
      <outfile xil_pn:name="Miniprojekt_vhdl.prj"/>
      <outfile xil_pn:name="Miniprojekt_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1294176363" xil_pn:in_ck="4913312808198" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5864239141378747346" xil_pn:start_ts="1294176363">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1294242801" xil_pn:in_ck="-7311509737095376392" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1394413605776105245" xil_pn:start_ts="1294242788">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Miniprojekt.bld"/>
      <outfile xil_pn:name="Miniprojekt.ngd"/>
      <outfile xil_pn:name="Miniprojekt_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1294242817" xil_pn:in_ck="-7311508330686758151" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="7728334167582700538" xil_pn:start_ts="1294242801">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Miniprojekt.pcf"/>
      <outfile xil_pn:name="Miniprojekt_map.map"/>
      <outfile xil_pn:name="Miniprojekt_map.mrp"/>
      <outfile xil_pn:name="Miniprojekt_map.ncd"/>
      <outfile xil_pn:name="Miniprojekt_map.ngm"/>
      <outfile xil_pn:name="Miniprojekt_map.xrpt"/>
      <outfile xil_pn:name="Miniprojekt_summary.xml"/>
      <outfile xil_pn:name="Miniprojekt_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1294242934" xil_pn:in_ck="3793602421333023890" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1188645837119704269" xil_pn:start_ts="1294242817">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Miniprojekt.ncd"/>
      <outfile xil_pn:name="Miniprojekt.pad"/>
      <outfile xil_pn:name="Miniprojekt.par"/>
      <outfile xil_pn:name="Miniprojekt.ptwx"/>
      <outfile xil_pn:name="Miniprojekt.unroutes"/>
      <outfile xil_pn:name="Miniprojekt.xpi"/>
      <outfile xil_pn:name="Miniprojekt_pad.csv"/>
      <outfile xil_pn:name="Miniprojekt_pad.txt"/>
      <outfile xil_pn:name="Miniprojekt_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1294242965" xil_pn:in_ck="4216520338753077871" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1294242934">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Miniprojekt.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="miniprojekt.bgn"/>
      <outfile xil_pn:name="miniprojekt.bit"/>
      <outfile xil_pn:name="miniprojekt.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1294242934" xil_pn:in_ck="-7311693976624365963" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1294242923">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Miniprojekt.twr"/>
      <outfile xil_pn:name="Miniprojekt.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
