#include "Dac.h"

Dac::Dac() {}
Dac::~Dac() {}

////////////////////////////////////////////////////////////////////////////////
/* Private Functions ---------------------------------------------------------*/
////////////////////////////////////////////////////////////////////////////////

uint16_t Dac::readRegisterFull(uint16_t reg) {
    /// @brief Reads a full 16-bit SGTL5000 register over I2C.

    // 1. REGISTER ADDRESS PREP
    // Build transmit frame with target register address.
    uint8_t txData[2];
    uint8_t rxData[2];
    txData[0] = (reg >> 8) & 0xFF;
    txData[1] = reg & 0xFF;

    // 2. I2C TRANSFER
    // Send register address, then read back two data bytes.
    if (i2cWaitReady(100) == HAL_OK) {
        HAL_I2C_Master_Transmit(&hi2c3, SGTL5000_I2C_ADDRESS, txData, 2, HAL_MAX_DELAY);
    }
    if (i2cWaitReady(100) == HAL_OK) {
        HAL_I2C_Master_Receive(&hi2c3, SGTL5000_I2C_ADDRESS, rxData, 2, HAL_MAX_DELAY);
    }

    // 3. DATA ASSEMBLY
    // Merge MSB/LSB to a single 16-bit value.
    return (rxData[0] << 8) | rxData[1];
}

void Dac::writeRegisterFull(uint16_t reg, uint16_t data) {
    /// @brief Writes a full 16-bit value to an SGTL5000 register.

    // 1. REGISTER FRAME PREP
    // Build register address + payload write frame.
    uint8_t txData[4];
    txData[0] = (reg >> 8) & 0xFF;
    txData[1] = reg & 0xFF;
    txData[2] = (data >> 8) & 0xFF;
    txData[3] = data & 0xFF;

    // 2. I2C WRITE
    // Transmit full write frame when bus is ready.
    if (i2cWaitReady(100) == HAL_OK) {
        HAL_I2C_Master_Transmit(&hi2c3, SGTL5000_I2C_ADDRESS, txData, 4, HAL_MAX_DELAY);
    }
}

uint16_t Dac::readRegisterMask(uint16_t reg, uint16_t mask, uint16_t shift) {
    /// @brief Reads a masked bitfield from a 16-bit SGTL5000 register.

    // 1. REGISTER ADDRESS PREP
    // Build transmit frame with target register address.
    uint8_t txData[2];
    uint8_t rxData[2];
    txData[0] = (reg >> 8) & 0xFF;
    txData[1] = reg & 0xFF;

    // 2. I2C READ SEQUENCE
    // Request register, then receive 16-bit data.
    if (i2cWaitReady(100) == HAL_OK) {
        HAL_I2C_Master_Transmit(&hi2c3, SGTL5000_I2C_ADDRESS, txData, 2, HAL_MAX_DELAY);
    }
    if (i2cWaitReady(100) == HAL_OK) {
        HAL_I2C_Master_Receive(&hi2c3, SGTL5000_I2C_ADDRESS, rxData, 2, HAL_MAX_DELAY);
    }

    // 3. MASK EXTRACTION
    // Apply mask and right shift to return field value.
    uint16_t data = (rxData[0] << 8) | rxData[1];
    return (data & mask) >> shift;
}

void Dac::writeRegisterMask(uint16_t reg, uint16_t mask, uint16_t shift, uint16_t input) {
    /// @brief Updates a masked bitfield in a register using read-modify-write.

    // 1. CURRENT VALUE READ
    // Read current register value before patching target field.
    uint8_t txData[4];
    uint8_t rxData[2];
    txData[0] = (reg >> 8) & 0xFF;
    txData[1] = reg & 0xFF;
    if (i2cWaitReady(100) == HAL_OK) {
        HAL_I2C_Master_Transmit(&hi2c3, SGTL5000_I2C_ADDRESS, txData, 2, HAL_MAX_DELAY);
    }
    if (i2cWaitReady(100) == HAL_OK) {
        HAL_I2C_Master_Receive(&hi2c3, SGTL5000_I2C_ADDRESS, rxData, 2, HAL_MAX_DELAY);
    }

    // 2. FIELD PATCH
    // Clear target mask and write updated input bits.
    uint16_t data = (rxData[0] << 8) | rxData[1];
    data = (data & (~mask)) + (input << shift);
    txData[2] = (data >> 8) & 0xFF;
    txData[3] = data & 0xFF;

    // 3. MODIFIED VALUE WRITE
    // Send patched register value back to codec.
    if (i2cWaitReady(100) == HAL_OK) {
        HAL_I2C_Master_Transmit(&hi2c3, SGTL5000_I2C_ADDRESS, txData, 4, HAL_MAX_DELAY);
    }
}

HAL_StatusTypeDef Dac::i2cWaitReady(uint32_t timeout) {
    /// @brief Waits until the I2C peripheral is ready or timeout expires.

    // 1. BUS READY WAIT LOOP
    // Poll bus state/mode until idle or timeout.
    uint32_t t0 = HAL_GetTick();
    while ((HAL_I2C_GetState(&hi2c3) != HAL_I2C_STATE_READY) || (HAL_I2C_GetMode(&hi2c3) != HAL_I2C_MODE_NONE)) {
        if ((HAL_GetTick() - t0) > timeout) return HAL_TIMEOUT;
        __WFE();
    }
    return HAL_OK;
}

////////////////////////////////////////////////////////////////////////////////
/* Public Functions ----------------------------------------------------------*/
////////////////////////////////////////////////////////////////////////////////

void Dac::initialize() {
    /// @brief Initializes SGTL5000 codec, routing, and startup gain staging.

    // 1. DEVICE PRESENCE CHECK
    // Verify codec responds on I2C before configuration.
    if (HAL_I2C_IsDeviceReady(&hi2c3, SGTL5000_I2C_ADDRESS, 1, 10) != HAL_OK) {
        return;
    }

    // 2. PRE-POWER POP REDUCTION
    // Force headphone level to minimum before analog power-up.
    writeRegisterMask(ANA_HP_CTRL_REG, ANA_HP_CTRL_HP_VOL_LEFT_MASK, ANA_HP_CTRL_HP_VOL_LEFT_SHIFT, 0x7F);
    writeRegisterMask(ANA_HP_CTRL_REG, ANA_HP_CTRL_HP_VOL_RIGHT_MASK, ANA_HP_CTRL_HP_VOL_RIGHT_SHIFT, 0x7F);

    // 3. REFERENCE STABILIZATION POWER-UP
    // Bring up internal reference and protection blocks.
    writeRegisterFull(ANA_POWER_REG, 0x4060);      // Power up VAG and Internal Regulators
    writeRegisterFull(LINREG_CTRL_REG, 0x006C);    // Set internal regulator to ~1.2V
    writeRegisterFull(REF_CTRL_REG, 0x01F2);       // Set VAG to 0.8V and Bias currents
    writeRegisterFull(LINE_OUT_CTRL_REG, 0x0F22);  // Set Line-Out reference current
    writeRegisterFull(SHORT_CTRL_REG, 0x0000);     // Short circuit protection thresholds

    // 4. ANALOG CONTROL CONFIGURATION
    // Register 0x0024 (CHIP_ANA_CTRL): Value 0x0035
    // Bit 8 (MUTE_LO): 0 (Unmute Line-Out)
    // Bit 6 (SELECT_HP): 0 (Route DAC output to Headphones)
    // Bit 5 (EN_ZCD_HP): 1 (Enable Zero-Cross Detector for pop-free volume adjustment)
    // Bit 4 (MUTE_HP): 1 (Keep HP output muted during setup)
    // Bit 2 (SELECT_ADC): 1 (Select Line-In for ADC input to isolate Microphone path)
    // Bit 0 (MUTE_ADC): 1 (Mute ADC unit to eliminate idle input noise)
    writeRegisterFull(ANA_CTRL_REG, 0x0035);

    // 5. DIGITAL ROUTING CONFIGURATION
    // Register 0x000A (CHIP_SSS_CTRL): Value 0x0010
    // Bits 5:4 (DAC_SELECT): 0x01 (Route I2S_IN directly to DAC, bypassing Digital Audio Processor)
    // Bits 1:0 (I2S_SELECT): 0x00 (ADC input to I2S_OUT - recording path is kept clean)
    writeRegisterFull(SSS_CTRL_REG, 0x0010);

    // Disable DAP core to keep startup signal path clean.
    writeRegisterMask(DAP_CONTROL_REG, DAP_CONTROL_DAP_EN_MASK, DAP_CONTROL_DAP_EN_SHIFT, 0x00);
    writeRegisterMask(REF_CTRL_REG, REF_CTRL_SMALL_POP_MASK, REF_CTRL_SMALL_POP_SHIFT, 0x01);

    // 6. I2S HARDWARE START
    // Start full-duplex I2S clocks before final analog stage enable.
    __HAL_UNLOCK(&hi2s3);
    __HAL_I2S_ENABLE(&hi2s3);
    HAL_I2SEx_TransmitReceive_DMA(&hi2s3, (uint16_t*)i2s_txBuffer, (uint16_t*)i2s_rxBuffer, I2S_TOTAL_BUFFER_SIZE);

    // 7. ANALOG POWER OPTIMIZATION
    // Register 0x0030 (CHIP_ANA_POWER): Value 0x40BD
    // Bit 14 (DAC_MONO): 1 (Stereo Mode)
    // Bit 7 (VAG_POWERUP): 1 (Power up VAG reference buffer)
    // Bit 5 (REFTOP_POWERUP): 1 (Power up reference bias currents)
    // Bit 4 (HP_POWERUP): 1 (Power up Headphone Amplifier)
    // Bit 3 (DAC_POWERUP): 1 (Power up DAC unit)
    // Bit 2 (CAPLESS_HP_POWERUP): 1 (Enable Capless mode for direct-coupled output)
    // Bit 1 (ADC_POWERUP): 0 (ADC OFF - Eliminates high-frequency analog hiss)
    // Bit 0 (LINEOUT_POWERUP): 1 (Line-Out Amplifier ON)
    writeRegisterFull(ANA_POWER_REG, 0x40BD);

    // 8. DIGITAL POWER CONFIGURATION
    // Register 0x0002 (CHIP_DIG_POWER): Value 0x0021
    // Bit 5 (DAC_EN): 1 (Enable Digital DAC logic)
    // Bit 4 (DAP_EN): 0 (DAP unit OFF for maximum digital silence)
    // Bit 1 (I2S_OUT_EN): 0 (Recording path digital logic OFF)
    // Bit 0 (I2S_IN_EN): 1 (Playback path digital logic ON)
    writeRegisterFull(DIG_POWER_REG, 0x0021);

    // 9. CLOCK AND DATA FORMAT CONFIGURATION
    // Apply I2S clock and data width settings for STM32H7 path.
    writeRegisterMask(CLK_CTRL_REG, CLK_CTRL_SYS_FS_MASK, CLK_CTRL_SYS_FS_SHIFT, 0x01);  // 44.1 kHz
    writeRegisterMask(I2S_CTRL_REG, I2S_CTRL_DLEN_MASK, I2S_CTRL_DLEN_SHIFT, 0x00);      // 32-bit Word Length (Matches STM32 DMA)
    writeRegisterMask(I2S_CTRL_REG, I2S_CTRL_SCLK_INV_MASK, I2S_CTRL_SCLK_INV_SHIFT, 0x00);

    // 10. FINAL UNMUTE AND GAIN STAGING
    // Set DAC and analog output gain to startup operating levels.
    writeRegisterMask(ADCDAC_CTRL_REG, ADCDAC_CTRL_DAC_MUTE_LEFT_MASK, ADCDAC_CTRL_DAC_MUTE_LEFT_SHIFT, 0x00);
    writeRegisterMask(ADCDAC_CTRL_REG, ADCDAC_CTRL_DAC_MUTE_RIGHT_MASK, ADCDAC_CTRL_DAC_MUTE_RIGHT_SHIFT, 0x00);
    writeRegisterMask(DAC_VOL_REG, DAC_VOL_LEFT_MASK, DAC_VOL_LEFT_SHIFT, 0x3C);
    writeRegisterMask(DAC_VOL_REG, DAC_VOL_RIGHT_MASK, DAC_VOL_RIGHT_SHIFT, 0x3C);

    // Apply base headphone level and unmute HP path.
    writeRegisterMask(ANA_HP_CTRL_REG, ANA_HP_CTRL_HP_VOL_LEFT_MASK, ANA_HP_CTRL_HP_VOL_LEFT_SHIFT, kHpBase);
    writeRegisterMask(ANA_HP_CTRL_REG, ANA_HP_CTRL_HP_VOL_RIGHT_MASK, ANA_HP_CTRL_HP_VOL_RIGHT_SHIFT, kHpBase);
    writeRegisterMask(ANA_CTRL_REG, ANA_CTRL_MUTE_HP_MASK, ANA_CTRL_MUTE_HP_SHIFT, 0x00);

    // Apply line-out startup level.
    writeRegisterMask(LINE_OUT_VOL_REG, LINE_OUT_VOL_LO_VOL_LEFT_MASK, LINE_OUT_VOL_LO_VOL_LEFT_SHIFT, 0x19);
    writeRegisterMask(LINE_OUT_VOL_REG, LINE_OUT_VOL_LO_VOL_RIGHT_MASK, LINE_OUT_VOL_LO_VOL_RIGHT_SHIFT, 0x19);
}

void Dac::enableLineIn() {
    /// @brief Enables line-in capture path and powers ADC record chain.

    // 1. ANALOG RECORD POWER ENABLE
    // Enable ADC analog path and related blocks.
    writeRegisterFull(ANA_POWER_REG, 0x40BF);

    // 2. DIGITAL RECORD POWER ENABLE
    // Enable ADC digital core and I2S output path.
    writeRegisterFull(DIG_POWER_REG, 0x0063);

    // 3. PRE-UNMUTE GAIN FLOOR
    // Set ADC gain to minimum before routing changes.
    writeRegisterMask(ANA_ADC_CTRL_REG, ANA_ADC_CTRL_ADC_VOL_LEFT_MASK, ANA_ADC_CTRL_ADC_VOL_LEFT_SHIFT, 0x00);
    writeRegisterMask(ANA_ADC_CTRL_REG, ANA_ADC_CTRL_ADC_VOL_RIGHT_MASK, ANA_ADC_CTRL_ADC_VOL_RIGHT_SHIFT, 0x00);

    // 4. INPUT ROUTING APPLY
    // Route line-in to ADC and unmute ADC path.
    writeRegisterFull(ANA_CTRL_REG, 0x0024);

    // 5. OPERATIONAL GAIN APPLY
    // Raise ADC gain to nominal capture level.
    writeRegisterMask(ANA_ADC_CTRL_REG, ANA_ADC_CTRL_ADC_VOL_LEFT_MASK, ANA_ADC_CTRL_ADC_VOL_LEFT_SHIFT, 0x17);
    writeRegisterMask(ANA_ADC_CTRL_REG, ANA_ADC_CTRL_ADC_VOL_RIGHT_MASK, ANA_ADC_CTRL_ADC_VOL_RIGHT_SHIFT, 0x17);
}

void Dac::disableLineIn() {
    /// @brief Disables line-in capture path and powers down record chain.

    // 1. PRE-MUTE GAIN FLOOR
    // Ramp ADC gain down before muting to avoid clicks.
    writeRegisterMask(ANA_ADC_CTRL_REG, ANA_ADC_CTRL_ADC_VOL_LEFT_MASK, ANA_ADC_CTRL_ADC_VOL_LEFT_SHIFT, 0x00);
    writeRegisterMask(ANA_ADC_CTRL_REG, ANA_ADC_CTRL_ADC_VOL_RIGHT_MASK, ANA_ADC_CTRL_ADC_VOL_RIGHT_SHIFT, 0x00);

    // 2. ADC MUTE APPLY
    // Mute ADC path in analog control register.
    writeRegisterMask(ANA_CTRL_REG, ANA_CTRL_MUTE_ADC_MASK, ANA_CTRL_MUTE_ADC_SHIFT, 0x01);

    // 3. ANALOG RECORD POWER-DOWN
    // Disable ADC analog power block.
    writeRegisterFull(ANA_POWER_REG, 0x40BD);

    // 4. DIGITAL RECORD POWER-DOWN
    // Disable ADC and I2S-out digital recording logic.
    writeRegisterFull(DIG_POWER_REG, 0x0021);
}

void Dac::loadPEQFilter() {
    /// @brief Loads predefined PEQ coefficients into SGTL5000 DAP filter slots.

    // 1. BAND TYPE CONFIGURATION
    // Set band modes: band 0 peaking, band 5-6 LPF.
    // 0x00: peaking/shelf, 0x01: lpf, 0x02: hpf
    writeRegisterFull(DAP_PEQ_PN_CFG_REG, 0x0030);  // 0011 0000 -> bands 5 & 6 as lpf

    // 2. BAND 5 COEFFICIENT LOAD
    // Load stage-1 LPF coefficients.
    writeRegisterFull(DAP_PEQ_PN_COEF_0_REG, 0x0FBA);  // b0
    writeRegisterFull(DAP_PEQ_PN_COEF_1_REG, 0x1F74);  // b1
    writeRegisterFull(DAP_PEQ_PN_COEF_2_REG, 0x0FBA);  // b2
    writeRegisterFull(DAP_PEQ_PN_COEF_3_REG, 0xBD7A);  // a1
    writeRegisterFull(DAP_PEQ_PN_COEF_4_REG, 0x397A);  // a2

    // 3. BAND 6 COEFFICIENT LOAD
    // Load stage-2 LPF coefficients.
    // note: registers for band 6 are usually indexed via the PN index register
    // assuming sequential access or specific register mapping:
    writeRegisterFull(DAP_PEQ_PN_IDX_REG, 0x06);       // select band 6
    writeRegisterFull(DAP_PEQ_PN_COEF_0_REG, 0x0B85);  // b0
    writeRegisterFull(DAP_PEQ_PN_COEF_1_REG, 0x170A);  // b1
    writeRegisterFull(DAP_PEQ_PN_COEF_2_REG, 0x0B85);  // b2
    writeRegisterFull(DAP_PEQ_PN_COEF_3_REG, 0xD26A);  // a1
    writeRegisterFull(DAP_PEQ_PN_COEF_4_REG, 0x290B);  // a2
}

void Dac::enableAudioPostProcessor() {
    /// @brief Enables SGTL5000 DAP post-processing block.
    writeRegisterMask(DAP_CONTROL_REG, DAP_CONTROL_DAP_EN_MASK, DAP_CONTROL_DAP_EN_SHIFT, 0x01);
}

void Dac::disableAudioPostProcessor() {
    /// @brief Disables SGTL5000 DAP post-processing block.
    writeRegisterMask(DAP_CONTROL_REG, DAP_CONTROL_DAP_EN_MASK, DAP_CONTROL_DAP_EN_SHIFT, 0x00);
}

void Dac::enableSurround() {
    /// @brief Enables surround processing mode in the DAP block.
    writeRegisterMask(DAP_SGTL_SURROUND_REG, DAP_SGTL_SURROUND_SELECT_MASK, DAP_SGTL_SURROUND_SELECT_SHIFT, 0x02);
}

void Dac::disableSurround() {
    /// @brief Disables surround processing mode in the DAP block.
    writeRegisterMask(DAP_SGTL_SURROUND_REG, DAP_SGTL_SURROUND_SELECT_MASK, DAP_SGTL_SURROUND_SELECT_SHIFT, 0x00);
}

void Dac::setSurround(uint8_t width) {
    /// @brief Ramps surround width parameter to the target value.

    // 1. RANGE CHECK
    // Accept only hardware-supported width range.
    if ((width >= 0x00) && (width <= 0x07)) {
        // 2. SMOOTH PARAMETER RAMP
        // Step toward target width to avoid abrupt artifacts.
        uint8_t currentWidth = readRegisterMask(DAP_SGTL_SURROUND_REG, DAP_SGTL_SURROUND_WIDTH_CONTROL_MASK, DAP_SGTL_SURROUND_WIDTH_CONTROL_SHIFT);
        uint8_t step = abs(width - currentWidth);
        if (step != 0) {
            for (uint8_t i = 0; i < step; i++) {
                (width > currentWidth) ? currentWidth += 1 : currentWidth -= 1;
                writeRegisterMask(DAP_SGTL_SURROUND_REG, DAP_SGTL_SURROUND_WIDTH_CONTROL_MASK, DAP_SGTL_SURROUND_WIDTH_CONTROL_SHIFT, currentWidth);
            }
        }
    }
}

void Dac::enableBassEnhance() {
    /// @brief Enables bass enhancement in DAP.
    writeRegisterMask(DAP_BASS_ENHANCE_REG, DAP_BASS_ENHANCE_EN_MASK, DAP_BASS_ENHANCE_EN_SHIFT, 0x01);
}

void Dac::disableBassEnhance() {
    /// @brief Disables bass enhancement in DAP.
    writeRegisterMask(DAP_BASS_ENHANCE_REG, DAP_BASS_ENHANCE_EN_MASK, DAP_BASS_ENHANCE_EN_SHIFT, 0x00);
}

void Dac::setBassEnhance(uint8_t lrLevel, uint8_t bassLevel) {
    /// @brief Ramps LR and bass enhancement levels to requested targets.

    // 1. LR LEVEL UPDATE
    // Validate range and ramp LR enhancement level.
    if ((lrLevel >= 0x00) && (lrLevel <= 0x3F)) {
        uint8_t currentLevel = readRegisterMask(DAP_BASS_ENHANCE_CTRL_REG, DAP_BASS_ENHANCE_CTRL_LR_LEVEL_MASK, DAP_BASS_ENHANCE_CTRL_LR_LEVEL_SHIFT);
        uint8_t step = abs(lrLevel - currentLevel);
        if (step != 0) {
            for (uint8_t i = 0; i < step; i++) {
                (lrLevel > currentLevel) ? currentLevel += 1 : currentLevel -= 1;
                writeRegisterMask(DAP_BASS_ENHANCE_CTRL_REG, DAP_BASS_ENHANCE_CTRL_LR_LEVEL_MASK, DAP_BASS_ENHANCE_CTRL_LR_LEVEL_SHIFT, currentLevel);
            }
        }
    }

    // 2. BASS LEVEL UPDATE
    // Validate range and ramp bass enhancement level.
    if ((bassLevel >= 0x00) && (bassLevel <= 0x7F)) {
        uint8_t currentLevel = readRegisterMask(DAP_BASS_ENHANCE_CTRL_REG, DAP_BASS_ENHANCE_BASS_LEVEL_MASK, DAP_BASS_ENHANCE_BASS_LEVEL_SHIFT);
        uint8_t step = abs(bassLevel - currentLevel);
        if (step != 0) {
            for (uint8_t i = 0; i < step; i++) {
                (bassLevel > currentLevel) ? currentLevel += 1 : currentLevel -= 1;
                writeRegisterMask(DAP_BASS_ENHANCE_CTRL_REG, DAP_BASS_ENHANCE_BASS_LEVEL_MASK, DAP_BASS_ENHANCE_BASS_LEVEL_SHIFT, currentLevel);
            }
        }
    }
}

void Dac::enable5BandEq() {
    /// @brief Enables the 5-band equalizer processing mode.
    writeRegisterMask(DAP_AUDIO_EQ_REG, DAP_AUDIO_EQ_EN_MASK, DAP_AUDIO_EQ_EN_SHIFT, 0x03);
}

void Dac::disable5BandEq() {
    /// @brief Disables the 5-band equalizer processing mode.
    writeRegisterMask(DAP_AUDIO_EQ_REG, DAP_AUDIO_EQ_EN_MASK, DAP_AUDIO_EQ_EN_SHIFT, 0x00);
}

void Dac::set5BandEQ_Freq00(uint8_t level) {
    /// @brief Ramps EQ band 0 gain to the target level.

    if ((level >= 0x00) && (level <= 0x5F)) {
        uint8_t currentLevel = readRegisterMask(DAP_AUDIO_EQ_BAND0_REG, DAP_AUDIO_EQ_BAND0_VOLUME_MASK, DAP_AUDIO_EQ_BAND0_VOLUME_SHIFT);
        uint8_t step = abs(level - currentLevel);
        if (step != 0) {
            for (uint8_t i = 0; i < step; i++) {
                (level > currentLevel) ? currentLevel += 1 : currentLevel -= 1;
                writeRegisterMask(DAP_AUDIO_EQ_BAND0_REG, DAP_AUDIO_EQ_BAND0_VOLUME_MASK, DAP_AUDIO_EQ_BAND0_VOLUME_SHIFT, currentLevel);
                HAL_Delay(1);
            }
        }
    }
}

void Dac::set5BandEQ_Freq01(uint8_t level) {
    /// @brief Ramps EQ band 1 gain to the target level.

    if ((level >= 0x00) && (level <= 0x5F)) {
        uint8_t currentLevel = readRegisterMask(DAP_AUDIO_EQ_BAND1_REG, DAP_AUDIO_EQ_BAND1_VOLUME_MASK, DAP_AUDIO_EQ_BAND1_VOLUME_SHIFT);
        uint8_t step = abs(level - currentLevel);
        if (step != 0) {
            for (uint8_t i = 0; i < step; i++) {
                (level > currentLevel) ? currentLevel += 1 : currentLevel -= 1;
                writeRegisterMask(DAP_AUDIO_EQ_BAND1_REG, DAP_AUDIO_EQ_BAND1_VOLUME_MASK, DAP_AUDIO_EQ_BAND1_VOLUME_SHIFT, currentLevel);
                HAL_Delay(1);
            }
        }
    }
}

void Dac::set5BandEQ_Freq02(uint8_t level) {
    /// @brief Ramps EQ band 2 gain to the target level.

    if ((level >= 0x00) && (level <= 0x5F)) {
        uint8_t currentLevel = readRegisterMask(DAP_AUDIO_EQ_BAND2_REG, DAP_AUDIO_EQ_BAND2_VOLUME_MASK, DAP_AUDIO_EQ_BAND2_VOLUME_SHIFT);
        uint8_t step = abs(level - currentLevel);
        if (step != 0) {
            for (uint8_t i = 0; i < step; i++) {
                (level > currentLevel) ? currentLevel += 1 : currentLevel -= 1;
                writeRegisterMask(DAP_AUDIO_EQ_BAND2_REG, DAP_AUDIO_EQ_BAND2_VOLUME_MASK, DAP_AUDIO_EQ_BAND2_VOLUME_SHIFT, currentLevel);
            }
        }
    }
}

void Dac::set5BandEQ_Freq03(uint8_t level) {
    /// @brief Ramps EQ band 3 gain to the target level.

    if ((level >= 0x00) && (level <= 0x5F)) {
        uint8_t currentLevel = readRegisterMask(DAP_AUDIO_EQ_BAND3_REG, DAP_AUDIO_EQ_BAND3_VOLUME_MASK, DAP_AUDIO_EQ_BAND3_VOLUME_SHIFT);
        uint8_t step = abs(level - currentLevel);
        if (step != 0) {
            for (uint8_t i = 0; i < step; i++) {
                (level > currentLevel) ? currentLevel += 1 : currentLevel -= 1;
                writeRegisterMask(DAP_AUDIO_EQ_BAND3_REG, DAP_AUDIO_EQ_BAND3_VOLUME_MASK, DAP_AUDIO_EQ_BAND3_VOLUME_SHIFT, currentLevel);
            }
        }
    }
}

void Dac::set5BandEQ_Freq04(uint8_t level) {
    /// @brief Ramps EQ band 4 gain to the target level.

    if ((level >= 0x00) && (level <= 0x5F)) {
        uint8_t currentLevel = readRegisterMask(DAP_AUDIO_EQ_BAND4_REG, DAP_AUDIO_EQ_BAND4_VOLUME_MASK, DAP_AUDIO_EQ_BAND4_VOLUME_SHIFT);
        uint8_t step = abs(level - currentLevel);
        if (step != 0) {
            for (uint8_t i = 0; i < step; i++) {
                (level > currentLevel) ? currentLevel += 1 : currentLevel -= 1;
                writeRegisterMask(DAP_AUDIO_EQ_BAND4_REG, DAP_AUDIO_EQ_BAND4_VOLUME_MASK, DAP_AUDIO_EQ_BAND4_VOLUME_SHIFT, currentLevel);
            }
        }
    }
}

void Dac::muteHeadphone() {
    /// @brief Mutes headphone output path.

    writeRegisterMask(ANA_CTRL_REG, ANA_CTRL_MUTE_HP_MASK, ANA_CTRL_MUTE_HP_SHIFT, 0x01);
}

void Dac::unmuteHeadphone() {
    /// @brief Unmutes headphone output path.

    writeRegisterMask(ANA_CTRL_REG, ANA_CTRL_MUTE_HP_MASK, ANA_CTRL_MUTE_HP_SHIFT, 0x00);
}

void Dac::setHeadphoneVolume(uint8_t volume_) {
    /// @brief Ramps headphone volume smoothly to target mixer step.

    // 1. TARGET LOOKUP
    // Map UI volume index to codec register data.
    uint8_t hpData = kMixerHpVolumeDataLibrary[volume_].data;
    uint8_t currentHpData = (uint8_t)(readRegisterFull(ANA_HP_CTRL_REG) >> 8);

    // 2. SMOOTH RAMP
    // Increment/decrement one step at a time to target.
    if (currentHpData != hpData) {
        int8_t increment;
        (currentHpData < hpData) ? increment = 1 : increment = -1;
        while (currentHpData != hpData) {
            currentHpData += increment;
            writeRegisterFull(ANA_HP_CTRL_REG, (currentHpData << 8) | currentHpData);
        }
    }
}

void Dac::muteLineout() {
    /// @brief Mutes line-out output path.

    writeRegisterMask(ANA_CTRL_REG, ANA_CTRL_MUTE_LO_MASK, ANA_CTRL_MUTE_LO_SHIFT, 0x01);
}

void Dac::unmuteLineout() {
    /// @brief Unmutes line-out output path.

    writeRegisterMask(ANA_CTRL_REG, ANA_CTRL_MUTE_LO_MASK, ANA_CTRL_MUTE_LO_SHIFT, 0x00);
}

void Dac::setLineoutVolume(uint8_t volume_) {
    /// @brief Ramps line-out volume smoothly to target mixer step.

    // 1. TARGET LOOKUP
    // Map UI volume index to codec register data.
    uint8_t loData = kMixerLoVolumeDataLibrary[volume_].data;
    uint8_t currentLoData = (uint8_t)(readRegisterFull(LINE_OUT_VOL_REG) >> 8);

    // 2. SMOOTH RAMP
    // Increment/decrement one step at a time to target.
    if (currentLoData != loData) {
        int8_t increment;
        (currentLoData < loData) ? increment = 1 : increment = -1;
        while (currentLoData != loData) {
            currentLoData += increment;
            writeRegisterFull(LINE_OUT_VOL_REG, (currentLoData << 8) | currentLoData);
        }
    }
}

void Dac::audioOn() {
    /// @brief Placeholder for enabling runtime audio output state.
}

void Dac::audioOff() {
    /// @brief Placeholder for disabling runtime audio output state.
}

void Dac::enableAVC() {
    /// @brief Enables automatic volume control.

    writeRegisterMask(DAP_AVC_CTRL_REG, DAP_AVC_CTRL_EN_MASK, DAP_AVC_CTRL_EN_SHIFT, 0x01);
}

void Dac::disableAVC() {
    /// @brief Disables automatic volume control.

    writeRegisterMask(DAP_AVC_CTRL_REG, DAP_AVC_CTRL_EN_MASK, DAP_AVC_CTRL_EN_SHIFT, 0x00);
}

void Dac::testOn() {
    /// @brief Loads diagnostic filter coefficients into test filter slots.

    // 1. TEST COEFFICIENT TABLE
    // Define hardcoded biquad coefficients for test path.
    int filterCoef[7][5] = {
        {266072, -514164, 248121, 514165, -252048},
        {262120, -522148, 260093, 522149, -260069},
        {256275, -512012, 256275, 512013, -250406},
        {206760, -391574, 206760, 391575, -151375},
        {268252, -367346, 155924, 367347, -162031},
        {263811, -234013, 204217, 234014, -205882},
        {321343, -9222, 249942, 112935, -205427}};

    // 2. COEFFICIENT WRITE LOOP
    // Push each filter section into codec coefficient RAM.
    for (int i = 0; i < 7; i++) {
        writeRegisterFull(DAP_COEF_WR_B0_MSB_REG, (filterCoef[i][0] >> 4) & 0xFFFF);
        writeRegisterFull(DAP_COEF_WR_B0_LSB_REG, filterCoef[i][0] & 0x0F);
        writeRegisterFull(DAP_COEF_WR_B1_MSB_REG, (filterCoef[i][1] >> 4) & 0xFFFF);
        writeRegisterFull(DAP_COEF_WR_B1_LSB_REG, filterCoef[i][1] & 0x0F);
        writeRegisterFull(DAP_COEF_WR_B2_MSB_REG, (filterCoef[i][2] >> 4) & 0xFFFF);
        writeRegisterFull(DAP_COEF_WR_B2_LSB_REG, filterCoef[i][2] & 0x0F);
        writeRegisterFull(DAP_COEF_WR_A1_MSB_REG, (filterCoef[i][3] >> 4) & 0xFFFF);
        writeRegisterFull(DAP_COEF_WR_A1_LSB_REG, filterCoef[i][3] & 0x0F);
        writeRegisterFull(DAP_COEF_WR_A2_MSB_REG, (filterCoef[i][4] >> 4) & 0xFFFF);
        writeRegisterFull(DAP_COEF_WR_A2_LSB_REG, filterCoef[i][4] & 0x0F);
        writeRegisterFull(DAP_FILTER_COEF_ACCESS_REG, 0x0101 + i);
    }
}

void Dac::testOff() {
    /// @brief Clears diagnostic filter coefficients from test filter slots.

    // 1. ZERO COEFFICIENT TABLE
    // Prepare zeroed coefficients to disable test filters.
    int filterCoef[7][5] = {{0}, {0}, {0}, {0}, {0}, {0}, {0}};

    // 2. COEFFICIENT CLEAR LOOP
    // Write zeroed sections into codec coefficient RAM.
    for (int i = 0; i < 7; i++) {
        writeRegisterFull(DAP_COEF_WR_B0_MSB_REG, (filterCoef[i][0] >> 4) & 0xFFFF);
        writeRegisterFull(DAP_COEF_WR_B0_LSB_REG, filterCoef[i][0] & 0x0F);
        writeRegisterFull(DAP_COEF_WR_B1_MSB_REG, (filterCoef[i][1] >> 4) & 0xFFFF);
        writeRegisterFull(DAP_COEF_WR_B1_LSB_REG, filterCoef[i][1] & 0x0F);
        writeRegisterFull(DAP_COEF_WR_B2_MSB_REG, (filterCoef[i][2] >> 4) & 0xFFFF);
        writeRegisterFull(DAP_COEF_WR_B2_LSB_REG, filterCoef[i][2] & 0x0F);
        writeRegisterFull(DAP_COEF_WR_A1_MSB_REG, (filterCoef[i][3] >> 4) & 0xFFFF);
        writeRegisterFull(DAP_COEF_WR_A1_LSB_REG, filterCoef[i][3] & 0x0F);
        writeRegisterFull(DAP_COEF_WR_A2_MSB_REG, (filterCoef[i][4] >> 4) & 0xFFFF);
        writeRegisterFull(DAP_COEF_WR_A2_LSB_REG, filterCoef[i][4] & 0x0F);
        writeRegisterFull(DAP_FILTER_COEF_ACCESS_REG, 0x0101 + i);
    }
}
