Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jan  4 17:41:07 2023
| Host         : DESKTOP-LA8ISAJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hdmi_trans_top_control_sets_placed.rpt
| Design       : hdmi_trans_top
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    15 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     13 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              97 |           39 |
| No           | No                    | Yes                    |              42 |           22 |
| No           | Yes                   | No                     |              41 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              53 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------------+---------------------------------+------------------+----------------+
|        Clock Signal       |        Enable Signal        |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+---------------------------+-----------------------------+---------------------------------+------------------+----------------+
|  inst_clock/inst/clk_out1 | inst_vga_shift/cnt_v        | inst_vga_shift/cnt_v[0]_i_1_n_0 |                4 |             13 |
|  inst_clock/inst/clk_out1 | inst_vga_shift/E[0]         | inst_vga_shift/rst              |                4 |             16 |
|  inst_clock/inst/clk_out1 | inst_vga_shift/x[0]_i_1_n_0 | inst_vga_shift/rst              |                6 |             24 |
|  inst_clock/inst/clk_out1 |                             | inst_vga_shift/rst              |               33 |             83 |
|  inst_clock/inst/clk_out1 |                             |                                 |               39 |             97 |
+---------------------------+-----------------------------+---------------------------------+------------------+----------------+


