# RISC-V-CPU
This is my master's degree final thesis. I'll design a RISC-V CPU according to its open ISA, using the Chisel library (https://www.chisel-lang.org/)
