
?
Feature available: %s
81*common2
ImplementationZ17-81
:
Feature available: %s
81*common2
	SynthesisZ17-81
s
+Loading parts and site information from %s
36*device2/
-/opt/Xilinx/Vivado/2013.1/data/parts/arch.xmlZ21-36
Ä
!Parsing RTL primitives file [%s]
14*netlist2E
C/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/rtl/prims/rtl_prims.xmlZ29-14
â
*Finished parsing RTL primitives file [%s]
11*netlist2E
C/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/rtl/prims/rtl_prims.xmlZ29-11
n
$Using Tcl App repository from '%s'.
323*common2/
-/opt/Xilinx/Vivado/2013.1/data/XilinxTclStoreZ17-362
u
)Updating Tcl app persistent manifest '%s'325*common21
//home/cms005/.Xilinx/Vivado/tclapp/manifest.tclZ17-364
Z
Command: %s
53*	vivadotcl22
0synth_design -top fpgaTop -part xc7k325tffg900-2Z4-113
/

Starting synthesis...

3*	vivadotclZ4-3
r
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2

xc7k325tZ17-347
b
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2

xc7k325tZ17-349
O
%Your %s license expires in %s day(s)
86*common2
	Synthesis2
17Z17-86
à
%s*synth2y
wstarting Rtl Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 181.266 ; gain = 66.805

∆
synthesizing module '%s'638*oasys2	
fpgaTop2
{/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/fpgaTop_mm705.v2
58@Z8-638
Ü
synthesizing module '%s'638*oasys2	
IBUFGDS2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
111738@Z8-638
L
%s*synth2=
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 

F
%s*synth27
5	Parameter DIFF_TERM bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 

H
%s*synth29
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 

û
%done synthesizing module '%s' (%s#%s)256*oasys2	
IBUFGDS2
12
382;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
111738@Z8-256
Å
synthesizing module '%s'638*oasys2
BUFG2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
5298@Z8-638
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2
22
382;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
5298@Z8-256
Ã
synthesizing module '%s'638*oasys2
mkFTop_mm7052~
z/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkFTop_mm705.v2
1948@Z8-638
Ÿ
synthesizing module '%s'638*oasys2
mkAckAggregatorDM12Ö
Ä/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkAckAggregatorDM1.v2
518@Z8-638
∑
synthesizing module '%s'638*oasys2
FIFO22q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
A
%s*synth22
0	Parameter width bound to: 134 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

œ
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO22
32
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
«
synthesizing module '%s'638*oasys2
FIFO2__parameterized02q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 16 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized02
32
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2
mkAckAggregatorDM12
42
382Ö
Ä/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkAckAggregatorDM1.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
mkAckTracker2~
z/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkAckTracker.v2
808@Z8-638
„
%done synthesizing module '%s' (%s#%s)256*oasys2
mkAckTracker2
52
382~
z/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkAckTracker.v2
808@Z8-256
À
synthesizing module '%s'638*oasys2
mkMLConsumer2~
z/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMLConsumer.v2
498@Z8-638
«
synthesizing module '%s'638*oasys2
FIFO2__parameterized12q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
A
%s*synth22
0	Parameter width bound to: 128 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized12
52
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
«
synthesizing module '%s'638*oasys2
FIFO2__parameterized22q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
A
%s*synth22
0	Parameter width bound to: 129 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized22
52
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
«
synthesizing module '%s'638*oasys2
FIFO2__parameterized32q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 40 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized32
52
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
„
%done synthesizing module '%s' (%s#%s)256*oasys2
mkMLConsumer2
62
382~
z/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMLConsumer.v2
498@Z8-256
Ω
synthesizing module '%s'638*oasys2
mkFAU2w
s/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkFAU.v2
578@Z8-638
∑
synthesizing module '%s'638*oasys2
BRAM22q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/BRAM2.v2
308@Z8-638
6
%s*synth2'
%	Parameter PIPELINED bound to: 1'b0 

E
%s*synth26
4	Parameter ADDR_WIDTH bound to: 10 - type: integer 

F
%s*synth27
5	Parameter DATA_WIDTH bound to: 134 - type: integer 

?
%s*synth20
.	Parameter MEMSIZE bound to: 11'b10000000000 

œ
%done synthesizing module '%s' (%s#%s)256*oasys2
BRAM22
72
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/BRAM2.v2
308@Z8-256
ø
synthesizing module '%s'638*oasys2
	SizedFIFO2u
q/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SizedFIFO.v2
588@Z8-638
C
%s*synth24
2	Parameter p1width bound to: 134 - type: integer 

A
%s*synth22
0	Parameter p2depth bound to: 3 - type: integer 

F
%s*synth27
5	Parameter p3cntr_width bound to: 1 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

B
%s*synth23
1	Parameter p2depth2 bound to: 1 - type: integer 

»
-case statement is not full and has no default155*oasys2u
q/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SizedFIFO.v2
1438@Z8-155
»
-case statement is not full and has no default155*oasys2u
q/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SizedFIFO.v2
2008@Z8-155
◊
%done synthesizing module '%s' (%s#%s)256*oasys2
	SizedFIFO2
82
382u
q/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SizedFIFO.v2
588@Z8-256
π
synthesizing module '%s'638*oasys2
FIFO102r
n/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO10.v2
478@Z8-638
A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

—
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO102
92
382r
n/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO10.v2
478@Z8-256
∑
synthesizing module '%s'638*oasys2
FIFO12q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO1.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 10 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

–
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO12
102
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO1.v2
518@Z8-256
ê
0Net %s in module/entity %s does not have driver.3422*oasys2<
:bram_serverAdapterB_cnt_4_PLUS_IF_bram_serverA_ETC___d10002
mkFAUZ8-3848
÷
%done synthesizing module '%s' (%s#%s)256*oasys2
mkFAU2
112
382w
s/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkFAU.v2
578@Z8-256
Ω
synthesizing module '%s'638*oasys2
mkFDU2w
s/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkFDU.v2
798@Z8-638
ﬁ
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2w
s/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkFDU.v2
7418@Z8-2943
ê
0Net %s in module/entity %s does not have driver.3422*oasys2<
:bram_serverAdapterB_cnt_4_PLUS_IF_bram_serverA_ETC___d10002
mkFDUZ8-3848
÷
%done synthesizing module '%s' (%s#%s)256*oasys2
mkFDU2
122
382w
s/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkFDU.v2
798@Z8-256
…
synthesizing module '%s'638*oasys2
mkHBDG2QABS2}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkHBDG2QABS.v2
588@Z8-638
‰
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkHBDG2QABS.v2
3638@Z8-2943
‰
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkHBDG2QABS.v2
3848@Z8-2943
‰
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkHBDG2QABS.v2
3918@Z8-2943
‰
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkHBDG2QABS.v2
3848@Z8-2943
‰
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkHBDG2QABS.v2
3848@Z8-2943
‰
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkHBDG2QABS.v2
3848@Z8-2943
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
mkHBDG2QABS2
132
382}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkHBDG2QABS.v2
588@Z8-256
â
synthesizing module '%s'638*oasys2

IDELAYCTRL2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
127218@Z8-638
¢
%done synthesizing module '%s' (%s#%s)256*oasys2

IDELAYCTRL2
142
382;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
127218@Z8-256
¡
synthesizing module '%s'638*oasys2

MakeResetA2v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/MakeResetA.v2
408@Z8-638
B
%s*synth23
1	Parameter RSTDELAY bound to: 1 - type: integer 

1
%s*synth2"
 	Parameter init bound to: 1'b0 

¡
synthesizing module '%s'638*oasys2

SyncResetA2v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncResetA.v2
438@Z8-638
B
%s*synth23
1	Parameter RSTDELAY bound to: 1 - type: integer 

⁄
%done synthesizing module '%s' (%s#%s)256*oasys2

SyncResetA2
152
382v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncResetA.v2
438@Z8-256
⁄
%done synthesizing module '%s' (%s#%s)256*oasys2

MakeResetA2
162
382v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/MakeResetA.v2
408@Z8-256
«
synthesizing module '%s'638*oasys2
ResetInverter2y
u/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/ResetInverter.v2
308@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2
ResetInverter2
172
382y
u/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/ResetInverter.v2
308@Z8-256
‘
synthesizing module '%s'638*oasys2
mkMergeToWireDM12Ç
~/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeToWireDM1.v2
968@Z8-638
˚
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ç
~/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeToWireDM1.v2
4738@Z8-3536
Í
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ç
~/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeToWireDM1.v2
4238@Z8-2943
Í
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ç
~/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeToWireDM1.v2
3938@Z8-2943
Í
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ç
~/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeToWireDM1.v2
4238@Z8-2943
Í
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2Ç
~/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeToWireDM1.v2
4238@Z8-2943
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2
mkMergeToWireDM12
182
382Ç
~/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeToWireDM1.v2
968@Z8-256
—
synthesizing module '%s'638*oasys2
mkMergeForkFAU2Ä
|/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeForkFAU.v2
1128@Z8-638
Í
%done synthesizing module '%s' (%s#%s)256*oasys2
mkMergeForkFAU2
192
382Ä
|/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeForkFAU.v2
1128@Z8-256
–
synthesizing module '%s'638*oasys2
mkMergeForkFDU2Ä
|/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeForkFDU.v2
688@Z8-638
˘
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ä
|/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeForkFDU.v2
4208@Z8-3536
È
%done synthesizing module '%s' (%s#%s)256*oasys2
mkMergeForkFDU2
202
382Ä
|/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeForkFDU.v2
688@Z8-256
À
synthesizing module '%s'638*oasys2
mkMLProducer2~
z/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMLProducer.v2
428@Z8-638
«
synthesizing module '%s'638*oasys2
FIFO2__parameterized42q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 32 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

‡
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized42
202
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
Â
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2~
z/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMLProducer.v2
2698@Z8-2943
z
0Net %s in module/entity %s does not have driver.3422*oasys2
MUX_lfsr_r_write_1__VAL_10[3]2
mkMLProducerZ8-3848
z
0Net %s in module/entity %s does not have driver.3422*oasys2
MUX_lfsr_r_write_1__VAL_10[5]2
mkMLProducerZ8-3848
}
0Net %s in module/entity %s does not have driver.3422*oasys2"
 MUX_lfsr_r_write_1__VAL_10[30:7]2
mkMLProducerZ8-3848
‰
%done synthesizing module '%s' (%s#%s)256*oasys2
mkMLProducer2
212
382~
z/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMLProducer.v2
428@Z8-256
∆
synthesizing module '%s'638*oasys2
	mkGbeQABS2{
w/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkGbeQABS.v2
2248@Z8-638
:
%s*synth2+
)	Parameter hasDebugLogic bound to: 1'b0 

«
synthesizing module '%s'638*oasys2
FIFO2__parameterized52q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 27 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

‡
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized52
212
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
«
synthesizing module '%s'638*oasys2
FIFO2__parameterized62q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 17 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

‡
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized62
212
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
ª
synthesizing module '%s'638*oasys2	
Counter2s
o/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/Counter.v2
478@Z8-638
?
%s*synth20
.	Parameter width bound to: 8 - type: integer 

8
%s*synth2)
'	Parameter init bound to: 8'b00000000 

‘
%done synthesizing module '%s' (%s#%s)256*oasys2	
Counter2
222
382s
o/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/Counter.v2
478@Z8-256
À
synthesizing module '%s'638*oasys2
Counter__parameterized02s
o/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/Counter.v2
478@Z8-638
?
%s*synth20
.	Parameter width bound to: 4 - type: integer 

4
%s*synth2%
#	Parameter init bound to: 4'b0110 

‰
%done synthesizing module '%s' (%s#%s)256*oasys2
Counter__parameterized02
222
382s
o/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/Counter.v2
478@Z8-256
Ω
synthesizing module '%s'638*oasys2

TriState2t
p/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/TriState.v2
308@Z8-638
?
%s*synth20
.	Parameter width bound to: 1 - type: integer 

÷
%done synthesizing module '%s' (%s#%s)256*oasys2

TriState2
232
382t
p/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/TriState.v2
308@Z8-256
—
synthesizing module '%s'638*oasys2
MakeResetA__parameterized02v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/MakeResetA.v2
408@Z8-638
C
%s*synth24
2	Parameter RSTDELAY bound to: 16 - type: integer 

1
%s*synth2"
 	Parameter init bound to: 1'b0 

—
synthesizing module '%s'638*oasys2
SyncResetA__parameterized02v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncResetA.v2
438@Z8-638
C
%s*synth24
2	Parameter RSTDELAY bound to: 16 - type: integer 

Í
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncResetA__parameterized02
232
382v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncResetA.v2
438@Z8-256
Í
%done synthesizing module '%s' (%s#%s)256*oasys2
MakeResetA__parameterized02
232
382v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/MakeResetA.v2
408@Z8-256
ƒ
synthesizing module '%s'638*oasys2

mkQBGMAC2z
v/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkQBGMAC.v2
3868@Z8-638
¿
synthesizing module '%s'638*oasys2
mkGMAC2x
t/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkGMAC.v2
3858@Z8-638
ª
synthesizing module '%s'638*oasys2	
SyncBit2s
o/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncBit.v2
428@Z8-638
1
%s*synth2"
 	Parameter init bound to: 1'b0 

‘
%done synthesizing module '%s' (%s#%s)256*oasys2	
SyncBit2
242
382s
o/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncBit.v2
428@Z8-256
Ç
synthesizing module '%s'638*oasys2
BUFIO2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
7188@Z8-638
õ
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFIO2
252
382;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
7188@Z8-256
Ü
synthesizing module '%s'638*oasys2	
IODELAY2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
149608@Z8-638
B
%s*synth23
1	Parameter DELAY_SRC bound to: I - type: string 

Q
%s*synth2B
@	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 

H
%s*synth29
7	Parameter IDELAY_TYPE bound to: FIXED - type: string 

K
%s*synth2<
:	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 

F
%s*synth27
5	Parameter IDELAY_VALUE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter ODELAY_VALUE bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 

ü
%done synthesizing module '%s' (%s#%s)256*oasys2	
IODELAY2
262
382;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
149608@Z8-256
—
synthesizing module '%s'638*oasys2
SyncResetA__parameterized12v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncResetA.v2
438@Z8-638
B
%s*synth23
1	Parameter RSTDELAY bound to: 7 - type: integer 

Í
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncResetA__parameterized12
262
382v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncResetA.v2
438@Z8-256
Å
synthesizing module '%s'638*oasys2
BUFR2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
8578@Z8-638
I
%s*synth2:
8	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 

I
%s*synth2:
8	Parameter SIM_DEVICE bound to: VIRTEX4 - type: string 

ö
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFR2
272
382;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
8578@Z8-256
¡
synthesizing module '%s'638*oasys2	
mkCRC322y
u/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkCRC32.v2
558@Z8-638
⁄
%done synthesizing module '%s' (%s#%s)256*oasys2	
mkCRC322
282
382y
u/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkCRC32.v2
558@Z8-256
Ω
synthesizing module '%s'638*oasys2

SyncFIFO2t
p/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncFIFO.v2
478@Z8-638
D
%s*synth25
3	Parameter dataWidth bound to: 10 - type: integer 

?
%s*synth20
.	Parameter depth bound to: 8 - type: integer 

C
%s*synth24
2	Parameter indxWidth bound to: 3 - type: integer 

÷
%done synthesizing module '%s' (%s#%s)256*oasys2

SyncFIFO2
292
382t
p/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncFIFO.v2
478@Z8-256
É
synthesizing module '%s'638*oasys2
ODDR2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
210138@Z8-638
M
%s*synth2>
<	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 

1
%s*synth2"
 	Parameter INIT bound to: 1'b0 

B
%s*synth23
1	Parameter SRTYPE bound to: SYNC - type: string 

ú
%done synthesizing module '%s' (%s#%s)256*oasys2
ODDR2
302
382;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
210138@Z8-256
Õ
synthesizing module '%s'638*oasys2
SyncFIFO__parameterized02t
p/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncFIFO.v2
478@Z8-638
D
%s*synth25
3	Parameter dataWidth bound to: 10 - type: integer 

@
%s*synth21
/	Parameter depth bound to: 16 - type: integer 

C
%s*synth24
2	Parameter indxWidth bound to: 4 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncFIFO__parameterized02
302
382t
p/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncFIFO.v2
478@Z8-256
Ò
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2x
t/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkGMAC.v2
15748@Z8-3536
‡
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2x
t/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkGMAC.v2
15068@Z8-2943
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2
mkGMAC2
312
382x
t/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkGMAC.v2
3858@Z8-256
Õ
synthesizing module '%s'638*oasys2
SyncFIFO__parameterized12t
p/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncFIFO.v2
478@Z8-638
D
%s*synth25
3	Parameter dataWidth bound to: 40 - type: integer 

?
%s*synth20
.	Parameter depth bound to: 8 - type: integer 

C
%s*synth24
2	Parameter indxWidth bound to: 3 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncFIFO__parameterized12
312
382t
p/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncFIFO.v2
478@Z8-256
«
synthesizing module '%s'638*oasys2
FIFO2__parameterized72q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 10 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

‡
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized72
312
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2

mkQBGMAC2
322
382z
v/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkQBGMAC.v2
3868@Z8-256
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2
	mkGbeQABS2
332
382{
w/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkGbeQABS.v2
2248@Z8-256
«
synthesizing module '%s'638*oasys2

mkReceiver2|
x/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkReceiver.v2
448@Z8-638
«
synthesizing module '%s'638*oasys2
FIFO2__parameterized82q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
?
%s*synth20
.	Parameter width bound to: 5 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

‡
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized82
332
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
Ù
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2|
x/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkReceiver.v2
3298@Z8-3536
Ù
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2|
x/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkReceiver.v2
4028@Z8-3536
„
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2|
x/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkReceiver.v2
2448@Z8-2943
„
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2|
x/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkReceiver.v2
2878@Z8-2943
‡
%done synthesizing module '%s' (%s#%s)256*oasys2

mkReceiver2
342
382|
x/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkReceiver.v2
448@Z8-256
—
synthesizing module '%s'638*oasys2
SyncResetA__parameterized22v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncResetA.v2
438@Z8-638
C
%s*synth24
2	Parameter RSTDELAY bound to: 15 - type: integer 

Í
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncResetA__parameterized22
342
382v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncResetA.v2
438@Z8-256
…
synthesizing module '%s'638*oasys2
mkSenderDM12}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkSenderDM1.v2
448@Z8-638
«
synthesizing module '%s'638*oasys2
FIFO2__parameterized92q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
A
%s*synth22
0	Parameter width bound to: 133 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

‡
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized92
342
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
ı
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkSenderDM1.v2
4688@Z8-3536
ı
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkSenderDM1.v2
5138@Z8-3536
ı
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkSenderDM1.v2
5798@Z8-3536
‰
2unable to generate logic for unpartitioned %s node2943*oasys2
	construct2}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkSenderDM1.v2
3098@Z8-2943
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
mkSenderDM12
352
382}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkSenderDM1.v2
448@Z8-256
ä
synthesizing module '%s'638*oasys2
IBUFDS_GTE22;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
109378@Z8-638
E
%s*synth26
4	Parameter CLKCM_CFG bound to: TRUE - type: string 

G
%s*synth28
6	Parameter CLKRCV_TRST bound to: TRUE - type: string 

:
%s*synth2+
)	Parameter CLKSWING_CFG bound to: 2'b11 

£
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFDS_GTE22
362
382;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
109378@Z8-256
—
synthesizing module '%s'638*oasys2
SyncResetA__parameterized32v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncResetA.v2
438@Z8-638
B
%s*synth23
1	Parameter RSTDELAY bound to: 0 - type: integer 

Í
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncResetA__parameterized32
362
382v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncResetA.v2
438@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2
mkFTop_mm7052
372
382~
z/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkFTop_mm705.v2
1948@Z8-256
è
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
ftop2
mkFTop_mm7052
232
202
{/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/fpgaTop_mm705.v2
438@Z8-350
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2	
fpgaTop2
382
382
{/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/fpgaTop_mm705.v2
58@Z8-256
â
%s*synth2z
xfinished Rtl Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 342.695 ; gain = 228.234

(
%s*synth2
Report Check Netlist: 

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

R
%s*synth2C
A     |Item             |Errors|Warnings|Status|Description      

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

R
%s*synth2C
A1    |multi_driven_nets|     0|       0|Passed|Multi driven nets

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

K
-Analyzing %s Unisim elements for replacement
17*netlist2
13Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
ç
Loading clock regions from %s
13*device2V
T/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xmlZ21-13
é
Loading clock buffers from %s
11*device2W
U/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xmlZ21-11
ä
&Loading clock placement rules from %s
318*place2J
H/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/ClockPlacerRules.xmlZ30-318
à
)Loading package pin functions from %s...
17*device2F
D/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/PinFunctions.xmlZ21-17
ä
Loading package from %s
16*device2Y
W/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xmlZ21-16
}
Loading io standards from %s
15*device2G
E/opt/Xilinx/Vivado/2013.1/data/./parts/xilinx/kintex7/IOStandards.xmlZ21-15
â
+Loading device configuration modes from %s
14*device2E
C/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/kintex7/ConfigModes.xmlZ21-14
Ñ
/Loading list of drcs for the architecture : %s
17*drc2?
=/opt/Xilinx/Vivado/2013.1/data/./parts/xilinx/kintex7/drc.xmlZ23-17
5

Processing XDC Constraints
244*projectZ1-262
<
%Done setting XDC timing constraints.
35*timingZ38-35
ó
Parsing XDC File [%s]
179*designutils2a
_/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/constrs_1/imports/constrs/kc705.xdcZ20-179
†
Finished Parsing XDC File [%s]
178*designutils2a
_/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/constrs_1/imports/constrs/kc705.xdcZ20-178
∑
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2a
_/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/constrs_1/imports/constrs/kc705.xdc2_
]/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.runs/synth_1/.Xil/fpgaTop_propImpl.xdcZ1-236
?
&Completed Processing XDC Constraints

245*projectZ1-263
*
closing all dcps
277*projectZ1-463
≠
!Unisim Transformation Summary:
%s111*project2q
o  A total of 2 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  IODELAY => IDELAYE2: 1 instances
Z1-111
1
%Phase 0 | Netlist Checksum: bc700daa
*common
Ñ
%s*synth2u
sstarting synthesize : Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 929.906 ; gain = 815.445

∆
synthesizing module '%s'638*oasys2	
fpgaTop2
{/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/fpgaTop_mm705.v2
58@Z8-638
Ü
synthesizing module '%s'638*oasys2	
IBUFGDS2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
111738@Z8-638
L
%s*synth2=
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 

F
%s*synth27
5	Parameter DIFF_TERM bound to: FALSE - type: string 

I
%s*synth2:
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 

H
%s*synth29
7	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 

I
%s*synth2:
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 

û
%done synthesizing module '%s' (%s#%s)256*oasys2	
IBUFGDS2
12
382;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
111738@Z8-256
Å
synthesizing module '%s'638*oasys2
BUFG2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
5298@Z8-638
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFG2
22
382;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
5298@Z8-256
Ã
synthesizing module '%s'638*oasys2
mkFTop_mm7052~
z/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkFTop_mm705.v2
1948@Z8-638
Ÿ
synthesizing module '%s'638*oasys2
mkAckAggregatorDM12Ö
Ä/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkAckAggregatorDM1.v2
518@Z8-638
∑
synthesizing module '%s'638*oasys2
FIFO22q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
A
%s*synth22
0	Parameter width bound to: 134 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

œ
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO22
32
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
«
synthesizing module '%s'638*oasys2
FIFO2__parameterized02q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 16 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized02
32
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
Ò
%done synthesizing module '%s' (%s#%s)256*oasys2
mkAckAggregatorDM12
42
382Ö
Ä/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkAckAggregatorDM1.v2
518@Z8-256
À
synthesizing module '%s'638*oasys2
mkAckTracker2~
z/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkAckTracker.v2
808@Z8-638
„
%done synthesizing module '%s' (%s#%s)256*oasys2
mkAckTracker2
52
382~
z/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkAckTracker.v2
808@Z8-256
À
synthesizing module '%s'638*oasys2
mkMLConsumer2~
z/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMLConsumer.v2
498@Z8-638
«
synthesizing module '%s'638*oasys2
FIFO2__parameterized12q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
A
%s*synth22
0	Parameter width bound to: 128 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized12
52
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
«
synthesizing module '%s'638*oasys2
FIFO2__parameterized22q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
A
%s*synth22
0	Parameter width bound to: 129 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized22
52
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
«
synthesizing module '%s'638*oasys2
FIFO2__parameterized32q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 40 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized32
52
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
„
%done synthesizing module '%s' (%s#%s)256*oasys2
mkMLConsumer2
62
382~
z/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMLConsumer.v2
498@Z8-256
Ω
synthesizing module '%s'638*oasys2
mkFAU2w
s/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkFAU.v2
578@Z8-638
∑
synthesizing module '%s'638*oasys2
BRAM22q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/BRAM2.v2
308@Z8-638
6
%s*synth2'
%	Parameter PIPELINED bound to: 1'b0 

E
%s*synth26
4	Parameter ADDR_WIDTH bound to: 10 - type: integer 

F
%s*synth27
5	Parameter DATA_WIDTH bound to: 134 - type: integer 

?
%s*synth20
.	Parameter MEMSIZE bound to: 11'b10000000000 

c
?The signal %s was recognized as a true dual port RAM template.
3473*oasys2	
RAM_regZ8-3971
œ
%done synthesizing module '%s' (%s#%s)256*oasys2
BRAM22
72
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/BRAM2.v2
308@Z8-256
ø
synthesizing module '%s'638*oasys2
	SizedFIFO2u
q/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SizedFIFO.v2
588@Z8-638
C
%s*synth24
2	Parameter p1width bound to: 134 - type: integer 

A
%s*synth22
0	Parameter p2depth bound to: 3 - type: integer 

F
%s*synth27
5	Parameter p3cntr_width bound to: 1 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

B
%s*synth23
1	Parameter p2depth2 bound to: 1 - type: integer 

»
-case statement is not full and has no default155*oasys2u
q/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SizedFIFO.v2
1438@Z8-155
»
-case statement is not full and has no default155*oasys2u
q/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SizedFIFO.v2
2008@Z8-155
◊
%done synthesizing module '%s' (%s#%s)256*oasys2
	SizedFIFO2
82
382u
q/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SizedFIFO.v2
588@Z8-256
π
synthesizing module '%s'638*oasys2
FIFO102r
n/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO10.v2
478@Z8-638
A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

—
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO102
92
382r
n/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO10.v2
478@Z8-256
∑
synthesizing module '%s'638*oasys2
FIFO12q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO1.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 10 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

–
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO12
102
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO1.v2
518@Z8-256
÷
%done synthesizing module '%s' (%s#%s)256*oasys2
mkFAU2
112
382w
s/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkFAU.v2
578@Z8-256
Ω
synthesizing module '%s'638*oasys2
mkFDU2w
s/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkFDU.v2
798@Z8-638
÷
%done synthesizing module '%s' (%s#%s)256*oasys2
mkFDU2
122
382w
s/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkFDU.v2
798@Z8-256
…
synthesizing module '%s'638*oasys2
mkHBDG2QABS2}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkHBDG2QABS.v2
588@Z8-638
ê
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2
sr_reg2
1202
1182}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkHBDG2QABS.v2
12908@Z8-3936
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
mkHBDG2QABS2
132
382}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkHBDG2QABS.v2
588@Z8-256
â
synthesizing module '%s'638*oasys2

IDELAYCTRL2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
127218@Z8-638
¢
%done synthesizing module '%s' (%s#%s)256*oasys2

IDELAYCTRL2
142
382;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
127218@Z8-256
¡
synthesizing module '%s'638*oasys2

MakeResetA2v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/MakeResetA.v2
408@Z8-638
B
%s*synth23
1	Parameter RSTDELAY bound to: 1 - type: integer 

1
%s*synth2"
 	Parameter init bound to: 1'b0 

¡
synthesizing module '%s'638*oasys2

SyncResetA2v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncResetA.v2
438@Z8-638
B
%s*synth23
1	Parameter RSTDELAY bound to: 1 - type: integer 

⁄
%done synthesizing module '%s' (%s#%s)256*oasys2

SyncResetA2
152
382v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncResetA.v2
438@Z8-256
⁄
%done synthesizing module '%s' (%s#%s)256*oasys2

MakeResetA2
162
382v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/MakeResetA.v2
408@Z8-256
«
synthesizing module '%s'638*oasys2
ResetInverter2y
u/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/ResetInverter.v2
308@Z8-638
‡
%done synthesizing module '%s' (%s#%s)256*oasys2
ResetInverter2
172
382y
u/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/ResetInverter.v2
308@Z8-256
‘
synthesizing module '%s'638*oasys2
mkMergeToWireDM12Ç
~/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeToWireDM1.v2
968@Z8-638
˚
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ç
~/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeToWireDM1.v2
4738@Z8-3536
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2
mkMergeToWireDM12
182
382Ç
~/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeToWireDM1.v2
968@Z8-256
—
synthesizing module '%s'638*oasys2
mkMergeForkFAU2Ä
|/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeForkFAU.v2
1128@Z8-638
ë
.merging register '%s' into '%s' in module '%s'3438*oasys2
macDst_reg[47:0]2
macSrc_reg[47:0]2
mkMergeForkFAU2Ä
|/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeForkFAU.v2
4578@Z8-3888
Í
%done synthesizing module '%s' (%s#%s)256*oasys2
mkMergeForkFAU2
192
382Ä
|/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeForkFAU.v2
1128@Z8-256
–
synthesizing module '%s'638*oasys2
mkMergeForkFDU2Ä
|/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeForkFDU.v2
688@Z8-638
˘
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2Ä
|/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeForkFDU.v2
4208@Z8-3536
ë
.merging register '%s' into '%s' in module '%s'3438*oasys2
macDst_reg[47:0]2
macSrc_reg[47:0]2
mkMergeForkFDU2Ä
|/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeForkFDU.v2
3538@Z8-3888
È
%done synthesizing module '%s' (%s#%s)256*oasys2
mkMergeForkFDU2
202
382Ä
|/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMergeForkFDU.v2
688@Z8-256
À
synthesizing module '%s'638*oasys2
mkMLProducer2~
z/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMLProducer.v2
428@Z8-638
«
synthesizing module '%s'638*oasys2
FIFO2__parameterized42q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 32 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

‡
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized42
202
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
‰
%done synthesizing module '%s' (%s#%s)256*oasys2
mkMLProducer2
212
382~
z/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkMLProducer.v2
428@Z8-256
∆
synthesizing module '%s'638*oasys2
	mkGbeQABS2{
w/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkGbeQABS.v2
2248@Z8-638
:
%s*synth2+
)	Parameter hasDebugLogic bound to: 1'b0 

«
synthesizing module '%s'638*oasys2
FIFO2__parameterized52q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 27 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

‡
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized52
212
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
«
synthesizing module '%s'638*oasys2
FIFO2__parameterized62q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 17 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

‡
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized62
212
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
ª
synthesizing module '%s'638*oasys2	
Counter2s
o/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/Counter.v2
478@Z8-638
?
%s*synth20
.	Parameter width bound to: 8 - type: integer 

8
%s*synth2)
'	Parameter init bound to: 8'b00000000 

‘
%done synthesizing module '%s' (%s#%s)256*oasys2	
Counter2
222
382s
o/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/Counter.v2
478@Z8-256
À
synthesizing module '%s'638*oasys2
Counter__parameterized02s
o/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/Counter.v2
478@Z8-638
?
%s*synth20
.	Parameter width bound to: 4 - type: integer 

4
%s*synth2%
#	Parameter init bound to: 4'b0110 

‰
%done synthesizing module '%s' (%s#%s)256*oasys2
Counter__parameterized02
222
382s
o/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/Counter.v2
478@Z8-256
Ω
synthesizing module '%s'638*oasys2

TriState2t
p/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/TriState.v2
308@Z8-638
?
%s*synth20
.	Parameter width bound to: 1 - type: integer 

÷
%done synthesizing module '%s' (%s#%s)256*oasys2

TriState2
232
382t
p/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/TriState.v2
308@Z8-256
—
synthesizing module '%s'638*oasys2
MakeResetA__parameterized02v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/MakeResetA.v2
408@Z8-638
C
%s*synth24
2	Parameter RSTDELAY bound to: 16 - type: integer 

1
%s*synth2"
 	Parameter init bound to: 1'b0 

—
synthesizing module '%s'638*oasys2
SyncResetA__parameterized02v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncResetA.v2
438@Z8-638
C
%s*synth24
2	Parameter RSTDELAY bound to: 16 - type: integer 

Í
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncResetA__parameterized02
232
382v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncResetA.v2
438@Z8-256
Í
%done synthesizing module '%s' (%s#%s)256*oasys2
MakeResetA__parameterized02
232
382v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/MakeResetA.v2
408@Z8-256
ƒ
synthesizing module '%s'638*oasys2

mkQBGMAC2z
v/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkQBGMAC.v2
3868@Z8-638
¿
synthesizing module '%s'638*oasys2
mkGMAC2x
t/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkGMAC.v2
3858@Z8-638
ª
synthesizing module '%s'638*oasys2	
SyncBit2s
o/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncBit.v2
428@Z8-638
1
%s*synth2"
 	Parameter init bound to: 1'b0 

‘
%done synthesizing module '%s' (%s#%s)256*oasys2	
SyncBit2
242
382s
o/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncBit.v2
428@Z8-256
Ç
synthesizing module '%s'638*oasys2
BUFIO2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
7188@Z8-638
õ
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFIO2
252
382;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
7188@Z8-256
Ü
synthesizing module '%s'638*oasys2	
IODELAY2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
149608@Z8-638
B
%s*synth23
1	Parameter DELAY_SRC bound to: I - type: string 

Q
%s*synth2B
@	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 

H
%s*synth29
7	Parameter IDELAY_TYPE bound to: FIXED - type: string 

K
%s*synth2<
:	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 

F
%s*synth27
5	Parameter IDELAY_VALUE bound to: 0 - type: integer 

F
%s*synth27
5	Parameter ODELAY_VALUE bound to: 0 - type: integer 

Q
%s*synth2B
@	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 

ü
%done synthesizing module '%s' (%s#%s)256*oasys2	
IODELAY2
262
382;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
149608@Z8-256
—
synthesizing module '%s'638*oasys2
SyncResetA__parameterized12v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncResetA.v2
438@Z8-638
B
%s*synth23
1	Parameter RSTDELAY bound to: 7 - type: integer 

Í
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncResetA__parameterized12
262
382v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncResetA.v2
438@Z8-256
Å
synthesizing module '%s'638*oasys2
BUFR2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
8578@Z8-638
I
%s*synth2:
8	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 

I
%s*synth2:
8	Parameter SIM_DEVICE bound to: VIRTEX4 - type: string 

ö
%done synthesizing module '%s' (%s#%s)256*oasys2
BUFR2
272
382;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2
8578@Z8-256
¡
synthesizing module '%s'638*oasys2	
mkCRC322y
u/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkCRC32.v2
558@Z8-638
⁄
%done synthesizing module '%s' (%s#%s)256*oasys2	
mkCRC322
282
382y
u/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkCRC32.v2
558@Z8-256
Ω
synthesizing module '%s'638*oasys2

SyncFIFO2t
p/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncFIFO.v2
478@Z8-638
D
%s*synth25
3	Parameter dataWidth bound to: 10 - type: integer 

?
%s*synth20
.	Parameter depth bound to: 8 - type: integer 

C
%s*synth24
2	Parameter indxWidth bound to: 3 - type: integer 

÷
%done synthesizing module '%s' (%s#%s)256*oasys2

SyncFIFO2
292
382t
p/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncFIFO.v2
478@Z8-256
É
synthesizing module '%s'638*oasys2
ODDR2;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
210138@Z8-638
M
%s*synth2>
<	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 

1
%s*synth2"
 	Parameter INIT bound to: 1'b0 

B
%s*synth23
1	Parameter SRTYPE bound to: SYNC - type: string 

ú
%done synthesizing module '%s' (%s#%s)256*oasys2
ODDR2
302
382;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
210138@Z8-256
Õ
synthesizing module '%s'638*oasys2
SyncFIFO__parameterized02t
p/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncFIFO.v2
478@Z8-638
D
%s*synth25
3	Parameter dataWidth bound to: 10 - type: integer 

@
%s*synth21
/	Parameter depth bound to: 16 - type: integer 

C
%s*synth24
2	Parameter indxWidth bound to: 4 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncFIFO__parameterized02
302
382t
p/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncFIFO.v2
478@Z8-256
Ò
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2x
t/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkGMAC.v2
15748@Z8-3536
Ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2
mkGMAC2
312
382x
t/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkGMAC.v2
3858@Z8-256
Õ
synthesizing module '%s'638*oasys2
SyncFIFO__parameterized12t
p/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncFIFO.v2
478@Z8-638
D
%s*synth25
3	Parameter dataWidth bound to: 40 - type: integer 

?
%s*synth20
.	Parameter depth bound to: 8 - type: integer 

C
%s*synth24
2	Parameter indxWidth bound to: 3 - type: integer 

Ê
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncFIFO__parameterized12
312
382t
p/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncFIFO.v2
478@Z8-256
«
synthesizing module '%s'638*oasys2
FIFO2__parameterized72q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
@
%s*synth21
/	Parameter width bound to: 10 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

‡
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized72
312
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
›
%done synthesizing module '%s' (%s#%s)256*oasys2

mkQBGMAC2
322
382z
v/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkQBGMAC.v2
3868@Z8-256
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2
	mkGbeQABS2
332
382{
w/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkGbeQABS.v2
2248@Z8-256
«
synthesizing module '%s'638*oasys2

mkReceiver2|
x/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkReceiver.v2
448@Z8-638
«
synthesizing module '%s'638*oasys2
FIFO2__parameterized82q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
?
%s*synth20
.	Parameter width bound to: 5 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

‡
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized82
332
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
Ù
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2|
x/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkReceiver.v2
3298@Z8-3536
Ù
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2|
x/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkReceiver.v2
4028@Z8-3536
‡
%done synthesizing module '%s' (%s#%s)256*oasys2

mkReceiver2
342
382|
x/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkReceiver.v2
448@Z8-256
—
synthesizing module '%s'638*oasys2
SyncResetA__parameterized22v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncResetA.v2
438@Z8-638
C
%s*synth24
2	Parameter RSTDELAY bound to: 15 - type: integer 

Í
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncResetA__parameterized22
342
382v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncResetA.v2
438@Z8-256
…
synthesizing module '%s'638*oasys2
mkSenderDM12}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkSenderDM1.v2
448@Z8-638
«
synthesizing module '%s'638*oasys2
FIFO2__parameterized92q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-638
A
%s*synth22
0	Parameter width bound to: 133 - type: integer 

A
%s*synth22
0	Parameter guarded bound to: 1 - type: integer 

‡
%done synthesizing module '%s' (%s#%s)256*oasys2
FIFO2__parameterized92
342
382q
m/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/FIFO2.v2
518@Z8-256
ı
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkSenderDM1.v2
4688@Z8-3536
ı
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkSenderDM1.v2
5138@Z8-3536
ı
?HDL ADVISOR - Pragma %s detected. Simulation mismatch may occur3412*oasys2
parallel_case2}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkSenderDM1.v2
5798@Z8-3536
‚
%done synthesizing module '%s' (%s#%s)256*oasys2
mkSenderDM12
352
382}
y/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkSenderDM1.v2
448@Z8-256
ä
synthesizing module '%s'638*oasys2
IBUFDS_GTE22;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
109378@Z8-638
E
%s*synth26
4	Parameter CLKCM_CFG bound to: TRUE - type: string 

G
%s*synth28
6	Parameter CLKRCV_TRST bound to: TRUE - type: string 

:
%s*synth2+
)	Parameter CLKSWING_CFG bound to: 2'b11 

£
%done synthesizing module '%s' (%s#%s)256*oasys2
IBUFDS_GTE22
362
382;
7/opt/Xilinx/Vivado/2013.1/scripts/rt/data/unisim_comp.v2	
109378@Z8-256
—
synthesizing module '%s'638*oasys2
SyncResetA__parameterized32v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncResetA.v2
438@Z8-638
B
%s*synth23
1	Parameter RSTDELAY bound to: 0 - type: integer 

Í
%done synthesizing module '%s' (%s#%s)256*oasys2
SyncResetA__parameterized32
362
382v
r/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/pt/Bluespec/lib/Verilog/SyncResetA.v2
438@Z8-256
Â
%done synthesizing module '%s' (%s#%s)256*oasys2
mkFTop_mm7052
372
382~
z/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/mkFTop_mm705.v2
1948@Z8-256
è
Ginstance '%s' of module '%s' requires %s connections, but only %s given350*oasys2
ftop2
mkFTop_mm7052
232
202
{/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/fpgaTop_mm705.v2
438@Z8-350
ﬂ
%done synthesizing module '%s' (%s#%s)256*oasys2	
fpgaTop2
382
382
{/home/cms005/Desktop/cms_v0/vivado/project_2/project_2.srcs/sources_1/imports/ome/cms005/Desktop/cms_v0/rtl/fpgaTop_mm705.v2
58@Z8-256
Ñ
%s*synth2u
sfinished synthesize : Time (s): cpu = 00:01:37 ; elapsed = 00:01:49 . Memory (MB): peak = 929.906 ; gain = 815.445

£
%s*synth2ì
êFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:01:50 . Memory (MB): peak = 929.906 ; gain = 815.445

≥
$decloning instance '%s' (%s) to '%s'223*oasys21
/ftop/qabsFunnel/qbgmac/gmac/txRS_iobTxClk_reset2
ResetInverter22
0ftop/qabsFunnel/qbgmac/gmac/txRS_iobTxData_resetZ8-223
≤
$decloning instance '%s' (%s) to '%s'223*oasys21
/ftop/qabsFunnel/qbgmac/gmac/txRS_iobTxClk_reset2
ResetInverter21
/ftop/qabsFunnel/qbgmac/gmac/txRS_iobTxEna_resetZ8-223
≤
$decloning instance '%s' (%s) to '%s'223*oasys21
/ftop/qabsFunnel/qbgmac/gmac/txRS_iobTxClk_reset2
ResetInverter21
/ftop/qabsFunnel/qbgmac/gmac/txRS_iobTxErr_resetZ8-223
à
$decloning instance '%s' (%s) to '%s'223*oasys2
ftop/qabsFunnel/qbgmac/ovfBit2	
SyncBit2
ftop/qabsFunnel/qbgmac/unfBitZ8-223
)
%s*synth2
Report RTL Partitions: 

?
%s*synth20
.-----+-----------------+-----------+---------

?
%s*synth20
.     |RTL Partition    |Replication|Instances

?
%s*synth20
.-----+-----------------+-----------+---------

?
%s*synth20
.1    |mkFTop_mm705__GB0|          1|    33916

?
%s*synth20
.2    |mkFTop_mm705__GB1|          1|    17798

?
%s*synth20
.3    |mkFTop_mm705__GB2|          1|    16482

?
%s*synth20
.4    |mkFTop_mm705__GB3|          1|    17573

?
%s*synth20
.5    |fpgaTop__GC0     |          1|        2

?
%s*synth20
.-----+-----------------+-----------+---------

{
%s*synth2l
jPart Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB8 0 RAMB16 0 RAMB18 140 RAMB36 70)

ü
%s*synth2è
åFinished Loading Part and Timing Information : Time (s): cpu = 00:01:51 ; elapsed = 00:02:03 . Memory (MB): peak = 929.906 ; gain = 815.445

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     32 Bit       Adders := 6     

?
%s*synth20
.	   2 Input     25 Bit       Adders := 1     

?
%s*synth20
.	   2 Input     16 Bit       Adders := 7     

?
%s*synth20
.	   3 Input     16 Bit       Adders := 2     

?
%s*synth20
.	   2 Input     12 Bit       Adders := 1     

?
%s*synth20
.	   2 Input     10 Bit       Adders := 24    

?
%s*synth20
.	   3 Input     10 Bit       Adders := 2     

?
%s*synth20
.	   3 Input      8 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      8 Bit       Adders := 66    

?
%s*synth20
.	   4 Input      6 Bit       Adders := 4     

?
%s*synth20
.	   3 Input      6 Bit       Adders := 2     

?
%s*synth20
.	   3 Input      5 Bit       Adders := 1     

?
%s*synth20
.	   5 Input      5 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      5 Bit       Adders := 7     

?
%s*synth20
.	   3 Input      4 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 3     

?
%s*synth20
.	   3 Input      3 Bit       Adders := 4     

?
%s*synth20
.	   2 Input      3 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 3     

?
%s*synth20
.	   2 Input      1 Bit       Adders := 17    


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input     32 Bit         XORs := 2     

?
%s*synth20
.	   2 Input     25 Bit         XORs := 1     

?
%s*synth20
.	   2 Input     10 Bit         XORs := 2     

?
%s*synth20
.	   2 Input      5 Bit         XORs := 4     

?
%s*synth20
.	   2 Input      4 Bit         XORs := 12    

?
%s*synth20
.	   2 Input      3 Bit         XORs := 8     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              384 Bit    Registers := 2     

?
%s*synth20
.	              192 Bit    Registers := 1     

?
%s*synth20
.	              134 Bit    Registers := 93    

?
%s*synth20
.	              133 Bit    Registers := 2     

?
%s*synth20
.	              129 Bit    Registers := 12    

?
%s*synth20
.	              128 Bit    Registers := 6     

?
%s*synth20
.	              118 Bit    Registers := 1     

?
%s*synth20
.	               80 Bit    Registers := 1     

?
%s*synth20
.	               48 Bit    Registers := 3     

?
%s*synth20
.	               40 Bit    Registers := 18    

?
%s*synth20
.	               33 Bit    Registers := 3     

?
%s*synth20
.	               32 Bit    Registers := 12    

?
%s*synth20
.	               30 Bit    Registers := 1     

?
%s*synth20
.	               27 Bit    Registers := 2     

?
%s*synth20
.	               25 Bit    Registers := 1     

?
%s*synth20
.	               17 Bit    Registers := 3     

?
%s*synth20
.	               16 Bit    Registers := 53    

?
%s*synth20
.	               12 Bit    Registers := 1     

?
%s*synth20
.	               10 Bit    Registers := 32    

?
%s*synth20
.	                8 Bit    Registers := 9     

?
%s*synth20
.	                6 Bit    Registers := 8     

?
%s*synth20
.	                5 Bit    Registers := 20    

?
%s*synth20
.	                4 Bit    Registers := 16    

?
%s*synth20
.	                3 Bit    Registers := 9     

?
%s*synth20
.	                2 Bit    Registers := 17    

?
%s*synth20
.	                1 Bit    Registers := 318   


%s*synth2
+---RAMs : 

?
%s*synth20
.	             134K Bit         RAMs := 4     

?
%s*synth20
.	              320 Bit         RAMs := 2     

?
%s*synth20
.	              268 Bit         RAMs := 8     

?
%s*synth20
.	              160 Bit         RAMs := 1     

?
%s*synth20
.	               80 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   5 Input    134 Bit        Muxes := 8     

?
%s*synth20
.	   4 Input    134 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input    133 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     33 Bit        Muxes := 3     

?
%s*synth20
.	   3 Input     32 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 24    

?
%s*synth20
.	   2 Input     25 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input     16 Bit        Muxes := 7     

?
%s*synth20
.	   4 Input     16 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 35    

?
%s*synth20
.	   4 Input      8 Bit        Muxes := 5     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 77    

?
%s*synth20
.	   5 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 2     

?
%s*synth20
.	   6 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 9     

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   5 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 7     

?
%s*synth20
.	   5 Input      1 Bit        Muxes := 8     

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 72    

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 334   

4
%s*synth2%
#Hierarchical RTL Component report 

!
%s*synth2
Module fpgaTop 

0
%s*synth2!
Detailed RTL Component Info : 

#
%s*synth2
Module mkGbeQABS 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     25 Bit       Adders := 1     


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input     25 Bit         XORs := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 1     

?
%s*synth20
.	               25 Bit    Registers := 1     

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 22    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     25 Bit        Muxes := 3     

#
%s*synth2
Module FIFO10__3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

#
%s*synth2
Module FIFO2__11 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

*
%s*synth2
Module mkMergeToWireDM1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 1     

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	                8 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 7     

/
%s*synth2 
Module FIFO2__parameterized9 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              133 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

$
%s*synth2
Module SyncBit__6 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

/
%s*synth2 
Module FIFO2__parameterized6 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               17 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

$
%s*synth2
Module mkReceiver 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   3 Input      6 Bit       Adders := 1     

?
%s*synth20
.	   4 Input      6 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      1 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              384 Bit    Registers := 1     

?
%s*synth20
.	                6 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   6 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

 
%s*synth2
Module FIFO10 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

#
%s*synth2
Module FIFO10__7 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

 
%s*synth2
Module mkGMAC 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     12 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      5 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      4 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      3 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               48 Bit    Registers := 1     

?
%s*synth20
.	               12 Bit    Registers := 1     

?
%s*synth20
.	                8 Bit    Registers := 2     

?
%s*synth20
.	                6 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 1     

?
%s*synth20
.	                3 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 15    


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 3     

?
%s*synth20
.	   5 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      3 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 10    

#
%s*synth2
Module FIFO2__27 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO2__19 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     


%s*synth2
Module FIFO1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

!
%s*synth2
Module mkCRC32 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input     32 Bit         XORs := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 9     

2
%s*synth2#
!Module FIFO2__parameterized0__8 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

2
%s*synth2#
!Module FIFO2__parameterized3__5 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               40 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

&
%s*synth2
Module SizedFIFO__4 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      1 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              268 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   5 Input    134 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 9     

&
%s*synth2
Module mkMLConsumer 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     32 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               33 Bit    Registers := 1     

?
%s*synth20
.	               32 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     33 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 4     

3
%s*synth2$
"Module FIFO2__parameterized0__13 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

/
%s*synth2 
Module FIFO2__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO10__5 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

$
%s*synth2
Module SyncBit__8 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

"
%s*synth2
Module FIFO1__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

"
%s*synth2
Module FIFO2__5 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

4
%s*synth2%
#Module SyncResetA__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               17 Bit    Registers := 1     

2
%s*synth2#
!Module FIFO2__parameterized2__5 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              129 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

/
%s*synth2 
Module FIFO2__parameterized8 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

*
%s*synth2
Module ResetInverter__1 

0
%s*synth2!
Detailed RTL Component Info : 

2
%s*synth2#
!Module FIFO2__parameterized3__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               40 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

"
%s*synth2
Module FIFO2__9 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO2__22 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO2__29 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO2__12 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

/
%s*synth2 
Module FIFO2__parameterized7 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO2__28 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

2
%s*synth2#
!Module FIFO2__parameterized0__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO2__25 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO10__9 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

2
%s*synth2#
!Module FIFO2__parameterized0__9 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO10__6 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

#
%s*synth2
Module FIFO2__36 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO10__4 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

)
%s*synth2
Module mkMLProducer__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     32 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      8 Bit       Adders := 33    

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              128 Bit    Registers := 1     

?
%s*synth20
.	               33 Bit    Registers := 1     

?
%s*synth20
.	               32 Bit    Registers := 2     

?
%s*synth20
.	                8 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     33 Bit        Muxes := 1     

?
%s*synth20
.	   3 Input     32 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 16    

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

#
%s*synth2
Module FIFO2__30 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

2
%s*synth2#
!Module FIFO2__parameterized0__6 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO2__13 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

&
%s*synth2
Module SizedFIFO__6 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      1 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              268 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   5 Input    134 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 9     

$
%s*synth2
Module SyncBit__7 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

2
%s*synth2#
!Module SyncFIFO__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      5 Bit         XORs := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 1     

?
%s*synth20
.	                6 Bit    Registers := 3     

?
%s*synth20
.	                5 Bit    Registers := 4     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              160 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

"
%s*synth2
Module FIFO2__6 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

'
%s*synth2
Module SyncResetA__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

4
%s*synth2%
#Module MakeResetA__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

3
%s*synth2$
"Module FIFO2__parameterized0__12 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

&
%s*synth2
Module mkAckTracker 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

/
%s*synth2 
Module FIFO2__parameterized3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               40 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

(
%s*synth2
Module mkMergeForkFAU 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               48 Bit    Registers := 1     

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

"
%s*synth2
Module mkQBGMAC 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      2 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               30 Bit    Registers := 1     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 2     

?
%s*synth20
.	   4 Input      8 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   4 Input      1 Bit        Muxes := 3     

$
%s*synth2
Module SyncBit__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

&
%s*synth2
Module mkMLProducer 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     32 Bit       Adders := 2     

?
%s*synth20
.	   2 Input      8 Bit       Adders := 33    

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              128 Bit    Registers := 1     

?
%s*synth20
.	               33 Bit    Registers := 1     

?
%s*synth20
.	               32 Bit    Registers := 2     

?
%s*synth20
.	                8 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     33 Bit        Muxes := 1     

?
%s*synth20
.	   3 Input     32 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 16    

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

'
%s*synth2
Module SyncResetA__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

&
%s*synth2
Module SizedFIFO__2 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      1 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              268 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   5 Input    134 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 9     

5
%s*synth2&
$Module SyncFIFO__parameterized1__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      4 Bit         XORs := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               40 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 4     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              320 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

"
%s*synth2
Module FIFO2__3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

2
%s*synth2#
!Module FIFO2__parameterized3__7 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               40 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

2
%s*synth2#
!Module FIFO2__parameterized3__3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               40 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

$
%s*synth2
Module mkCRC32__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input     32 Bit         XORs := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     32 Bit        Muxes := 9     

"
%s*synth2
Module BRAM2__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	             134K Bit         RAMs := 1     

3
%s*synth2$
"Module FIFO2__parameterized0__10 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

"
%s*synth2
Module FIFO1__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

#
%s*synth2
Module SizedFIFO 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      1 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              268 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   5 Input    134 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 9     

3
%s*synth2$
"Module FIFO2__parameterized0__14 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

2
%s*synth2#
!Module FIFO2__parameterized0__5 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO10__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

/
%s*synth2 
Module FIFO2__parameterized5 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               27 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

"
%s*synth2
Module FIFO2__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

/
%s*synth2 
Module FIFO2__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              129 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO10__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

"
%s*synth2
Module FIFO2__7 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

,
%s*synth2
Module mkAckAggregatorDM1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

$
%s*synth2
Module SyncBit__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

2
%s*synth2#
!Module FIFO2__parameterized2__3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              129 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

&
%s*synth2
Module SizedFIFO__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      1 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              268 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   5 Input    134 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 9     

$
%s*synth2
Module SyncBit__5 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

2
%s*synth2#
!Module FIFO2__parameterized0__4 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

$
%s*synth2
Module SyncResetA 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                2 Bit    Registers := 1     

#
%s*synth2
Module FIFO2__14 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO2__10 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO2__21 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

2
%s*synth2#
!Module FIFO2__parameterized2__4 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              129 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

2
%s*synth2#
!Module FIFO2__parameterized3__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               40 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

$
%s*synth2
Module SyncBit__4 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

#
%s*synth2
Module FIFO2__31 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

"
%s*synth2
Module FIFO1__3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

#
%s*synth2
Module FIFO2__16 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

&
%s*synth2
Module mkFTop_mm705 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      4 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                4 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 5     

#
%s*synth2
Module FIFO2__17 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

2
%s*synth2#
!Module FIFO2__parameterized0__7 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO2__23 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO2__20 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

3
%s*synth2$
"Module FIFO2__parameterized0__15 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO2__35 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

&
%s*synth2
Module SizedFIFO__5 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      1 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              268 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   5 Input    134 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 9     

/
%s*synth2 
Module FIFO2__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              128 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

"
%s*synth2
Module TriState 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
Module mkFAU 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   3 Input     10 Bit       Adders := 1     

?
%s*synth20
.	   2 Input     10 Bit       Adders := 6     

?
%s*synth20
.	   3 Input      3 Bit       Adders := 1     


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input     10 Bit         XORs := 1     

?
%s*synth20
.	   2 Input      3 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	               10 Bit    Registers := 6     

?
%s*synth20
.	                3 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 5     

2
%s*synth2#
!Module FIFO2__parameterized3__4 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               40 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

"
%s*synth2
Module mkFAU__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   3 Input     10 Bit       Adders := 1     

?
%s*synth20
.	   2 Input     10 Bit       Adders := 6     

?
%s*synth20
.	   3 Input      3 Bit       Adders := 1     


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input     10 Bit         XORs := 1     

?
%s*synth20
.	   2 Input      3 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	               10 Bit    Registers := 6     

?
%s*synth20
.	                3 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 5     

%
%s*synth2
Module TriState__1 

0
%s*synth2!
Detailed RTL Component Info : 

$
%s*synth2
Module SyncBit__3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

/
%s*synth2 
Module FIFO2__parameterized4 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

1
%s*synth2"
 Module Counter__parameterized0 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   3 Input      4 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                4 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      4 Bit        Muxes := 2     

4
%s*synth2%
#Module SyncResetA__parameterized2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 1     

'
%s*synth2
Module ResetInverter 

0
%s*synth2!
Detailed RTL Component Info : 

#
%s*synth2
Module FIFO2__18 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

4
%s*synth2%
#Module SyncResetA__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     

(
%s*synth2
Module mkMergeForkFDU 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               48 Bit    Registers := 1     

?
%s*synth20
.	               16 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   4 Input    134 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

!
%s*synth2
Module SyncBit 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

3
%s*synth2$
"Module FIFO2__parameterized0__16 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     


%s*synth2
Module BRAM2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	             134K Bit         RAMs := 1     

"
%s*synth2
Module FIFO2__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     


%s*synth2
Module FIFO2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO2__37 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

4
%s*synth2%
#Module SyncResetA__parameterized3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

"
%s*synth2
Module mkFDU__1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     16 Bit       Adders := 1     

?
%s*synth20
.	   2 Input     10 Bit       Adders := 6     

?
%s*synth20
.	   3 Input      3 Bit       Adders := 1     


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      3 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 3     

?
%s*synth20
.	               10 Bit    Registers := 5     

?
%s*synth20
.	                3 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 5     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     16 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 6     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

2
%s*synth2#
!Module FIFO2__parameterized0__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

"
%s*synth2
Module BRAM2__3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	             134K Bit         RAMs := 1     

$
%s*synth2
Module SyncBit__9 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 3     

2
%s*synth2#
!Module FIFO2__parameterized0__3 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

"
%s*synth2
Module FIFO2__8 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO2__32 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO2__26 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO2__34 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

"
%s*synth2
Module BRAM2__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	             134K Bit         RAMs := 1     

#
%s*synth2
Module FIFO10__8 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

&
%s*synth2
Module SizedFIFO__3 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      1 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              268 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   5 Input    134 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 9     

2
%s*synth2#
!Module FIFO2__parameterized2__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              129 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO2__24 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

3
%s*synth2$
"Module FIFO2__parameterized0__11 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

&
%s*synth2
Module SizedFIFO__7 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input      1 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 3     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              268 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   5 Input    134 Bit        Muxes := 1     

?
%s*synth20
.	   5 Input      1 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

?
%s*synth20
.	   7 Input      1 Bit        Muxes := 9     

"
%s*synth2
Module FIFO2__4 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

!
%s*synth2
Module Counter 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   3 Input      8 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                8 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 2     

2
%s*synth2#
!Module FIFO2__parameterized1__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              128 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO2__33 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

#
%s*synth2
Module FIFO2__15 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              134 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

2
%s*synth2#
!Module FIFO2__parameterized7__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

%
%s*synth2
Module mkSenderDM1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     32 Bit       Adders := 1     

?
%s*synth20
.	   3 Input     16 Bit       Adders := 2     

?
%s*synth20
.	   2 Input     16 Bit       Adders := 5     

?
%s*synth20
.	   3 Input      6 Bit       Adders := 1     

?
%s*synth20
.	   4 Input      6 Bit       Adders := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              384 Bit    Registers := 1     

?
%s*synth20
.	              192 Bit    Registers := 1     

?
%s*synth20
.	               80 Bit    Registers := 1     

?
%s*synth20
.	               16 Bit    Registers := 5     

?
%s*synth20
.	                6 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 6     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   4 Input    133 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input     16 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input     16 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 19    

?
%s*synth20
.	   2 Input      6 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      2 Bit        Muxes := 3     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     


%s*synth2
Module mkFDU 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   2 Input     16 Bit       Adders := 1     

?
%s*synth20
.	   2 Input     10 Bit       Adders := 6     

?
%s*synth20
.	   3 Input      3 Bit       Adders := 1     


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      3 Bit         XORs := 2     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               16 Bit    Registers := 3     

?
%s*synth20
.	               10 Bit    Registers := 5     

?
%s*synth20
.	                3 Bit    Registers := 2     

?
%s*synth20
.	                2 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 5     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     16 Bit        Muxes := 2     

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 6     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 1     

2
%s*synth2#
!Module SyncFIFO__parameterized1 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      4 Bit         XORs := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               40 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 4     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	              320 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

$
%s*synth2
Module MakeResetA 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	                1 Bit    Registers := 1     

%
%s*synth2
Module mkHBDG2QABS 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---Adders : 

?
%s*synth20
.	   5 Input      5 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      5 Bit       Adders := 5     

?
%s*synth20
.	   3 Input      5 Bit       Adders := 1     

?
%s*synth20
.	   2 Input      2 Bit       Adders := 1     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              118 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 4     

?
%s*synth20
.	                2 Bit    Registers := 1     

?
%s*synth20
.	                1 Bit    Registers := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input     10 Bit        Muxes := 8     

?
%s*synth20
.	   2 Input      8 Bit        Muxes := 16    

?
%s*synth20
.	   4 Input      8 Bit        Muxes := 4     

?
%s*synth20
.	   2 Input      5 Bit        Muxes := 4     

?
%s*synth20
.	   4 Input      5 Bit        Muxes := 1     

?
%s*synth20
.	   4 Input      2 Bit        Muxes := 1     

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 10    

"
%s*synth2
Module SyncFIFO 

0
%s*synth2!
Detailed RTL Component Info : 


%s*synth2
+---XORs : 

?
%s*synth20
.	   2 Input      4 Bit         XORs := 4     

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               10 Bit    Registers := 1     

?
%s*synth20
.	                5 Bit    Registers := 2     

?
%s*synth20
.	                4 Bit    Registers := 4     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---RAMs : 

?
%s*synth20
.	               80 Bit         RAMs := 1     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 2     

2
%s*synth2#
!Module FIFO2__parameterized3__6 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               40 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

2
%s*synth2#
!Module FIFO2__parameterized2__2 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	              129 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

2
%s*synth2#
!Module FIFO2__parameterized4__1 

0
%s*synth2!
Detailed RTL Component Info : 

"
%s*synth2
+---Registers : 

?
%s*synth20
.	               32 Bit    Registers := 2     

?
%s*synth20
.	                1 Bit    Registers := 2     


%s*synth2
+---Muxes : 

?
%s*synth20
.	   2 Input      1 Bit        Muxes := 3     

Ö
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/full_reg_reg 2

reg__444Z8-3332
Ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/empty_reg_reg 2

reg__443Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data1_reg_reg[15] 2

reg__442Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data1_reg_reg[14] 2

reg__442Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data1_reg_reg[13] 2

reg__442Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data1_reg_reg[12] 2

reg__442Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data1_reg_reg[11] 2

reg__442Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data1_reg_reg[10] 2

reg__442Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data1_reg_reg[9] 2

reg__442Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data1_reg_reg[8] 2

reg__442Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data1_reg_reg[7] 2

reg__442Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data1_reg_reg[6] 2

reg__442Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data1_reg_reg[5] 2

reg__442Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data1_reg_reg[4] 2

reg__442Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data1_reg_reg[3] 2

reg__442Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data1_reg_reg[2] 2

reg__442Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data1_reg_reg[1] 2

reg__442Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data1_reg_reg[0] 2

reg__442Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data0_reg_reg[15] 2

reg__441Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data0_reg_reg[14] 2

reg__441Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data0_reg_reg[13] 2

reg__441Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data0_reg_reg[12] 2

reg__441Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data0_reg_reg[11] 2

reg__441Z8-3332
ä
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data0_reg_reg[10] 2

reg__441Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data0_reg_reg[9] 2

reg__441Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data0_reg_reg[8] 2

reg__441Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data0_reg_reg[7] 2

reg__441Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data0_reg_reg[6] 2

reg__441Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data0_reg_reg[5] 2

reg__441Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data0_reg_reg[4] 2

reg__441Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data0_reg_reg[3] 2

reg__441Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data0_reg_reg[2] 2

reg__441Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data0_reg_reg[1] 2

reg__441Z8-3332
â
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\numFrmsF/data0_reg_reg[0] 2

reg__441Z8-3332
z
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
full_reg_reg2

reg__429Z8-3332
{
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
empty_reg_reg2

reg__428Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[133] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[132] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[131] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[130] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[129] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[128] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[127] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[126] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[125] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[124] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[123] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[122] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[121] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[120] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[119] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[118] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[117] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[116] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[115] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[114] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[113] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[112] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[111] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[110] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[109] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[108] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[107] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[106] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[105] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[104] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[103] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[102] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[101] 2

reg__427Z8-3332
Ç
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[100] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[99] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[98] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[97] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[96] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[95] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[94] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[93] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[92] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[91] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[90] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[89] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[88] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[87] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[86] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[85] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[84] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[83] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[82] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[81] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[80] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[79] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[78] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[77] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[76] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[75] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[74] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[73] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[72] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[71] 2

reg__427Z8-3332
Å
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2
\data1_reg_reg[70] 2

reg__427Z8-3332
∞
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-33322
100Z17-14
G
%s*synth28
6-------> Message [Synth 8-3332] suppressed 1870 times

ó
%s*synth2á
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:08 . Memory (MB): peak = 929.906 ; gain = 815.445

è
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2)
'bram_serverAdapterB_outDataCore/arr_regZ8-3967
è
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2)
'bram_serverAdapterB_outDataCore/arr_regZ8-3967
à
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2"
 qbgmac/gmac/rxRS_rxF/fifoMem_regZ8-3967
à
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2"
 qbgmac/gmac/txRS_txF/fifoMem_regZ8-3967
˛
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2
qbgmac/rxF/fifoMem_regZ8-3967
˛
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2
qbgmac/txF/fifoMem_regZ8-3967
è
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2)
'bram_serverAdapterB_outDataCore/arr_regZ8-3967
è
 The signal %s was recognized as a RAM template but could not be mapped onto a dedicated block RAM for the following reason(s): The *asynchronous read* does not match a dedicated block HDL RAM template.
3469*oasys2)
'bram_serverAdapterB_outDataCore/arr_regZ8-3967
ì
%s*synth2É
Ä---------------------------------------------------------------------------------
 Start RAM, DSP and Shift Register Reporting 

c
%s*synth2T
R---------------------------------------------------------------------------------


%s*synth2

Block RAM:

ì
%s*synth2É
Ä|Module Name|RTL Object|PORT A (depth X width)|W|R|PORT B (depth X width)|W|R|OUT_REG     |RAMB18E1|RAMB36E1|Hierarchical Name|

ì
%s*synth2É
Ä|-----------|----------|----------------------|-|-|----------------------|-|-|------------|--------|--------|-----------------|

ì
%s*synth2É
Ä|BRAM2      |RAM_reg   |1 K X 134(WRITE_FIRST)|W|R|1 K X 134(WRITE_FIRST)|W|R|Port A and B|0       |4       |extram           |

î
%s*synth2Ñ
Å|-----------|----------|----------------------|-|-|----------------------|-|-|------------|--------|--------|-----------------|


#
%s*synth2

Distributed RAM:

ë
%s*synth2Å
|Module Name|RTL Object                             |Inference Criteria|Size (depth X width)|Primitives   |Hierarchical Name |

ë
%s*synth2Å
|-----------|---------------------------------------|------------------|--------------------|-------------|------------------|

ë
%s*synth2Å
|not found  |bram_serverAdapterB_outDataCore/arr_reg|Implied           |2 X 134             |RAM32M x 23  |ram__12->mkFAU    |

ë
%s*synth2Å
|not found  |bram_serverAdapterB_outDataCore/arr_reg|Implied           |2 X 134             |RAM32M x 23  |ram__13->mkFAU    |

ë
%s*synth2Å
|not found  |qbgmac/gmac/rxRS_rxF/fifoMem_reg       |Implied           |8 X 10              |RAM32M x 2   |ram__14->mkGbeQABS|

ë
%s*synth2Å
|not found  |qbgmac/gmac/txRS_txF/fifoMem_reg       |Implied           |16 X 10             |RAM32M x 2   |ram__15->mkGbeQABS|

ë
%s*synth2Å
|not found  |qbgmac/rxF/fifoMem_reg                 |Implied           |8 X 40              |RAM32M x 7   |ram__16->mkGbeQABS|

ë
%s*synth2Å
|not found  |qbgmac/txF/fifoMem_reg                 |Implied           |8 X 40              |RAM32M x 7   |ram__17->mkGbeQABS|

ë
%s*synth2Å
|not found  |bram_serverAdapterB_outDataCore/arr_reg|Implied           |2 X 134             |RAM32M x 23  |ram__18->mkFDU    |

ë
%s*synth2Å
|not found  |bram_serverAdapterB_outDataCore/arr_reg|Implied           |2 X 134             |RAM32M x 23  |ram__19->mkFDU    |

ì
%s*synth2É
Ä|-----------|---------------------------------------|------------------|--------------------|-------------|------------------|


ñ
%s*synth2Ü
É---------------------------------------------------------------------------------
 Finished RAM, DSP and Shift Register Reporting 

c
%s*synth2T
R---------------------------------------------------------------------------------

y
6propagating constant %s across sequential element (%s)3333*oasys2
12#
!ftopi_0/mfFAUDM1/\macSrc_reg[47] Z8-3333
x
6propagating constant %s across sequential element (%s)3333*oasys2
02"
 ftopi_0/mfFAUDM1/\macSrc_reg[7] Z8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
02)
'ftopi_0/qabsFunnel/\gbeControl_reg[31] Z8-3333
é
6propagating constant %s across sequential element (%s)3333*oasys2
028
6ftopi_0/ackAggregatorDM1/\ackEgressF/data1_reg_reg[5] Z8-3333
é
6propagating constant %s across sequential element (%s)3333*oasys2
128
6ftopi_0/ackAggregatorDM1/\ackEgressF/data1_reg_reg[0] Z8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
025
3ftopi_0/qabsFunnel/\mdi_fRequest/data1_reg_reg[26] Z8-3333
à
6propagating constant %s across sequential element (%s)3333*oasys2
022
0ftopi_0/fau1DM1/\bram_serverAdapterA_cnt_reg[0] Z8-3333
à
6propagating constant %s across sequential element (%s)3333*oasys2
022
0ftopi_0/fau2DM1/\bram_serverAdapterA_cnt_reg[0] Z8-3333
}
6propagating constant %s across sequential element (%s)3333*oasys2
12'
%ftopi_0/mergeWireDM1/\didDM1_reg[13] Z8-3333
}
6propagating constant %s across sequential element (%s)3333*oasys2
02'
%ftopi_0/mergeWireDM1/\didDM1_reg[15] Z8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
020
.ftopi_0/qabsFunnel/\qbgmac/gmac/txRS_txER_reg Z8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
025
3ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[17] Z8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
025
3ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[14] Z8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
025
3ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[11] Z8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
025
3ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[16] Z8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
025
3ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[15] Z8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
025
3ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[13] Z8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
025
3ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[12] Z8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
025
3ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[10] Z8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
025
3ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[18] Z8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
025
3ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[26] Z8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
025
3ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[25] Z8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
025
3ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[24] Z8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
025
3ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[23] Z8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
025
3ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[22] Z8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
025
3ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[21] Z8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
025
3ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[20] Z8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
025
3ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[19] Z8-3333
ä
6propagating constant %s across sequential element (%s)3333*oasys2
024
2ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[9] Z8-3333
ä
6propagating constant %s across sequential element (%s)3333*oasys2
024
2ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[8] Z8-3333
ä
6propagating constant %s across sequential element (%s)3333*oasys2
024
2ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[7] Z8-3333
ä
6propagating constant %s across sequential element (%s)3333*oasys2
024
2ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[6] Z8-3333
ä
6propagating constant %s across sequential element (%s)3333*oasys2
024
2ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[5] Z8-3333
ä
6propagating constant %s across sequential element (%s)3333*oasys2
024
2ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[4] Z8-3333
ä
6propagating constant %s across sequential element (%s)3333*oasys2
024
2ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[3] Z8-3333
ä
6propagating constant %s across sequential element (%s)3333*oasys2
024
2ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[1] Z8-3333
ä
6propagating constant %s across sequential element (%s)3333*oasys2
024
2ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[2] Z8-3333
ä
6propagating constant %s across sequential element (%s)3333*oasys2
024
2ftopi_0/qabsFunnel/\mdi_fRequest/data0_reg_reg[0] Z8-3333
Ç
6propagating constant %s across sequential element (%s)3333*oasys2
02,
*ftopi_0/qabsFunnel/\mdi_rWriteData_reg[0] Z8-3333
w
6propagating constant %s across sequential element (%s)3333*oasys2
02!
ftopi_0/qabsFunnel/mdi_rMDC_regZ8-3333
y
6propagating constant %s across sequential element (%s)3333*oasys2
12#
!ftopi_0/qabsFunnel/mdi_rOutEn_regZ8-3333
w
6propagating constant %s across sequential element (%s)3333*oasys2
12!
ftopi_0/qabsFunnel/mdi_rMDD_regZ8-3333
|
6propagating constant %s across sequential element (%s)3333*oasys2
12&
$ftopi_3/producer2DM1/\lfsr_r_reg[0] Z8-3333
F
%s*synth27
5-------> Message [Synth 8-3332] suppressed 203 times

}
6propagating constant %s across sequential element (%s)3333*oasys2
02'
%ftopi_3/producer2DM1/\lfsr_r_reg[21] Z8-3333
~
6propagating constant %s across sequential element (%s)3333*oasys2
02(
&ftopi_3/producer2DM1/\lengthR_reg[21] Z8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
020
.ftopi_3/producer2DM1/i_13/\dataInitVal_reg[6] Z8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
020
.ftopi_3/producer2DM1/i_13/\dataInitVal_reg[7] Z8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
120
.ftopi_3/producer2DM1/i_13/\dataInitVal_reg[0] Z8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
020
.ftopi_3/producer2DM1/i_13/\dataInitVal_reg[1] Z8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
020
.ftopi_3/producer2DM1/i_13/\dataInitVal_reg[2] Z8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
020
.ftopi_3/producer2DM1/i_13/\dataInitVal_reg[3] Z8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
020
.ftopi_3/producer2DM1/i_13/\dataInitVal_reg[4] Z8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
020
.ftopi_3/producer2DM1/i_13/\dataInitVal_reg[5] Z8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
025
3ftopi_3/producer2DM1/\nextLengthF/data1_reg_reg[0] Z8-3333
|
6propagating constant %s across sequential element (%s)3333*oasys2
12&
$ftopi_2/\producer1DM1/lfsr_r_reg[0] Z8-3333
D
%s*synth25
3-------> Message [Synth 8-3332] suppressed 4 times

|
6propagating constant %s across sequential element (%s)3333*oasys2
02&
$ftopi_2/\producer1DM1/lfsr_r_reg[5] Z8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
020
.ftopi_2/i_25/\producer1DM1/dataInitVal_reg[6] Z8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
020
.ftopi_2/i_25/\producer1DM1/dataInitVal_reg[7] Z8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
020
.ftopi_2/i_25/\producer1DM1/dataInitVal_reg[4] Z8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
020
.ftopi_2/i_25/\producer1DM1/dataInitVal_reg[3] Z8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
020
.ftopi_2/i_25/\producer1DM1/dataInitVal_reg[2] Z8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
020
.ftopi_2/i_25/\producer1DM1/dataInitVal_reg[1] Z8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
120
.ftopi_2/i_25/\producer1DM1/dataInitVal_reg[0] Z8-3333
Ü
6propagating constant %s across sequential element (%s)3333*oasys2
020
.ftopi_2/i_25/\producer1DM1/dataInitVal_reg[5] Z8-3333
}
6propagating constant %s across sequential element (%s)3333*oasys2
02'
%ftopi_2/\producer1DM1/lengthR_reg[5] Z8-3333
u
6propagating constant %s across sequential element (%s)3333*oasys2
02
ftopi_2/senderDM1/\mh_reg[7] Z8-3333
v
6propagating constant %s across sequential element (%s)3333*oasys2
02 
ftopi_2/senderDM1/\fh_reg[55] Z8-3333
ã
6propagating constant %s across sequential element (%s)3333*oasys2
025
3ftopi_2/\producer1DM1/nextLengthF/data1_reg_reg[0] Z8-3333
{
6propagating constant %s across sequential element (%s)3333*oasys2
02%
#ftopi_1/fdu1DM1/\timeoutVal_reg[2] Z8-3333
F
%s*synth27
5-------> Message [Synth 8-3332] suppressed 687 times

{
6propagating constant %s across sequential element (%s)3333*oasys2
12%
#ftopi_1/fdu1DM1/\timeoutVal_reg[1] Z8-3333
{
6propagating constant %s across sequential element (%s)3333*oasys2
02%
#ftopi_1/fdu2DM1/\timeoutVal_reg[2] Z8-3333
{
6propagating constant %s across sequential element (%s)3333*oasys2
12%
#ftopi_1/fdu2DM1/\timeoutVal_reg[1] Z8-3333
à
6propagating constant %s across sequential element (%s)3333*oasys2
022
0ftopi_1/fdu1DM1/\bram_serverAdapterA_cnt_reg[0] Z8-3333
z
6propagating constant %s across sequential element (%s)3333*oasys2
12$
"ftopi_1/mfFDUDM1/\ethType_reg[13] Z8-3333
z
6propagating constant %s across sequential element (%s)3333*oasys2
02$
"ftopi_1/mfFDUDM1/\ethType_reg[15] Z8-3333
à
6propagating constant %s across sequential element (%s)3333*oasys2
022
0ftopi_1/fdu2DM1/\bram_serverAdapterA_cnt_reg[0] Z8-3333
F
%s*synth27
5-------> Message [Synth 8-3332] suppressed 237 times

ã
%s*synth2|
zFinished Area Optimization : Time (s): cpu = 00:03:01 ; elapsed = 00:03:14 . Memory (MB): peak = 953.969 ; gain = 839.508

õ
%s*synth2ã
àFinished Applying XDC Timing Constraints : Time (s): cpu = 00:03:03 ; elapsed = 00:03:16 . Memory (MB): peak = 953.969 ; gain = 839.508

^
%s*synth2O
Minfo: (0) optimizing 'ftopi_2' (path group default) @ 1199.0ps(1/1) (4 secs)

o
%s*synth2`
^info: (1) optimizing 'ftopi_0/gmii_rx_rxd_i[7]' (path group default) @ 1578.0ps(1/1) (4 secs)

G
%s*synth28
6info: start optimizing equally critical endpoints ...

G
%s*synth28
6info: done optimizing (1) equally critical endpoints.

o
%s*synth2`
^info: (2) optimizing 'ftopi_0/gmii_rx_rxd_i[7]' (path group default) @ 1578.0ps(1/1) (3 secs)

:
%s*synth2+
)info: done optimizing path group default

?
%s*synth20
.info: start optimizing sub-critical range ...

R
%s*synth2C
Ainfo: done optimizing sub-critical range for path group default.

;
%s*synth2,
*info: done optimizing sub-critical range.

ç
%s*synth2~
|Finished Timing Optimization : Time (s): cpu = 00:03:16 ; elapsed = 00:03:29 . Memory (MB): peak = 954.219 ; gain = 839.758

â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[16] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[17] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[18] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[19] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[20] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[21] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[22] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[23] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[24] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[25] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[26] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[27] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[28] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[29] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[30] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[31] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[15] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[14] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[12] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[13] Z8-3333
à
6propagating constant %s across sequential element (%s)3333*oasys2
022
0\ftop/producer1DM1/nextLengthF/data0_reg_reg[8] Z8-3333
à
6propagating constant %s across sequential element (%s)3333*oasys2
022
0\ftop/producer1DM1/nextLengthF/data0_reg_reg[9] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[10] Z8-3333
â
6propagating constant %s across sequential element (%s)3333*oasys2
023
1\ftop/producer1DM1/nextLengthF/data0_reg_reg[11] Z8-3333
∞
ÅMessage '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-33332
100Z17-14
E
%s*synth26
4-------> Message [Synth 8-3333] suppressed 66 times

F
%s*synth27
5-------> Message [Synth 8-3332] suppressed 170 times

»
ÜThe timing for the instance %s (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
3474*oasys2&
$\ftop/fau1DM1/bram_memory/RAM_reg_0 Z8-3972
»
ÜThe timing for the instance %s (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
3474*oasys2&
$\ftop/fau1DM1/bram_memory/RAM_reg_1 Z8-3972
»
ÜThe timing for the instance %s (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
3474*oasys2&
$\ftop/fau1DM1/bram_memory/RAM_reg_2 Z8-3972
»
ÜThe timing for the instance %s (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
3474*oasys2&
$\ftop/fau1DM1/bram_memory/RAM_reg_3 Z8-3972
»
ÜThe timing for the instance %s (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
3474*oasys2&
$\ftop/fau2DM1/bram_memory/RAM_reg_0 Z8-3972
»
ÜThe timing for the instance %s (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
3474*oasys2&
$\ftop/fau2DM1/bram_memory/RAM_reg_1 Z8-3972
»
ÜThe timing for the instance %s (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
3474*oasys2&
$\ftop/fau2DM1/bram_memory/RAM_reg_2 Z8-3972
»
ÜThe timing for the instance %s (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
3474*oasys2&
$\ftop/fau2DM1/bram_memory/RAM_reg_3 Z8-3972
»
ÜThe timing for the instance %s (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
3474*oasys2&
$\ftop/fdu2DM1/bram_memory/RAM_reg_0 Z8-3972
»
ÜThe timing for the instance %s (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
3474*oasys2&
$\ftop/fdu2DM1/bram_memory/RAM_reg_1 Z8-3972
»
ÜThe timing for the instance %s (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
3474*oasys2&
$\ftop/fdu2DM1/bram_memory/RAM_reg_2 Z8-3972
»
ÜThe timing for the instance %s (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
3474*oasys2&
$\ftop/fdu2DM1/bram_memory/RAM_reg_3 Z8-3972
»
ÜThe timing for the instance %s (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
3474*oasys2&
$\ftop/fdu1DM1/bram_memory/RAM_reg_0 Z8-3972
»
ÜThe timing for the instance %s (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
3474*oasys2&
$\ftop/fdu1DM1/bram_memory/RAM_reg_1 Z8-3972
»
ÜThe timing for the instance %s (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
3474*oasys2&
$\ftop/fdu1DM1/bram_memory/RAM_reg_2 Z8-3972
»
ÜThe timing for the instance %s (implemented as a block RAM) might be sub-optimal as no output register was merged into the block ram.
3474*oasys2&
$\ftop/fdu1DM1/bram_memory/RAM_reg_3 Z8-3972
å
%s*synth2}
{Finished Technology Mapping : Time (s): cpu = 00:04:22 ; elapsed = 00:04:36 . Memory (MB): peak = 964.684 ; gain = 850.223

Ü
%s*synth2w
uFinished IO Insertion : Time (s): cpu = 00:04:26 ; elapsed = 00:04:40 . Memory (MB): peak = 964.684 ; gain = 850.223

(
%s*synth2
Report Check Netlist: 

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

R
%s*synth2C
A     |Item             |Errors|Warnings|Status|Description      

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

R
%s*synth2C
A1    |multi_driven_nets|     0|       0|Passed|Multi driven nets

R
%s*synth2C
A-----+-----------------+------+--------+------+-----------------

ò
%s*synth2à
ÖFinished Renaming Generated Instances : Time (s): cpu = 00:04:26 ; elapsed = 00:04:40 . Memory (MB): peak = 964.684 ; gain = 850.223

ï
%s*synth2Ö
ÇFinished Rebuilding User Hierarchy : Time (s): cpu = 00:04:28 ; elapsed = 00:04:43 . Memory (MB): peak = 964.684 ; gain = 850.223

ì
%s*synth2É
Ä---------------------------------------------------------------------------------
 Start RAM, DSP and Shift Register Reporting 

c
%s*synth2T
R---------------------------------------------------------------------------------

)
%s*synth2

Static Shift Register:

å
%s*synth2}
{|Module Name|RTL Name                      |Length|Width|Reset Signal|Pull out first Reg|Pull out last Reg|SRL16E|SRLC32E|

å
%s*synth2}
{|-----------|------------------------------|------|-----|------------|------------------|-----------------|------|-------|

å
%s*synth2}
{|fpgaTop    |ftop/rstndb/reset_hold_reg[15]|16    |1    |YES         |NO                |NO               |1     |0      |

ç
%s*synth2~
||-----------|------------------------------|------|-----|------------|------------------|-----------------|------|-------|


ñ
%s*synth2Ü
É---------------------------------------------------------------------------------
 Finished RAM, DSP and Shift Register Reporting 

c
%s*synth2T
R---------------------------------------------------------------------------------

%
%s*synth2
Report BlackBoxes: 

/
%s*synth2 
-----+-------------+---------

/
%s*synth2 
     |BlackBox name|Instances

/
%s*synth2 
-----+-------------+---------

/
%s*synth2 
-----+-------------+---------

%
%s*synth2
Report Cell Usage: 

)
%s*synth2
-----+-----------+-----

)
%s*synth2
     |Cell       |Count

)
%s*synth2
-----+-----------+-----

)
%s*synth2
1    |BUFG       |    2

)
%s*synth2
2    |BUFIO      |    1

)
%s*synth2
3    |BUFR_1     |    1

)
%s*synth2
4    |CARRY4     |  149

)
%s*synth2
5    |IBUFDS_GTE2|    1

)
%s*synth2
6    |IDELAYCTRL |    1

)
%s*synth2
7    |INV        |    1

)
%s*synth2
8    |IODELAY    |    1

)
%s*synth2
9    |LUT1       |  365

)
%s*synth2
10   |LUT2       |  671

)
%s*synth2
11   |LUT3       | 1815

)
%s*synth2
12   |LUT4       | 1514

)
%s*synth2
13   |LUT5       | 3327

)
%s*synth2
14   |LUT6       | 8125

)
%s*synth2
15   |MUXF7      |    4

)
%s*synth2
16   |ODDR_1     |   11

)
%s*synth2
17   |RAM32M     |  110

)
%s*synth2
18   |RAMB36E1_1 |   16

)
%s*synth2
19   |SRL16E     |    1

)
%s*synth2
20   |FDCE       |  276

)
%s*synth2
21   |FDPE       |   16

)
%s*synth2
22   |FDRE       |14546

)
%s*synth2
23   |FDSE       |  420

)
%s*synth2
24   |IBUF       |   14

)
%s*synth2
25   |IBUFGDS    |    1

)
%s*synth2
26   |OBUF       |   21

)
%s*synth2
27   |OBUFT      |    1

)
%s*synth2
-----+-----------+-----

)
%s*synth2
Report Instance Areas: 

_
%s*synth2P
N-----+-------------------------------------+---------------------------+-----

_
%s*synth2P
N     |Instance                             |Module                     |Cells

_
%s*synth2P
N-----+-------------------------------------+---------------------------+-----

_
%s*synth2P
N1    |top                                  |                           |31411

_
%s*synth2P
N2    |  ftop                               |mkFTop_mm705               |31372

_
%s*synth2P
N3    |    fau2DM1                          |mkFAU                      | 1547

_
%s*synth2P
N4    |      datagramIngressF               |FIFO2_85                   |  445

_
%s*synth2P
N5    |      bram_memory                    |BRAM2_86                   |    5

_
%s*synth2P
N6    |      lengthF                        |FIFO1_87                   |   85

_
%s*synth2P
N7    |      bram_serverAdapterB_outDataCore|SizedFIFO_88               |  442

_
%s*synth2P
N8    |      fidEgressF                     |FIFO2__parameterized0_89   |   54

_
%s*synth2P
N9    |      datagramEgressF                |FIFO2_90                   |  408

_
%s*synth2P
N10   |      freeF                          |FIFO10_91                  |    6

_
%s*synth2P
N11   |    receiverDM1                      |mkReceiver                 | 3541

_
%s*synth2P
N12   |      datagramIngressF               |FIFO2_83                   |  832

_
%s*synth2P
N13   |      nbValF                         |FIFO2__parameterized8      | 1367

_
%s*synth2P
N14   |      mesgEgressF                    |FIFO2__parameterized2_84   |  742

_
%s*synth2P
N15   |    idc_idcRst                       |MakeResetA                 |    8

_
%s*synth2P
N16   |      rstSync                        |SyncResetA_82              |    5

_
%s*synth2P
N17   |    fau1DM1                          |mkFAU_0                    | 1547

_
%s*synth2P
N18   |      datagramIngressF               |FIFO2_75                   |  445

_
%s*synth2P
N19   |      bram_memory                    |BRAM2_76                   |    5

_
%s*synth2P
N20   |      lengthF                        |FIFO1_77                   |   82

_
%s*synth2P
N21   |      bram_serverAdapterB_outDataCore|SizedFIFO_78               |  439

_
%s*synth2P
N22   |      fidEgressF                     |FIFO2__parameterized0_79   |   54

_
%s*synth2P
N23   |      datagramEgressF                |FIFO2_80                   |  408

_
%s*synth2P
N24   |      freeF                          |FIFO10_81                  |   12

_
%s*synth2P
N25   |    qabsFunnel                       |mkGbeQABS                  | 1511

_
%s*synth2P
N26   |      eReqF                          |FIFO2__parameterized3_65   |  127

_
%s*synth2P
N27   |      qbgmac                         |mkQBGMAC                   | 1165

_
%s*synth2P
N28   |        txfun_inF                    |FIFO2__parameterized3_67   |  141

_
%s*synth2P
N29   |        rxfun_inF                    |FIFO2__parameterized7      |   43

_
%s*synth2P
N30   |        txF                          |SyncFIFO__parameterized1   |  103

_
%s*synth2P
N31   |        txfun_outF                   |FIFO2__parameterized7_68   |   36

_
%s*synth2P
N32   |        gmac                         |mkGMAC                     |  574

_
%s*synth2P
N33   |          txRS_txRst                 |SyncResetA                 |    4

_
%s*synth2P
N34   |          txRS_txF                   |SyncFIFO__parameterized0   |  140

_
%s*synth2P
N35   |          txRS_crc                   |mkCRC32                    |   45

_
%s*synth2P
N36   |          rxRS_rxOperateS            |SyncBit_71                 |   32

_
%s*synth2P
N37   |          txRS_txOperateS            |SyncBit_72                 |   39

_
%s*synth2P
N38   |          rxRS_rxRst                 |SyncResetA_73              |    2

_
%s*synth2P
N39   |          rxRS_rxF                   |SyncFIFO                   |   67

_
%s*synth2P
N40   |          rxRS_crc                   |mkCRC32_74                 |   90

_
%s*synth2P
N41   |        rxfun_outF                   |FIFO2__parameterized3_69   |  127

_
%s*synth2P
N42   |        rxF                          |SyncFIFO__parameterized1_70|  103

_
%s*synth2P
N43   |        txOper                       |SyncBit                    |    3

_
%s*synth2P
N44   |      eRespF                         |FIFO2__parameterized3_66   |  129

_
%s*synth2P
N45   |    forkSndDM1_datagramEgressF1      |FIFO2                      |  411

_
%s*synth2P
N46   |    mfFDUDM1                         |mkMergeForkFDU             | 1491

_
%s*synth2P
N47   |      ackEgressF                     |FIFO2_60                   |   55

_
%s*synth2P
N48   |      datagramEgressF                |FIFO2_61                   |  410

_
%s*synth2P
N49   |      datagramIngressF1              |FIFO2_62                   |  554

_
%s*synth2P
N50   |      ackIngressF                    |FIFO2_63                   |   60

_
%s*synth2P
N51   |      datagramIngressF2              |FIFO2_64                   |  409

_
%s*synth2P
N52   |    fdu2DM1                          |mkFDU                      | 1816

_
%s*synth2P
N53   |      freeF                          |FIFO10_50                  |    2

_
%s*synth2P
N54   |      bram_serverAdapterB_outDataCore|SizedFIFO_51               |  457

_
%s*synth2P
N55   |      fidEgressF                     |FIFO2__parameterized0_52   |   56

_
%s*synth2P
N56   |      bram_memory                    |BRAM2_53                   |    4

_
%s*synth2P
N57   |      fidIngressF                    |FIFO2__parameterized0_54   |   63

_
%s*synth2P
N58   |      fidF                           |FIFO2__parameterized0_55   |   61

_
%s*synth2P
N59   |      lengthF                        |FIFO1_56                   |   58

_
%s*synth2P
N60   |      datagramIngressF               |FIFO2_57                   |  434

_
%s*synth2P
N61   |      datagramEgressF                |FIFO2_58                   |  543

_
%s*synth2P
N62   |      readTriggerF                   |FIFO10_59                  |    8

_
%s*synth2P
N63   |    forkSndDM1_datagramEgressF2      |FIFO2_1                    |  412

_
%s*synth2P
N64   |    fdu1DM1                          |mkFDU_2                    | 1816

_
%s*synth2P
N65   |      freeF                          |FIFO10_43                  |    2

_
%s*synth2P
N66   |      bram_serverAdapterB_outDataCore|SizedFIFO                  |  456

_
%s*synth2P
N67   |      fidEgressF                     |FIFO2__parameterized0_44   |   56

_
%s*synth2P
N68   |      bram_memory                    |BRAM2                      |    4

_
%s*synth2P
N69   |      fidIngressF                    |FIFO2__parameterized0_45   |   63

_
%s*synth2P
N70   |      fidF                           |FIFO2__parameterized0_46   |   62

_
%s*synth2P
N71   |      lengthF                        |FIFO1                      |   59

_
%s*synth2P
N72   |      datagramIngressF               |FIFO2_47                   |  433

_
%s*synth2P
N73   |      datagramEgressF                |FIFO2_48                   |  543

_
%s*synth2P
N74   |      readTriggerF                   |FIFO10_49                  |    8

_
%s*synth2P
N75   |    sys1_rst                         |SyncResetA__parameterized3 |    1

_
%s*synth2P
N76   |    mergeRcvDM1_datagramIngressF1    |FIFO2_3                    |  544

_
%s*synth2P
N77   |    mergeRcvDM1_datagramIngressF2    |FIFO2_4                    |  410

_
%s*synth2P
N78   |    forkSndDM1_freeF1                |FIFO10                     |    2

_
%s*synth2P
N79   |    forkSndDM1_datagramIngressF      |FIFO2_5                    |  412

_
%s*synth2P
N80   |    forkSndDM1_freeF2                |FIFO10_6                   |    1

_
%s*synth2P
N81   |    hbdg2qabs                        |mkHBDG2QABS                | 1468

_
%s*synth2P
N82   |      hexbdgEgressF                  |FIFO2_39                   |  409

_
%s*synth2P
N83   |      hexbdgIngressF                 |FIFO2_40                   |  463

_
%s*synth2P
N84   |      qabsIngressF                   |FIFO2__parameterized3_41   |  352

_
%s*synth2P
N85   |      qabsEgressF                    |FIFO2__parameterized3_42   |  128

_
%s*synth2P
N86   |    mergeRcvDM1_datagramEgressF      |FIFO2_7                    |  410

_
%s*synth2P
N87   |    mfFAUDM1                         |mkMergeForkFAU             | 2014

_
%s*synth2P
N88   |      datagramIngressF               |FIFO2_32                   |  410

_
%s*synth2P
N89   |      freeF2                         |FIFO10_33                  |    3

_
%s*synth2P
N90   |      ackEgressF                     |FIFO2_34                   |  411

_
%s*synth2P
N91   |      datagramEgressF1               |FIFO2_35                   |  410

_
%s*synth2P
N92   |      datagramEgressF2               |FIFO2_36                   |  411

_
%s*synth2P
N93   |      ackIngressF                    |FIFO2_37                   |  360

_
%s*synth2P
N94   |      freeF1                         |FIFO10_38                  |    6

_
%s*synth2P
N95   |    senderDM1                        |mkSenderDM1                | 4566

_
%s*synth2P
N96   |      mesgIngressF                   |FIFO2__parameterized2_29   |  744

_
%s*synth2P
N97   |      fcF                            |FIFO2__parameterized0_30   |  103

_
%s*synth2P
N98   |      bsEnqF                         |FIFO2__parameterized9      |  972

_
%s*synth2P
N99   |      datagramEgressF                |FIFO2_31                   | 1977

_
%s*synth2P
N100  |    mergeWireDM1                     |mkMergeToWireDM1           | 2752

_
%s*synth2P
N101  |      egressWireInF                  |FIFO2_23                   |  594

_
%s*synth2P
N102  |      datagramIngressSndF            |FIFO2_24                   |  411

_
%s*synth2P
N103  |      egressWireOutF                 |FIFO2_25                   |  543

_
%s*synth2P
N104  |      datagramIngressRcvF            |FIFO2_26                   |  412

_
%s*synth2P
N105  |      ackIngressSndF                 |FIFO2_27                   |   83

_
%s*synth2P
N106  |      ackIngressRcvF                 |FIFO2_28                   |  546

_
%s*synth2P
N107  |    consumerDM1                      |mkMLConsumer               | 2094

_
%s*synth2P
N108  |      dataIngressRcvF                |FIFO2__parameterized1      |  394

_
%s*synth2P
N109  |      mesgIngressRcvF                |FIFO2__parameterized2_19   |  397

_
%s*synth2P
N110  |      dataIngressExpF                |FIFO2__parameterized1_20   |  477

_
%s*synth2P
N111  |      mesgIngressExpF                |FIFO2__parameterized2_21   |  398

_
%s*synth2P
N112  |      metaIngressRcvF                |FIFO2__parameterized3      |  162

_
%s*synth2P
N113  |      metaIngressExpF                |FIFO2__parameterized3_22   |  147

_
%s*synth2P
N114  |    rstndb                           |SyncResetA__parameterized2 |   22

_
%s*synth2P
N115  |    ackTrackerDM1                    |mkAckTracker               |  354

_
%s*synth2P
N116  |      fidIngressF1                   |FIFO2__parameterized0_13   |   63

_
%s*synth2P
N117  |      fidF                           |FIFO2__parameterized0_14   |   57

_
%s*synth2P
N118  |      fidIngressF2                   |FIFO2__parameterized0_15   |   63

_
%s*synth2P
N119  |      fidEgressF1                    |FIFO2__parameterized0_16   |   61

_
%s*synth2P
N120  |      fidEgressF2                    |FIFO2__parameterized0_17   |   54

_
%s*synth2P
N121  |      ackIngressF                    |FIFO2_18                   |   56

_
%s*synth2P
N122  |    producer2DM1                     |mkMLProducer               |  923

_
%s*synth2P
N123  |      mesgEgressF                    |FIFO2__parameterized2_11   |  530

_
%s*synth2P
N124  |      nextLengthF                    |FIFO2__parameterized4_12   |   44

_
%s*synth2P
N125  |    ackAggregatorDM1                 |mkAckAggregatorDM1         |  269

_
%s*synth2P
N126  |      ackEgressF                     |FIFO2_9                    |  104

_
%s*synth2P
N127  |      fidIngressF1                   |FIFO2__parameterized0      |   72

_
%s*synth2P
N128  |      fidIngressF2                   |FIFO2__parameterized0_10   |   56

_
%s*synth2P
N129  |    producer1DM1                     |mkMLProducer_8             |  920

_
%s*synth2P
N130  |      mesgEgressF                    |FIFO2__parameterized2      |  526

_
%s*synth2P
N131  |      nextLengthF                    |FIFO2__parameterized4      |   44

_
%s*synth2P
N-----+-------------------------------------+---------------------------+-----

î
%s*synth2Ñ
ÅFinished Writing Synthesis Report : Time (s): cpu = 00:04:36 ; elapsed = 00:04:51 . Memory (MB): peak = 964.684 ; gain = 850.223

Z
%s*synth2K
ISynthesis finished with 0 errors, 0 critical warnings and 3787 warnings.

ë
%s*synth2Å
Synthesis Optimization Complete : Time (s): cpu = 00:04:36 ; elapsed = 00:04:51 . Memory (MB): peak = 964.684 ; gain = 850.223

L
-Analyzing %s Unisim elements for replacement
17*netlist2
153Z29-17
O
2Unisim Transformation completed in %s CPU seconds
28*netlist2
0Z29-28
*
closing all dcps
277*projectZ1-463
Ø
!Unisim Transformation Summary:
%s111*project2Ú
Ô  A total of 113 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  INV => LUT1: 1 instances
  IODELAY => IDELAYE2: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 110 instances
Z1-111
1
%Phase 0 | Netlist Checksum: df6e0178
*common
:
Releasing license: %s
83*common2
	SynthesisZ17-83
x
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
4022
1092
02
0Z4-41
C
%s completed successfully
29*	vivadotcl2
synth_designZ4-42
£
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2
synth_design: 2

00:04:462

00:05:012

1078.9382	
929.109Z17-268
Ç
vreport_utilization: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1078.938 ; gain = 0.000
*common
S
Exiting %s at %s...
206*common2
Vivado2
Thu Jun 13 12:47:48 2013Z17-206