{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27000@louie.cse.unsw.edu.au " "Can't contact license server \"27000@louie.cse.unsw.edu.au\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1687501186145 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687501186150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687501186150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 16:19:46 2023 " "Processing started: Fri Jun 23 16:19:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687501186150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501186150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2-project -c DE2-project " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2-project -c DE2-project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501186150 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687501186520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687501186520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/lattice_sensor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/lattice_sensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdc_decode-beh " "Found design unit 1: tdc_decode-beh" {  } { { "../altera/lattice_sensor.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/lattice_sensor.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195411 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdc_decode " "Found entity 1: tdc_decode" {  } { { "../altera/lattice_sensor.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/lattice_sensor.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tdc.v 4 4 " "Found 4 design units, including 4 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tdc.v" { { "Info" "ISGN_ENTITY_NAME" "1 primitive_carry " "Found entity 1: primitive_carry" {  } { { "../altera/TDC.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195413 ""} { "Info" "ISGN_ENTITY_NAME" "2 primitive_ff " "Found entity 2: primitive_ff" {  } { { "../altera/TDC.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195413 ""} { "Info" "ISGN_ENTITY_NAME" "3 primitive_carry_in " "Found entity 3: primitive_carry_in" {  } { { "../altera/TDC.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195413 ""} { "Info" "ISGN_ENTITY_NAME" "4 carry_chain " "Found entity 4: carry_chain" {  } { { "../altera/TDC.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195413 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q sboxalg.v(58) " "Verilog HDL Declaration information at sboxalg.v(58): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687501195416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q sboxalg.v(73) " "Verilog HDL Declaration information at sboxalg.v(73): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687501195416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a sboxalg.v(84) " "Verilog HDL Declaration information at sboxalg.v(84): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 84 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687501195416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q sboxalg.v(85) " "Verilog HDL Declaration information at sboxalg.v(85): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687501195416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a sboxalg.v(148) " "Verilog HDL Declaration information at sboxalg.v(148): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 148 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687501195416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q sboxalg.v(149) " "Verilog HDL Declaration information at sboxalg.v(149): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 149 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687501195416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/sboxalg.v 9 9 " "Found 9 design units, including 9 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/sboxalg.v" { { "Info" "ISGN_ENTITY_NAME" "1 GF_SQ_2 " "Found entity 1: GF_SQ_2" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195417 ""} { "Info" "ISGN_ENTITY_NAME" "2 GF_MULS_2 " "Found entity 2: GF_MULS_2" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195417 ""} { "Info" "ISGN_ENTITY_NAME" "3 GF_MULS_SCL_2 " "Found entity 3: GF_MULS_SCL_2" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195417 ""} { "Info" "ISGN_ENTITY_NAME" "4 GF_INV_4 " "Found entity 4: GF_INV_4" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195417 ""} { "Info" "ISGN_ENTITY_NAME" "5 GF_MULS_4 " "Found entity 5: GF_MULS_4" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195417 ""} { "Info" "ISGN_ENTITY_NAME" "6 GF_INV_8 " "Found entity 6: GF_INV_8" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195417 ""} { "Info" "ISGN_ENTITY_NAME" "7 MUX21I " "Found entity 7: MUX21I" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195417 ""} { "Info" "ISGN_ENTITY_NAME" "8 SELECT_NOT_8 " "Found entity 8: SELECT_NOT_8" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195417 ""} { "Info" "ISGN_ENTITY_NAME" "9 bSbox " "Found entity 9: bSbox" {  } { { "../altera/tiny_AES/sboxalg.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/aes_tiny_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/aes_tiny_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_TB " "Found entity 1: AES_TB" {  } { { "../altera/tiny_AES/aes_tiny_TB.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/aes_tiny_TB.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/timesx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/timesx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timesx-dfl " "Found design unit 1: timesx-dfl" {  } { { "../altera/tiny_AES/timesx.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/timesx.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195421 ""} { "Info" "ISGN_ENTITY_NAME" "1 timesx " "Found entity 1: timesx" {  } { { "../altera/tiny_AES/timesx.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/timesx.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/shiftrows.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/shiftrows.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftrows-Behavioral " "Found design unit 1: shiftrows-Behavioral" {  } { { "../altera/tiny_AES/shiftrows.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/shiftrows.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195423 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftrows " "Found entity 1: shiftrows" {  } { { "../altera/tiny_AES/shiftrows.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/shiftrows.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/sbox8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/sbox8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox8-canright " "Found design unit 1: sbox8-canright" {  } { { "../altera/tiny_AES/sbox8.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sbox8.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195425 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox8 " "Found entity 1: sbox8" {  } { { "../altera/tiny_AES/sbox8.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sbox8.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/sbox.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/sbox.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sbox-dfl " "Found design unit 1: sbox-dfl" {  } { { "../altera/tiny_AES/sbox.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sbox.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195427 ""} { "Info" "ISGN_ENTITY_NAME" "1 sbox " "Found entity 1: sbox" {  } { { "../altera/tiny_AES/sbox.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sbox.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-dfl " "Found design unit 1: reg-dfl" {  } { { "../altera/tiny_AES/reg.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/reg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195428 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../altera/tiny_AES/reg.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/reg.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/rcon.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/rcon.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rcon-Behavioral " "Found design unit 1: rcon-Behavioral" {  } { { "../altera/tiny_AES/rcon.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/rcon.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195430 ""} { "Info" "ISGN_ENTITY_NAME" "1 rcon " "Found entity 1: rcon" {  } { { "../altera/tiny_AES/rcon.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/rcon.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/mix_column.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/mix_column.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mix_column-Behavioral " "Found design unit 1: mix_column-Behavioral" {  } { { "../altera/tiny_AES/mix_column.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/mix_column.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195431 ""} { "Info" "ISGN_ENTITY_NAME" "1 mix_column " "Found entity 1: mix_column" {  } { { "../altera/tiny_AES/mix_column.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/mix_column.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/keyschedule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/keyschedule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyschedule-dfl " "Found design unit 1: keyschedule-dfl" {  } { { "../altera/tiny_AES/keyschedule.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/keyschedule.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195433 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyschedule " "Found entity 1: keyschedule" {  } { { "../altera/tiny_AES/keyschedule.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/keyschedule.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/flipflop_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/flipflop_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop_en-dfl " "Found design unit 1: flipflop_en-dfl" {  } { { "../altera/tiny_AES/flipflop_en.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/flipflop_en.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195435 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop_en " "Found entity 1: flipflop_en" {  } { { "../altera/tiny_AES/flipflop_en.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/flipflop_en.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/databody.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/databody.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataBody-dfl " "Found design unit 1: dataBody-dfl" {  } { { "../altera/tiny_AES/dataBody.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/dataBody.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195437 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataBody " "Found entity 1: dataBody" {  } { { "../altera/tiny_AES/dataBody.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/dataBody.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-dfl " "Found design unit 1: counter-dfl" {  } { { "../altera/tiny_AES/counter.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/counter.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195440 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../altera/tiny_AES/counter.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/counter.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/controler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/controler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controler-fsm " "Found design unit 1: controler-fsm" {  } { { "../altera/tiny_AES/controler.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/controler.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195442 ""} { "Info" "ISGN_ENTITY_NAME" "1 controler " "Found entity 1: controler" {  } { { "../altera/tiny_AES/controler.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/controler.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/aes_tiny.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/tiny_aes/aes_tiny.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aes_tiny-Behavioral " "Found design unit 1: aes_tiny-Behavioral" {  } { { "../altera/tiny_AES/aes_tiny.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/aes_tiny.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195444 ""} { "Info" "ISGN_ENTITY_NAME" "1 aes_tiny " "Found entity 1: aes_tiny" {  } { { "../altera/tiny_AES/aes_tiny.vhd" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/aes_tiny.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/uarttx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/uarttx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartTX.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/uartrx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/uartrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartrx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/sender.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/sender.v" { { "Info" "ISGN_ENTITY_NAME" "1 sender " "Found entity 1: sender" {  } { { "../altera/sender.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/sender.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "../altera/receiver.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/receiver.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../altera/pll.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/memory.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 cipher_memory " "Found entity 1: cipher_memory" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195455 ""} { "Info" "ISGN_ENTITY_NAME" "2 trace_memory " "Found entity 2: trace_memory" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../altera/clock.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/clock.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195457 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx_data TX_data c10lp_golden_top.v(134) " "Verilog HDL Declaration information at c10lp_golden_top.v(134): object \"tx_data\" differs only in case from object \"TX_data\" in the same scope" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v" 134 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1687501195459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/c10lp_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darshana/documents/github/e17-4yp-investigating/fpga setup/altera/c10lp_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 c10lp_golden_top " "Found entity 1: c10lp_golden_top" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195459 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_valid memory.v(286) " "Verilog HDL Implicit Net warning at memory.v(286): created implicit net for \"r_valid\"" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 286 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195462 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_valid memory.v(287) " "Verilog HDL Implicit Net warning at memory.v(287): created implicit net for \"w_valid\"" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 287 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195462 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AESResetn c10lp_golden_top.v(176) " "Verilog HDL Implicit Net warning at c10lp_golden_top.v(176): created implicit net for \"AESResetn\"" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v" 176 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195462 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(47) " "Verilog HDL Parameter Declaration warning at uartTX.v(47): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartTX.v" 47 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1687501195463 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(48) " "Verilog HDL Parameter Declaration warning at uartTX.v(48): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartTX.v" 48 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1687501195463 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(49) " "Verilog HDL Parameter Declaration warning at uartTX.v(49): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartTX.v" 49 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1687501195463 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(50) " "Verilog HDL Parameter Declaration warning at uartTX.v(50): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartTX.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1687501195463 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uartTX.v(51) " "Verilog HDL Parameter Declaration warning at uartTX.v(51): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartTX.v" 51 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1687501195463 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(23) " "Verilog HDL Parameter Declaration warning at uartrx.v(23): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartrx.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1687501195464 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(24) " "Verilog HDL Parameter Declaration warning at uartrx.v(24): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartrx.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1687501195464 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(25) " "Verilog HDL Parameter Declaration warning at uartrx.v(25): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartrx.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1687501195464 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(26) " "Verilog HDL Parameter Declaration warning at uartrx.v(26): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartrx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1687501195464 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uartrx.v(27) " "Verilog HDL Parameter Declaration warning at uartrx.v(27): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartrx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1687501195464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "c10lp_golden_top " "Elaborating entity \"c10lp_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687501195518 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyRdy c10lp_golden_top.v(136) " "Verilog HDL or VHDL warning at c10lp_golden_top.v(136): object \"keyRdy\" assigned a value but never read" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687501195528 "|c10lp_golden_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "param c10lp_golden_top.v(146) " "Verilog HDL or VHDL warning at c10lp_golden_top.v(146): object \"param\" assigned a value but never read" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687501195528 "|c10lp_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 c10lp_golden_top.v(250) " "Verilog HDL assignment warning at c10lp_golden_top.v(250): truncated value with size 32 to match size of target (11)" {  } { { "../altera/c10lp_golden_top.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687501195528 "|c10lp_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clkmanager " "Elaborating entity \"clock\" for hierarchy \"clock:clkmanager\"" {  } { { "../altera/c10lp_golden_top.v" "clkmanager" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll clock:clkmanager\|pll:p1 " "Elaborating entity \"pll\" for hierarchy \"clock:clkmanager\|pll:p1\"" {  } { { "../altera/clock.v" "p1" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/clock.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock:clkmanager\|pll:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock:clkmanager\|pll:p1\|altpll:altpll_component\"" {  } { { "../altera/pll.v" "altpll_component" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock:clkmanager\|pll:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock:clkmanager\|pll:p1\|altpll:altpll_component\"" {  } { { "../altera/pll.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock:clkmanager\|pll:p1\|altpll:altpll_component " "Instantiated megafunction \"clock:clkmanager\|pll:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 6 " "Parameter \"clk1_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1687501195569 ""}  } { { "../altera/pll.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1687501195569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-project/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687501195613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501195613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll clock:clkmanager\|pll:p1\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"clock:clkmanager\|pll:p1\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cipher_memory cipher_memory:cm0 " "Elaborating entity \"cipher_memory\" for hierarchy \"cipher_memory:cm0\"" {  } { { "../altera/c10lp_golden_top.v" "cm0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195616 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctMemory memory.v(20) " "Verilog HDL or VHDL warning at memory.v(20): object \"ctMemory\" assigned a value but never read" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687501195619 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyMemory memory.v(21) " "Verilog HDL or VHDL warning at memory.v(21): object \"keyMemory\" assigned a value but never read" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687501195619 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ptMemory memory.v(22) " "Verilog HDL or VHDL warning at memory.v(22): object \"ptMemory\" assigned a value but never read" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687501195619 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_data_valid memory.v(25) " "Verilog HDL or VHDL warning at memory.v(25): object \"w_data_valid\" assigned a value but never read" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687501195619 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "transmit_reg memory.v(25) " "Verilog HDL or VHDL warning at memory.v(25): object \"transmit_reg\" assigned a value but never read" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687501195619 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memory.v(43) " "Verilog HDL Case Statement warning at memory.v(43): incomplete case statement has no default case item" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 43 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1687501195619 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memory.v(81) " "Verilog HDL Case Statement warning at memory.v(81): incomplete case statement has no default case item" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 81 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1687501195620 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "memory.v(120) " "Verilog HDL Case Statement warning at memory.v(120): incomplete case statement has no default case item" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 120 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1687501195620 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "memory.v(40) " "Verilog HDL Case Statement information at memory.v(40): all case item expressions in this case statement are onehot" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 40 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687501195620 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "gen_output gen_output memory.v(35) " "Verilog HDL warning at memory.v(35): variable gen_output in static task or function gen_output may have unintended latch behavior" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 35 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1687501195620 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "gen_output memory.v(35) " "Verilog HDL Function Declaration warning at memory.v(35): function \"gen_output\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 35 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1687501195620 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "memory.v(216) " "Verilog HDL Case Statement information at memory.v(216): all case item expressions in this case statement are onehot" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 216 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687501195620 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gen_output 0 memory.v(35) " "Net \"gen_output\" at memory.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1687501195620 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "r_dvld memory.v(15) " "Output port \"r_dvld\" at memory.v(15) has no driver" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1687501195620 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "w_dvld memory.v(17) " "Output port \"w_dvld\" at memory.v(17) has no driver" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1687501195620 "|c10lp_golden_top|cipher_memory:cm0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trace_memory trace_memory:tm0 " "Elaborating entity \"trace_memory\" for hierarchy \"trace_memory:tm0\"" {  } { { "../altera/c10lp_golden_top.v" "tm0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195621 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_valid memory.v(286) " "Verilog HDL or VHDL warning at memory.v(286): object \"r_valid\" assigned a value but never read" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687501195621 "|c10lp_golden_top|trace_memory:tm0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_valid memory.v(287) " "Verilog HDL or VHDL warning at memory.v(287): object \"w_valid\" assigned a value but never read" {  } { { "../altera/memory.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/memory.v" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687501195621 "|c10lp_golden_top|trace_memory:tm0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sender sender:s0 " "Elaborating entity \"sender\" for hierarchy \"sender:s0\"" {  } { { "../altera/c10lp_golden_top.v" "s0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195622 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 sender.v(73) " "Verilog HDL assignment warning at sender.v(73): truncated value with size 16 to match size of target (8)" {  } { { "../altera/sender.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/sender.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687501195623 "|c10lp_golden_top|sender:s0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sender.v(97) " "Verilog HDL Case Statement information at sender.v(97): all case item expressions in this case statement are onehot" {  } { { "../altera/sender.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/sender.v" 97 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1687501195623 "|c10lp_golden_top|sender:s0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 sender.v(238) " "Verilog HDL assignment warning at sender.v(238): truncated value with size 3 to match size of target (1)" {  } { { "../altera/sender.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/sender.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687501195623 "|c10lp_golden_top|sender:s0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 sender.v(248) " "Verilog HDL assignment warning at sender.v(248): truncated value with size 3 to match size of target (1)" {  } { { "../altera/sender.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/sender.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687501195623 "|c10lp_golden_top|sender:s0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx sender:s0\|uart_tx:uartTX " "Elaborating entity \"uart_tx\" for hierarchy \"sender:s0\|uart_tx:uartTX\"" {  } { { "../altera/sender.v" "uartTX" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/sender.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartTX.v(91) " "Verilog HDL assignment warning at uartTX.v(91): truncated value with size 32 to match size of target (16)" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartTX.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687501195625 "|c10lp_golden_top|sender:s0|uart_tx:uartTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartTX.v(109) " "Verilog HDL assignment warning at uartTX.v(109): truncated value with size 32 to match size of target (16)" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartTX.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687501195625 "|c10lp_golden_top|sender:s0|uart_tx:uartTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uartTX.v(119) " "Verilog HDL assignment warning at uartTX.v(119): truncated value with size 32 to match size of target (3)" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartTX.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687501195625 "|c10lp_golden_top|sender:s0|uart_tx:uartTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartTX.v(139) " "Verilog HDL assignment warning at uartTX.v(139): truncated value with size 32 to match size of target (16)" {  } { { "../altera/uartTX.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartTX.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687501195625 "|c10lp_golden_top|sender:s0|uart_tx:uartTX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:r0 " "Elaborating entity \"receiver\" for hierarchy \"receiver:r0\"" {  } { { "../altera/c10lp_golden_top.v" "r0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx receiver:r0\|uart_rx:ur0 " "Elaborating entity \"uart_rx\" for hierarchy \"receiver:r0\|uart_rx:ur0\"" {  } { { "../altera/receiver.v" "ur0" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/receiver.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uartrx.v(81) " "Verilog HDL assignment warning at uartrx.v(81): truncated value with size 32 to match size of target (8)" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartrx.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687501195628 "|c10lp_golden_top|receiver:r0|uart_rx:ur0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uartrx.v(92) " "Verilog HDL assignment warning at uartrx.v(92): truncated value with size 32 to match size of target (8)" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartrx.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687501195628 "|c10lp_golden_top|receiver:r0|uart_rx:ur0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uartrx.v(103) " "Verilog HDL assignment warning at uartrx.v(103): truncated value with size 32 to match size of target (3)" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartrx.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687501195629 "|c10lp_golden_top|receiver:r0|uart_rx:ur0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uartrx.v(121) " "Verilog HDL assignment warning at uartrx.v(121): truncated value with size 32 to match size of target (8)" {  } { { "../altera/uartrx.v" "" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/uartrx.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1687501195629 "|c10lp_golden_top|receiver:r0|uart_rx:ur0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_chain carry_chain:tp " "Elaborating entity \"carry_chain\" for hierarchy \"carry_chain:tp\"" {  } { { "../altera/c10lp_golden_top.v" "tp" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "primitive_carry_in carry_chain:tp\|primitive_carry_in:mycarry_in " "Elaborating entity \"primitive_carry_in\" for hierarchy \"carry_chain:tp\|primitive_carry_in:mycarry_in\"" {  } { { "../altera/TDC.v" "mycarry_in" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "primitive_carry carry_chain:tp\|primitive_carry:gen\[1\].mycarry " "Elaborating entity \"primitive_carry\" for hierarchy \"carry_chain:tp\|primitive_carry:gen\[1\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[1\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "primitive_ff carry_chain:tp\|primitive_ff:gen\[1\].myff " "Elaborating entity \"primitive_ff\" for hierarchy \"carry_chain:tp\|primitive_ff:gen\[1\].myff\"" {  } { { "../altera/TDC.v" "gen\[1\].myff" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tdc_decode tdc_decode:tdc_decode " "Elaborating entity \"tdc_decode\" for hierarchy \"tdc_decode:tdc_decode\"" {  } { { "../altera/c10lp_golden_top.v" "tdc_decode" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_tiny aes_tiny:gen_code_label\[0\].aes_tinyi " "Elaborating entity \"aes_tiny\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\"" {  } { { "../altera/c10lp_golden_top.v" "gen_code_label\[0\].aes_tinyi" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/c10lp_golden_top.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controler aes_tiny:gen_code_label\[0\].aes_tinyi\|controler:fsm " "Elaborating entity \"controler\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|controler:fsm\"" {  } { { "../altera/tiny_AES/aes_tiny.vhd" "fsm" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/aes_tiny.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter aes_tiny:gen_code_label\[0\].aes_tinyi\|controler:fsm\|counter:cnt_round " "Elaborating entity \"counter\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|controler:fsm\|counter:cnt_round\"" {  } { { "../altera/tiny_AES/controler.vhd" "cnt_round" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/controler.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter aes_tiny:gen_code_label\[0\].aes_tinyi\|controler:fsm\|counter:cnt_block " "Elaborating entity \"counter\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|controler:fsm\|counter:cnt_block\"" {  } { { "../altera/tiny_AES/controler.vhd" "cnt_block" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/controler.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataBody aes_tiny:gen_code_label\[0\].aes_tinyi\|dataBody:Inst_dataBody " "Elaborating entity \"dataBody\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|dataBody:Inst_dataBody\"" {  } { { "../altera/tiny_AES/aes_tiny.vhd" "Inst_dataBody" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/aes_tiny.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg aes_tiny:gen_code_label\[0\].aes_tinyi\|dataBody:Inst_dataBody\|reg:state_FF " "Elaborating entity \"reg\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|dataBody:Inst_dataBody\|reg:state_FF\"" {  } { { "../altera/tiny_AES/dataBody.vhd" "state_FF" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/dataBody.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop_en aes_tiny:gen_code_label\[0\].aes_tinyi\|dataBody:Inst_dataBody\|reg:state_FF\|flipflop_en:\\gen_ff:1:ff " "Elaborating entity \"flipflop_en\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|dataBody:Inst_dataBody\|reg:state_FF\|flipflop_en:\\gen_ff:1:ff\"" {  } { { "../altera/tiny_AES/reg.vhd" "\\gen_ff:1:ff" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/reg.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftrows aes_tiny:gen_code_label\[0\].aes_tinyi\|dataBody:Inst_dataBody\|shiftrows:Inst_shiftrows " "Elaborating entity \"shiftrows\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|dataBody:Inst_dataBody\|shiftrows:Inst_shiftrows\"" {  } { { "../altera/tiny_AES/dataBody.vhd" "Inst_shiftrows" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/dataBody.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyschedule aes_tiny:gen_code_label\[0\].aes_tinyi\|keyschedule:Inst_keyschedule " "Elaborating entity \"keyschedule\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|keyschedule:Inst_keyschedule\"" {  } { { "../altera/tiny_AES/aes_tiny.vhd" "Inst_keyschedule" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/aes_tiny.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rcon aes_tiny:gen_code_label\[0\].aes_tinyi\|keyschedule:Inst_keyschedule\|rcon:Inst_rcon " "Elaborating entity \"rcon\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|keyschedule:Inst_keyschedule\|rcon:Inst_rcon\"" {  } { { "../altera/tiny_AES/keyschedule.vhd" "Inst_rcon" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/keyschedule.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox " "Elaborating entity \"sbox\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\"" {  } { { "../altera/tiny_AES/aes_tiny.vhd" "Inst_sbox" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/aes_tiny.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sbox8 aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24 " "Elaborating entity \"sbox8\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\"" {  } { { "../altera/tiny_AES/sbox.vhd" "bits31_24" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sbox.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bSbox aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox " "Elaborating entity \"bSbox\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\"" {  } { { "../altera/tiny_AES/sbox8.vhd" "Inst_bSbox" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sbox8.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SELECT_NOT_8 aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|SELECT_NOT_8:sel_in " "Elaborating entity \"SELECT_NOT_8\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|SELECT_NOT_8:sel_in\"" {  } { { "../altera/tiny_AES/sboxalg.v" "sel_in" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX21I aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|SELECT_NOT_8:sel_in\|MUX21I:m7 " "Elaborating entity \"MUX21I\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|SELECT_NOT_8:sel_in\|MUX21I:m7\"" {  } { { "../altera/tiny_AES/sboxalg.v" "m7" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_INV_8 aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv " "Elaborating entity \"GF_INV_8\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\"" {  } { { "../altera/tiny_AES/sboxalg.v" "inv" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_INV_4 aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\|GF_INV_4:dinv " "Elaborating entity \"GF_INV_4\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\|GF_INV_4:dinv\"" {  } { { "../altera/tiny_AES/sboxalg.v" "dinv" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_SQ_2 aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\|GF_INV_4:dinv\|GF_SQ_2:dinv " "Elaborating entity \"GF_SQ_2\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\|GF_INV_4:dinv\|GF_SQ_2:dinv\"" {  } { { "../altera/tiny_AES/sboxalg.v" "dinv" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_MULS_2 aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\|GF_INV_4:dinv\|GF_MULS_2:pmul " "Elaborating entity \"GF_MULS_2\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\|GF_INV_4:dinv\|GF_MULS_2:pmul\"" {  } { { "../altera/tiny_AES/sboxalg.v" "pmul" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_MULS_4 aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\|GF_MULS_4:pmul " "Elaborating entity \"GF_MULS_4\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\|GF_MULS_4:pmul\"" {  } { { "../altera/tiny_AES/sboxalg.v" "pmul" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GF_MULS_SCL_2 aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\|GF_MULS_4:pmul\|GF_MULS_SCL_2:summul " "Elaborating entity \"GF_MULS_SCL_2\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|sbox:Inst_sbox\|sbox8:bits31_24\|bSbox:Inst_bSbox\|GF_INV_8:inv\|GF_MULS_4:pmul\|GF_MULS_SCL_2:summul\"" {  } { { "../altera/tiny_AES/sboxalg.v" "summul" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/sboxalg.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mix_column aes_tiny:gen_code_label\[0\].aes_tinyi\|mix_column:Inst_mix_column " "Elaborating entity \"mix_column\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|mix_column:Inst_mix_column\"" {  } { { "../altera/tiny_AES/aes_tiny.vhd" "Inst_mix_column" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/aes_tiny.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timesx aes_tiny:gen_code_label\[0\].aes_tinyi\|mix_column:Inst_mix_column\|timesx:x01 " "Elaborating entity \"timesx\" for hierarchy \"aes_tiny:gen_code_label\[0\].aes_tinyi\|mix_column:Inst_mix_column\|timesx:x01\"" {  } { { "../altera/tiny_AES/mix_column.vhd" "x01" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/tiny_AES/mix_column.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501195931 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[128\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[128\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[128\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196269 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[127\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[127\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[127\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196269 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[126\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[126\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[126\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196269 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[125\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[125\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[125\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196269 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[124\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[124\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[124\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196269 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[123\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[123\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[123\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196269 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[122\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[122\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[122\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196270 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[121\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[121\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[121\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196270 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[120\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[120\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[120\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196270 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[119\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[119\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[119\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196270 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[118\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[118\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[118\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196270 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[117\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[117\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[117\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196270 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[116\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[116\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[116\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196271 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[115\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[115\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[115\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196271 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[114\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[114\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[114\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196271 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[113\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[113\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[113\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196271 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[112\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[112\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[112\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196271 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[111\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[111\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[111\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196271 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[110\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[110\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[110\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196272 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[109\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[109\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[109\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196272 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[108\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[108\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[108\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196272 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[107\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[107\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[107\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196272 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[106\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[106\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[106\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196273 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[105\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[105\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[105\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196273 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[104\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[104\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[104\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196273 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[103\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[103\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[103\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196273 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[102\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[102\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[102\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196273 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[101\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[101\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[101\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196274 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[100\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[100\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[100\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196274 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[99\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[99\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[99\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196274 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[98\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[98\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[98\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196274 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[97\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[97\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[97\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196275 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[96\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[96\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[96\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196275 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[95\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[95\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[95\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196275 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[94\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[94\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[94\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196275 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[93\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[93\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[93\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196276 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[92\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[92\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[92\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196276 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[91\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[91\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[91\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196276 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[90\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[90\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[90\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196276 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[89\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[89\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[89\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196277 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[88\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[88\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[88\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196277 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[87\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[87\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[87\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196277 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[86\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[86\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[86\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196277 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[85\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[85\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[85\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196278 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[84\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[84\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[84\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196278 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[83\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[83\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[83\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196278 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[82\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[82\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[82\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196278 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[81\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[81\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[81\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196279 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[80\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[80\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[80\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196279 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[79\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[79\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[79\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196279 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[78\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[78\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[78\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196279 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[77\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[77\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[77\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[76\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[76\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[76\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[75\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[75\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[75\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196280 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[74\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[74\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[74\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196281 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[73\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[73\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[73\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196281 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[72\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[72\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[72\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196281 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[71\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[71\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[71\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196281 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[70\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[70\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[70\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196282 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[69\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[69\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[69\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196282 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[68\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[68\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[68\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196282 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[67\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[67\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[67\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196283 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[66\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[66\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[66\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196283 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[65\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[65\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[65\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196283 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[64\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[64\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[64\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196284 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[63\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[63\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[63\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196284 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[62\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[62\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[62\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196284 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[61\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[61\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[61\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196285 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[60\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[60\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[60\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196285 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[59\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[59\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[59\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196286 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[58\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[58\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[58\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196286 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[57\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[57\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[57\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196286 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[56\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[56\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[56\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196287 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[55\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[55\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[55\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196287 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[54\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[54\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[54\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196287 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[53\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[53\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[53\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196288 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[52\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[52\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[52\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196288 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[51\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[51\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[51\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196289 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[50\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[50\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[50\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196289 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[49\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[49\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[49\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196290 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[48\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[48\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[48\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196290 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[47\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[47\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[47\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196291 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[46\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[46\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[46\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196291 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[45\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[45\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[45\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196292 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[44\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[44\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[44\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196292 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[43\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[43\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[43\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196292 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[42\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[42\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[42\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196293 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[41\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[41\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[41\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196293 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[40\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[40\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[40\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196294 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[39\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[39\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[39\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196294 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[38\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[38\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[38\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196295 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[37\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[37\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[37\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196295 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[36\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[36\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[36\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196295 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[35\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[35\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[35\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196296 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[34\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[34\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[34\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196296 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[33\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[33\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[33\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196297 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[32\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[32\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[32\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196297 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[31\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[31\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[31\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196298 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[30\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[30\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[30\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196298 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[29\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[29\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[29\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196299 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[28\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[28\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[28\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196299 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[27\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[27\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[27\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196300 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[26\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[26\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[26\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196300 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[25\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[25\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[25\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196301 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[24\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[24\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[24\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196301 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[23\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[23\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[23\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196302 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[22\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[22\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[22\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196302 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[21\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[21\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[21\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196303 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[20\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[20\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[20\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196303 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[19\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[19\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[19\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196303 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[18\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[18\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[18\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196305 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[17\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[17\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[17\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196306 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[16\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[16\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[16\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196306 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[15\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[15\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[15\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196307 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[14\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[14\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[14\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196307 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[13\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[13\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[13\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196308 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[12\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[12\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[12\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196309 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[11\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[11\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[11\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196309 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[10\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[10\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[10\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196310 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[9\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[9\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[9\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196310 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[8\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[8\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[8\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196311 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[7\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[7\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[7\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196311 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[6\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[6\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[6\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196312 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[5\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[5\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[5\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196313 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[4\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[4\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[4\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196313 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[3\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[3\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[3\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196314 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[2\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[2\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[2\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196314 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "cin gen\[1\].mycarry " "Port \"cin\" does not exist in macrofunction \"gen\[1\].mycarry\"" {  } { { "../altera/TDC.v" "gen\[1\].mycarry" { Text "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/altera/TDC.v" 146 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687501196315 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "130 " "130 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1687501196352 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-project/output_files/DE2-project.map.smsg " "Generated suppressed messages file C:/Users/Darshana/Documents/GitHub/e17-4yp-Investigating/FPGA Setup/DE2-project/output_files/DE2-project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501196443 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 128 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 128 errors, 45 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687501196556 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 23 16:19:56 2023 " "Processing ended: Fri Jun 23 16:19:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687501196556 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687501196556 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687501196556 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501196556 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 130 s 45 s " "Quartus Prime Flow was unsuccessful. 130 errors, 45 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687501197201 ""}
