

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-ffe0a1a00e984ecce9bf36e17ab94c4de0de8108_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               3acf4816f28a61137a29f806736c3982  /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting PTX file and ptxas options    1: sad.1.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    2: sad.2.sm_70.ptx -arch=sm_70
Extracting PTX file and ptxas options    3: sad.3.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Running md5sum using "md5sum /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad "
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
Extracting specific PTX file named sad.1.sm_70.ptx 
Extracting specific PTX file named sad.2.sm_70.ptx 
Extracting specific PTX file named sad.3.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmdPtS_ii : hostFun 0x0x403136, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing sad.1.sm_70.ptx
GPGPU-Sim PTX: allocating global region for "ref" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x180 to 0x2000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x2000180 to 0x2400180 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmoPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmuPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmqPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmwPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm1PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm2PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmjPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmlPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmgPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm3PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm4PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmiPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm6PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvm5PtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11mb_sad_calcPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmbPtS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16mb_sad_calc_nvmdPtS_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.1.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.2.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z17larger_sad_calc_8Ptii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmoPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmuPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z22larger_sad_calc_8_nvmbPtii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18larger_sad_calc_16Ptii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.2.sm_70.ptx
GPGPU-Sim PTX: Parsing sad.3.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sad.3.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from sad.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmdPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmbPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z11mb_sad_calcPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm5PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm6PtS_ii' : regs=64, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmiPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm4PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm3PtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmgPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmlPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmjPtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm2PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvm1PtS_ii' : regs=48, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmwPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmqPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmuPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z16mb_sad_calc_nvmoPtS_ii' : regs=56, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Loading PTXInfo from sad.2.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z18larger_sad_calc_16Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmbPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmuPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z22larger_sad_calc_8_nvmoPtii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Kernel '_Z17larger_sad_calc_8Ptii' : regs=32, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from sad.3.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmbPtS_ii : hostFun 0x0x402fc3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11mb_sad_calcPtS_ii : hostFun 0x0x402e50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm5PtS_ii : hostFun 0x0x402cdd, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm6PtS_ii : hostFun 0x0x402b6a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmiPtS_ii : hostFun 0x0x4029f7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm4PtS_ii : hostFun 0x0x402884, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm3PtS_ii : hostFun 0x0x402711, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmgPtS_ii : hostFun 0x0x40259e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmlPtS_ii : hostFun 0x0x40242b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmjPtS_ii : hostFun 0x0x4022b8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm2PtS_ii : hostFun 0x0x402145, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvm1PtS_ii : hostFun 0x0x401fd2, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmwPtS_ii : hostFun 0x0x401e5f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmqPtS_ii : hostFun 0x0x401cec, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmuPtS_ii : hostFun 0x0x401b79, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16mb_sad_calc_nvmoPtS_ii : hostFun 0x0x401a06, fat_cubin_handle = 1
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6132a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 33554432 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x26132a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z18larger_sad_calc_16Ptii : hostFun 0x0x403ff1, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmbPtii : hostFun 0x0x403e9a, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmuPtii : hostFun 0x0x403d43, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z22larger_sad_calc_8_nvmoPtii : hostFun 0x0x403bec, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z17larger_sad_calc_8Ptii : hostFun 0x0x403a95, fat_cubin_handle = 2
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
self exe links to: /home/pli11/Videos/parboil_benchmark/parboil/benchmarks/sad/build/nvm_default/sad
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x40676c, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x406672, fat_cubin_handle = 3
GPGPU-Sim PTX: cudaMallocArray: devPtr32 = -1073691136
GPGPU-Sim PTX: in cudaBindTextureToArray: 0x613220 0x116945c0
GPGPU-Sim PTX:   devPtr32 = c000c600
GPGPU-Sim PTX:   Name corresponding to textureReference: ref
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 2
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 16; Ty = 4, Tx_numbits = 4, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 2 bytes; texel_size_numbits = 1
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0xc000c600
GPGPU-Sim PTX:   Texel size = 2 bytes
event update
width * height = 99
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb6e71748..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb6e71740..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb6e7173c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb6e71738..

GPGPU-Sim PTX: cudaLaunch for 0x0x402e50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z11mb_sad_calcPtS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7320 (sad.1.sm_70.ptx:4553) @%p3 bra BB14_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7858 (sad.1.sm_70.ptx:4726) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7360 (sad.1.sm_70.ptx:4562) @%p4 bra BB14_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7858 (sad.1.sm_70.ptx:4726) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7850 (sad.1.sm_70.ptx:4723) @%p5 bra BB14_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7858 (sad.1.sm_70.ptx:4726) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11mb_sad_calcPtS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11mb_sad_calcPtS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z11mb_sad_calcPtS_ii' to stream 0, gridDim= (44,36,1) blockDim = (61,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: CTA/core = 21, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z11mb_sad_calcPtS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z11mb_sad_calcPtS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 147887
gpu_sim_insn = 232431408
gpu_ipc =    1571.6825
gpu_tot_sim_cycle = 147887
gpu_tot_sim_insn = 232431408
gpu_tot_ipc =    1571.6825
gpu_tot_issued_cta = 1584
gpu_occupancy = 50.8193% 
gpu_tot_occupancy = 50.8193% 
max_total_param_size = 0
gpu_stall_dramfull = 49
gpu_stall_icnt2sh    = 2531
partiton_level_parallism =      11.8120
partiton_level_parallism_total  =      11.8120
partiton_level_parallism_util =      12.5996
partiton_level_parallism_util_total  =      12.5996
L2_BW  =     439.2880 GB/Sec
L2_BW_total  =     439.2880 GB/Sec
gpu_total_sim_rate=163109
############## bottleneck_stats #############
cycles: core 147887, icnt 147887, l2 147887, dram 111046
gpu_ipc	1571.682
gpu_tot_issued_cta = 1584, average cycles = 93
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 0 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 0 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.163	80
L1D data util	0.661	80	0.668	45
L1D tag util	0.223	80	0.225	0
L2 data util	0.007	64	0.009	1
L2 tag util	0.189	64	0.192	1
n_l2_access	 1793424
icnt s2m util	0.000	0	0.000	1	flits per packet: -nan
icnt m2s util	0.000	0	0.000	1	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.000	0	0.000	1

latency_l1_hit:	17996800, num_l1_reqs:	899840
L1 hit latency:	20
latency_l2_hit:	50573764, num_l2_reqs:	68448
L2 hit latency:	738
latency_dram:	343941069, num_dram_reqs:	1724976
DRAM latency:	199

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	0.984
smem size	0.000
thread slot	0.656
TB slot    	0.656
L1I tag util	0.330	80	0.333	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.160	80	0.162	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.261	16	0.271	11
L1D tag util	0.223	80	0.225	0
L1D fill util	0.001	80	0.001	0
n_l1d_mshr	4096
L1D mshr util	0.000	80
n_l1d_missq	16
L1D missq util	0.009	80
L1D hit rate	0.341
L1D miss rate	0.659
L1D rsfail rate	0.000
L2 tag util	0.189	64	0.192	1
L2 fill util	0.000	0	0.000	1
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.000	0	0.000	1
L2 missq util	0.000	0	0.000	1
L2 hit rate	0.038
L2 miss rate	0.962
L2 rsfail rate	0.000

dram activity	0.000	0	0.000	1

load trans eff	0.062
load trans sz	32.000
load_useful_bytes 1824768, load_transaction_bytes 29196288, icnt_m2s_bytes 0
n_gmem_load_insns 912384, n_gmem_load_accesses 912384
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.190

run 0.039, fetch 0.003, sync 0.003, control 0.000, data 0.951, struct 0.003
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 33300, Miss = 21937, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 33300, Miss = 21936, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 33300, Miss = 21937, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 33300, Miss = 21937, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 33300, Miss = 21936, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 33300, Miss = 21937, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 33300, Miss = 21936, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 33300, Miss = 21937, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 33300, Miss = 21936, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 33300, Miss = 21935, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 33300, Miss = 21937, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 33300, Miss = 21937, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 33300, Miss = 21938, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 33300, Miss = 21937, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 33300, Miss = 21939, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 33300, Miss = 21936, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 33300, Miss = 21940, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 31635, Miss = 20840, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 31635, Miss = 20841, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 31635, Miss = 20842, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 31635, Miss = 20841, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 31635, Miss = 20841, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 31635, Miss = 20841, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 31635, Miss = 20843, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 31635, Miss = 20842, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 31635, Miss = 20842, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 31635, Miss = 20842, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 31635, Miss = 20842, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 31635, Miss = 20842, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 31635, Miss = 20843, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 31635, Miss = 20843, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 31635, Miss = 20841, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 31635, Miss = 20842, Miss_rate = 0.659, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2637360
	L1D_total_cache_misses = 1737520
	L1D_total_cache_miss_rate = 0.6588
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.080
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 8175273
	L1T_total_cache_misses = 15528
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 8159745
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 899840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6208
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8159745
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15528
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1724976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 912384
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 8175273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1724976

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 
gpgpu_n_tot_thrd_icount = 246140928
gpgpu_n_tot_w_icount = 7691904
gpgpu_n_stall_shd_mem = 9002221
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6336
gpgpu_n_mem_write_global = 1724976
gpgpu_n_mem_texture = 15528
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 27599616
gpgpu_n_store_insn = 1724976
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 27599616
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 386496
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1667952
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27432643	W0_Idle:259343	W0_Scoreboard:9566438	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1881792	W29:1964160	W30:0	W31:0	W32:3845952
single_issue_nums: WS0:1942400	WS1:1942400	WS2:1903552	WS3:1903552	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 50688 {8:6336,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 68999040 {40:1724976,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 124224 {8:15528,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 253440 {40:6336,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13799808 {8:1724976,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2484480 {40:62112,}
maxmflatency = 1610 
max_icnt2mem_latency = 788 
maxmrqlatency = 0 
max_icnt2sh_latency = 1067 
averagemflatency = 219 
avg_icnt2mem_latency = 34 
avg_icnt2sh_latency = 18 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1681318 	49839 	46991 	15276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4148 	1109 	544 	1342030 	318121 	30653 	23630 	24322 	2283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1720172 	13041 	605 	969 	1067 	2968 	6286 	19036 	29161 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	276 	4 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1023      1368       761       605       577       757       819       641       905       736       780       591       684       689       677       590
dram[1]:        952      1277       760       587       940       501       816       572       905       735       776       576       680       596       673       588
dram[2]:        953      1344       755       608       938       492       813       516       905       573       742       634       665       572       664       587
dram[3]:       1112      1413       748       701       924       486       891       515       905       616       742       593       642       547       640       620
dram[4]:       1162      1268       830       695       907       513       885       515       905       604       730       700       679       544       743       611
dram[5]:       1061      1370       824       695       892       513       879       673       691       604       729       699       679       762       738       601
dram[6]:       1132      1297       816       695       573       505       854       671       683       733       729       726       666       762       732       717
dram[7]:       1152      1176       808       695       573       610       624       658       681       723       729       720       650       762       729       716
dram[8]:       1296      1491       723       617       569       607       663       646       663       708       729       714       634       757       726       716
dram[9]:       1163      1092       733       669       675       605       630       632       660       693       729       702       633       749       771       709
dram[10]:       1208      1336       729       666       674       603       608       631       579       686       729       681       624       774       769       693
dram[11]:       1389      1327       726       666       671       603       598       624       573       737       729       681       911       766       769       655
dram[12]:       1135      1337       723       665       663       669       555       596       706       730       729       679       887       764       767       637
dram[13]:       1262      1566       719       665       663       644       556       572       693       725       728       630       875       762       763       628
dram[14]:       1358      1433       599       665       677       642       648       568       671       721       727       593       873       760       777       605
dram[15]:        969      1475       586       594       676       642       644       567       652       725       703       567       903       806       777       635
dram[16]:       1383      1610       588       591       676       626       632       554       795       721       683       556       902       806       770       633
dram[17]:       1292      1019       772       581       676       501       627       544       793       721       670       553       898       806       754       620
dram[18]:       1153      1477       765       572       695       470       621       603       790       721       658       546       889       806       740       607
dram[19]:       1325      1436       747       704       693       466       647       603       776       721       685       545       870       806       737       604
dram[20]:       1329      1194       728       704       693       682       631       603       775       689       684       545       650       663       776       704
dram[21]:       1026      1117       737       704       690       681       669       633       700       689       684       545       649       663       761       702
dram[22]:        761      1271       735       704       688       671       669       633       664       689       684       640       638       663       773       697
dram[23]:        971      1345       726       704       760       664       670       629       650       689       684       635       629       666       772       688
dram[24]:       1415      1195       726       704       759       658       669       627       632       687       684       623       680       690       772       681
dram[25]:       1302      1431       720       694       756       688       668       625       729       627       682       737       680       687       772       687
dram[26]:        878      1504       553       689       747       675       615       642       726       618       675       737       680       685       772       677
dram[27]:       1387      1288       552       727       740       666       613       642       726       608       674       731       677       685       640       677
dram[28]:       1404      1356       553       724       776       661       662       642       723       788       663       718       674       683       636       674
dram[29]:       1449      1432       552       713       770       656       659       628       757       788       656       800       689       611       634       674
dram[30]:       1352      1278       618       698       764       577       652       834       753       788       650       791       689       603       633       654
dram[31]:       1350      1289       616       772       758       576       647       833       743       788       648       783       689       641       627       647
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=111046 n_nop=111046 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 111046i bk1: 0a 111046i bk2: 0a 111046i bk3: 0a 111046i bk4: 0a 111046i bk5: 0a 111046i bk6: 0a 111046i bk7: 0a 111046i bk8: 0a 111046i bk9: 0a 111046i bk10: 0a 111046i bk11: 0a 111046i bk12: 0a 111046i bk13: 0a 111046i bk14: 0a 111046i bk15: 0a 111046i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 111046 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 111046 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 111046 
n_nop = 111046 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27729, Miss = 26961, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 28351, Miss = 26975, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 27729, Miss = 26961, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 28305, Miss = 26961, Miss_rate = 0.953, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 27736, Miss = 26968, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28337, Miss = 26961, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 27729, Miss = 26961, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28273, Miss = 26961, Miss_rate = 0.954, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 27729, Miss = 26961, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 28280, Miss = 26968, Miss_rate = 0.954, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 27729, Miss = 26961, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 28273, Miss = 26961, Miss_rate = 0.954, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 28145, Miss = 26961, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 28177, Miss = 26961, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 28216, Miss = 26968, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 28202, Miss = 26954, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 28209, Miss = 26961, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 28184, Miss = 26968, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 28241, Miss = 26961, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 27864, Miss = 26968, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 28273, Miss = 26961, Miss_rate = 0.954, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 28255, Miss = 26975, Miss_rate = 0.955, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 28330, Miss = 26954, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 28337, Miss = 26961, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 27704, Miss = 26968, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 28321, Miss = 26961, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 28240, Miss = 26864, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 28193, Miss = 26833, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 27690, Miss = 26954, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 28209, Miss = 26833, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 27711, Miss = 26975, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 28209, Miss = 26833, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 28216, Miss = 26840, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 28320, Miss = 26944, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 28330, Miss = 26954, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 27704, Miss = 26968, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 28337, Miss = 26961, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 28344, Miss = 26968, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 28344, Miss = 26968, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 28337, Miss = 26961, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 28337, Miss = 26961, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 27704, Miss = 26968, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 28337, Miss = 26961, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 28344, Miss = 26968, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 28337, Miss = 26961, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 28330, Miss = 26954, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 27704, Miss = 26968, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 28337, Miss = 26961, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 27697, Miss = 26961, Miss_rate = 0.973, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1793424
L2_total_cache_misses = 1724976
L2_total_cache_miss_rate = 0.9618
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 62112
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1697849
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6336
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 62112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1724976
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1793424
icnt_total_pkts_simt_to_mem=1746840
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1746840
Req_Network_cycles = 147887
Req_Network_injected_packets_per_cycle =      11.8120 
Req_Network_conflicts_per_cycle =       3.1985
Req_Network_conflicts_per_cycle_util =       3.4117
Req_Bank_Level_Parallism =      12.5996
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.8894
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1846

Reply_Network_injected_packets_num = 1793424
Reply_Network_cycles = 147887
Reply_Network_injected_packets_per_cycle =       12.1270
Reply_Network_conflicts_per_cycle =        0.5719
Reply_Network_conflicts_per_cycle_util =       0.6068
Reply_Bank_Level_Parallism =      12.8687
Reply_Network_in_buffer_full_per_cycle =       0.0171
Reply_Network_in_buffer_avg_util =       3.0918
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1516
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 23 min, 45 sec (1425 sec)
gpgpu_simulation_rate = 163109 (inst/sec)
gpgpu_simulation_rate = 103 (cycle/sec)
gpgpu_silicon_slowdown = 10990291x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffb6e71758..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb6e71754..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffb6e71750..

GPGPU-Sim PTX: cudaLaunch for 0x0x403a95 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding dominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: reconvergence points for _Z17larger_sad_calc_8Ptii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x84c0 (sad.2.sm_70.ptx:52) @%p1 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8528 (sad.2.sm_70.ptx:68) add.s32 %r14, %r12, %r13;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8540 (sad.2.sm_70.ptx:71) @%p2 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (sad.2.sm_70.ptx:240) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8578 (sad.2.sm_70.ptx:79) @%p3 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (sad.2.sm_70.ptx:157) setp.lt.u32%p6, %r16, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x85a8 (sad.2.sm_70.ptx:86) @%p4 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8700 (sad.2.sm_70.ptx:135) mul.wide.s32 %rd32, %r15, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x85b8 (sad.2.sm_70.ptx:89) @%p5 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8660 (sad.2.sm_70.ptx:113) mul.wide.s32 %rd27, %r15, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x87a8 (sad.2.sm_70.ptx:158) @%p6 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (sad.2.sm_70.ptx:240) ret;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8a08 (sad.2.sm_70.ptx:237) @%p7 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (sad.2.sm_70.ptx:240) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17larger_sad_calc_8Ptii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17larger_sad_calc_8Ptii'.
GPGPU-Sim PTX: pushing kernel '_Z17larger_sad_calc_8Ptii' to stream 0, gridDim= (11,9,1) blockDim = (32,4,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z17larger_sad_calc_8Ptii'
Destroy streams for kernel 2: size 0
kernel_name = _Z17larger_sad_calc_8Ptii 
kernel_launch_uid = 2 
gpu_sim_cycle = 22013
gpu_sim_insn = 4380156
gpu_ipc =     198.9804
gpu_tot_sim_cycle = 169900
gpu_tot_sim_insn = 236811564
gpu_tot_ipc =    1393.8291
gpu_tot_issued_cta = 1683
gpu_occupancy = 7.5004% 
gpu_tot_occupancy = 46.4480% 
max_total_param_size = 0
gpu_stall_dramfull = 49
gpu_stall_icnt2sh    = 2531
partiton_level_parallism =      12.6690
partiton_level_parallism_total  =      11.9230
partiton_level_parallism_util =      17.8417
partiton_level_parallism_util_total  =      13.1307
L2_BW  =     458.9224 GB/Sec
L2_BW_total  =     441.8320 GB/Sec
gpu_total_sim_rate=156517
############## bottleneck_stats #############
cycles: core 22013, icnt 22013, l2 22013, dram 16529
gpu_ipc	198.980
gpu_tot_issued_cta = 1683, average cycles = 13
n_dram_writes	 0, n_dram_reads	 0
n_GLOBAL_ACC_R	 108603 
n_LOCAL_ACC_R	 0 
n_CONST_ACC_R	 0 
n_TEXTURE_ACC_R	 0 
n_GLOBAL_ACC_W	 0 
n_LOCAL_ACC_W	 0 
n_L1_WRBK_ACC	 0 
n_L2_WRBK_ACC	 20355 
n_L1_WR_ALLOC_R	 0 
n_L2_WR_ALLOC_R	 0 

n_sm	 80, n_schedulers	 4
scheduler util	0.021	80
L1D data util	0.649	80	1.049	0
L1D tag util	0.174	80	0.281	0
L2 data util	0.347	64	0.348	7
L2 tag util	0.198	64	0.198	61
n_l2_access	 278883
icnt s2m util	0.000	0	0.000	61	flits per packet: -nan
icnt m2s util	0.000	0	0.000	61	flits per packet: -nan
sum=0
n_mem	 32
dram util	0.354	32	0.357	13

latency_l1_hit:	552420, num_l1_reqs:	27621
L1 hit latency:	20
latency_dram:	107055864, num_dram_reqs:	278883
DRAM latency:	383

n_reg	65536, n_smem	98304, n_thread	2048, n_tb	32
reg file	1.000
smem size	0.000
thread slot	1.000
TB slot    	0.500
L1I tag util	0.042	80	0.069	0

n_mem_pipe	1, n_sp_pipe	4, n_sfu_pipe	4
mem pipe util	0.037	80	0.060	0
sp pipe util	0.000	0	0.000	0
sfu pipe util	0.000	0	0.000	0
ldst mem cycle	0.000	0	0.000	0

smem port	0.000	0

n_reg_bank	16
reg port	0.024	16	0.026	13
L1D tag util	0.174	80	0.281	0
L1D fill util	0.062	80	0.100	0
n_l1d_mshr	4096
L1D mshr util	0.010	80
n_l1d_missq	16
L1D missq util	0.010	80
L1D hit rate	0.090
L1D miss rate	0.910
L1D rsfail rate	0.000
L2 tag util	0.198	64	0.198	61
L2 fill util	0.077	64	0.077	0
n_l2_mshr	192
n_l2_missq	32
L2 mshr util	0.187	64	0.199	56
L2 missq util	0.003	64	0.003	13
L2 hit rate	0.000
L2 miss rate	1.000
L2 rsfail rate	0.000

dram activity	0.659	32	0.675	10

load trans eff	0.792
load trans sz	32.000
load_useful_bytes 3453120, load_transaction_bytes 4359168, icnt_m2s_bytes 0
n_gmem_load_insns 28512, n_gmem_load_accesses 136224
n_smem_access_insn 0, n_smem_accesses 0

tmp_counter/12	0.223

run 0.024, fetch 0.012, sync 0.012, control 0.000, data 0.951, struct 0.000
############ end_bottleneck_stats #############

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 39492, Miss = 27573, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 39492, Miss = 27571, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 39492, Miss = 27570, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 36396, Miss = 24754, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 36396, Miss = 24754, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 36396, Miss = 24753, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 36396, Miss = 24754, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 36396, Miss = 24753, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 36396, Miss = 24754, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 36396, Miss = 24753, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 36396, Miss = 24752, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 36396, Miss = 24754, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 36396, Miss = 24754, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 36396, Miss = 24755, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 36396, Miss = 24754, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 36396, Miss = 24756, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 36396, Miss = 24753, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 36396, Miss = 24757, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 37827, Miss = 26474, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 37827, Miss = 26475, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 37827, Miss = 26476, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 37827, Miss = 26475, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 37827, Miss = 26475, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 37827, Miss = 26475, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 37827, Miss = 26477, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 37827, Miss = 26476, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 37827, Miss = 26476, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 37827, Miss = 26476, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 37827, Miss = 26476, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 37827, Miss = 26476, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 37827, Miss = 26477, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 37827, Miss = 26477, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 37827, Miss = 26475, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 37827, Miss = 26476, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2943864
	L1D_total_cache_misses = 2016403
	L1D_total_cache_miss_rate = 0.6850
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.074
	L1D_cache_fill_port_util = 0.009
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 8175273
	L1T_total_cache_misses = 15528
	L1T_total_cache_miss_rate = 0.0019
	L1T_total_cache_pending_hits = 8159745
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 927461
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 72270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 48877
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 8159745
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 15528
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1895256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1048608
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 8175273
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1895256

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 
distro:
2800, 2800, 2800, 2800, 2800, 2800, 2800, 2800, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 2428, 
gpgpu_n_tot_thrd_icount = 250854912
gpgpu_n_tot_w_icount = 7839216
gpgpu_n_stall_shd_mem = 9244573
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 114939
gpgpu_n_mem_write_global = 1895256
gpgpu_n_mem_texture = 15528
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 28462896
gpgpu_n_store_insn = 2804076
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 27599616
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 424512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1910304
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:27438499	W0_Idle:481317	W0_Scoreboard:14236612	W1:8712	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:1881792	W29:1964160	W30:0	W31:0	W32:3984552
single_issue_nums: WS0:1979228	WS1:1979228	WS2:1940380	WS3:1940380	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 919512 {8:114939,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 75810240 {40:1895256,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 124224 {8:15528,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4597560 {40:114939,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15162048 {8:1895256,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 2484480 {40:62112,}
maxmflatency = 1610 
max_icnt2mem_latency = 788 
maxmrqlatency = 776 
max_icnt2sh_latency = 1067 
averagemflatency = 241 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 45 
avg_icnt2sh_latency = 16 
mrq_lat_table:27928 	16217 	6556 	5612 	10809 	33140 	16643 	9509 	2457 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1846665 	102272 	103810 	19560 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4148 	1109 	544 	1532725 	381713 	53649 	25230 	24322 	2283 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1918427 	60330 	23523 	10185 	2272 	2968 	6286 	19036 	29161 	119 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	277 	37 	3 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        18        19        12        14        12        12        11        11         9        22        14        22        18        18        21        15 
dram[1]:        20        13        12        21        17        10        14        11         9        15        14        22        18        18        21        19 
dram[2]:        26        18        18        13        17        14        13        12        13        16        14        22        18        18        15        22 
dram[3]:        26        18        22        17        17        10        13        12        14        18        13        13        18        18        15        19 
dram[4]:        29        24        22        17        17        11        14        12        13        18        13        13        18        15        12        18 
dram[5]:        28        24        22        21        13        11        12        13        13        20        15        17        18        15        10        14 
dram[6]:        18        25        22        24         9        11        12        17        13        14        17        15        14        15        11        14 
dram[7]:        16        25        22        18        10        11        12        17        13        14        15        17        18        15        14        13 
dram[8]:        16        15        19        18        10        11        10        17        12        14        15        17        18        15        16        11 
dram[9]:        17        13        12        18        12        11        11        12        14        18        13        17        18        12        17        24 
dram[10]:        18        14         9        15        12        11        11        18        10         9        13        17        18        16        17        24 
dram[11]:        16        14        16        15        12         9        14        18        16        14         9        17        18        16        16        26 
dram[12]:        16        17        14        15        12        10        14        18        12        14         9        13        16        16        12        23 
dram[13]:        16        14        15        15         9        10        14        18        13        11        11        18        20        19        12        23 
dram[14]:        17        15        14        16        17        10        16        13        13        10        14        18        18        14        11        20 
dram[15]:        16        15        10        16        20        13        14        16        13        10        14        18        18        16        13        17 
dram[16]:        13        16        13        16        24        13        11        16        13        10        14        18        18        18        16        13 
dram[17]:        16        11        10        16        20        13         9        16        13         9        14        17        18        18        16        13 
dram[18]:        19        13        11        17        11        10        10        13        10        11        14        17        18        18        16        16 
dram[19]:        21        11        10        18        11        10        13        13        10         9        14        17        18        18        16        20 
dram[20]:        21        16        13        15        11        12        10        12        12        10        12        12        13        18        16        20 
dram[21]:        21        14        14        16        11        11         9        16        12         9         9        12        16        14        16        20 
dram[22]:        23        16        14        19        11         9         9        11        13         9         9        20        18        18        10        20 
dram[23]:        18        16        14        18        11        10        10        13        12        13         9        22        18        11         9        20 
dram[24]:        16        17        16        18        11        13         9         9        15         9        13        24        18        18        14        16 
dram[25]:        13        15        13        18        11        13        11         9         9         9        15        24        18        18        14        10 
dram[26]:        16        14        11        18        11        13        11        13         9        10        15        24        16        16        14        12 
dram[27]:        24        14        11        20        10        13        11        11        11        13        15        24        13        16        14        13 
dram[28]:        24        14        12        13        13        10        12        13        11        16        15        16        15        16        10        12 
dram[29]:        24        14        11        13         9        12        12        11        18        16        15        16        15        14        15        11 
dram[30]:        24        14        14        16        10         9        12        12        22        12        16        15        15        18        11        13 
dram[31]:        27        14        14        19        12         9        10        10        22        17        22        18        15        17        11        15 
maximum service time to same row:
dram[0]:      5679      5686      5684      5683      5687      5696      5700      5680      5682      5715      5703      5676      5698      5699      5695      5734 
dram[1]:      5680      5732      5742      5682      5676      5711      5710      5687      5699      5690      5694      5679      5723      5700      5686      5684 
dram[2]:      5680      5679      5676      5687      5707      5692      5686      5682      5718      5695      5683      5703      5688      5684      5732      5711 
dram[3]:      5695      5707      5703      5743      5714      5680      5682      5715      5684      5688      5700      5699      5679      5718      5719      5686 
dram[4]:      5739      5686      5695      5683      5679      5694      5730      5688      5700      5723      5711      5680      5684      5696      5687      5738 
dram[5]:      5679      5683      5735      5707      5703      5702      5682      5688      5687      5712      5704      5699      5692      5680      5684      5718 
dram[6]:      5694      5735      5680      5687      5676      5692      5699      5703      5726      5695      5688      5715      5683      5679      5686      5682 
dram[7]:      5684      5686      5706      5707      5718      5696      5687      5715      5695      5683      5679      5688      5690      5694      5682      5680 
dram[8]:      5738      5696      5682      5734      5707      5680      5692      5676      5684      5728      5703      5686      5679      5715      5687      5688 
dram[9]:      5707      5700      5694      5682      5676      5724      5702      5690      5680      5679      5704      5692      5683      5687      5691      5727 
dram[10]:      5683      5735      5726      5698      5686      5679      5696      5676      5688      5690      5680      5724      5718      5682      5691      5684 
dram[11]:      5680      5690      5695      5682      5727      5692      5683      5732      5716      5684      5699      5703      5676      5687      5728      5679 
dram[12]:      5735      5699      5695      5742      5698      5680      5682      5686      5684      5683      5714      5694      5700      5702      5679      5688 
dram[13]:      5702      5692      5683      5690      5686      5695      5716      5682      5699      5700      5680      5684      5676      5679      5691      5740 
dram[14]:      5686      5684      5738      5679      5694      5720      5683      5687      5676      5690      5696      5708      5714      5682      5680      5698 
dram[15]:      5696      5727      5683      5687      5676      5692      5691      5716      5715      5690      5686      5722      5680      5679      5724      5682 
dram[16]:      5734      5687      5683      5743      5715      5699      5688      5714      5702      5682      5691      5679      5676      5723      5680      5695 
dram[17]:      5704      5690      5683      5700      5688      5682      5691      5684      5676      5726      5699      5702      5680      5679      5696      5727 
dram[18]:      5700      5720      5735      5686      5684      5724      5698      5696      5679      5680      5690      5691      5728      5699      5682      5683 
dram[19]:      5686      5684      5691      5695      5710      5687      5676      5690      5728      5692      5683      5723      5702      5679      5718      5682 
dram[20]:      5704      5687      5676      5736      5712      5679      5688      5724      5699      5682      5696      5692      5680      5684      5723      5695 
dram[21]:      5738      5690      5707      5703      5694      5692      5711      5679      5676      5682      5712      5684      5704      5700      5680      5730 
dram[22]:      5682      5699      5727      5686      5679      5706      5692      5680      5698      5707      5684      5683      5687      5696      5695      5728 
dram[23]:      5680      5738      5683      5698      5704      5690      5686      5687      5730      5679      5688      5711      5723      5692      5712      5682 
dram[24]:      5696      5700      5680      5714      5723      5682      5686      5724      5707      5684      5683      5703      5694      5698      5676      5679 
dram[25]:      5736      5679      5676      5743      5715      5708      5680      5703      5696      5719      5710      5682      5686      5727      5683      5711 
dram[26]:      5690      5688      5714      5691      5679      5707      5708      5680      5682      5683      5722      5699      5698      5686      5684      5726 
dram[27]:      5690      5731      5684      5683      5692      5686      5706      5699      5703      5688      5682      5727      5728      5676      5679      5680 
dram[28]:      5680      5679      5704      5714      5702      5682      5676      5706      5723      5690      5688      5708      5695      5692      5720      5687 
dram[29]:      5736      5680      5682      5738      5712      5686      5700      5715      5695      5691      5714      5683      5679      5723      5687      5698 
dram[30]:      5712      5690      5718      5687      5688      5700      5707      5692      5686      5714      5683      5679      5694      5698      5676      5740 
dram[31]:      5679      5688      5740      5704      5687      5696      5682      5676      5700      5695      5684      5699      5716      5683      5690      5715 
average row accesses per activate:
dram[0]:  3.439394  3.634921  3.271429  3.500000  3.204545  2.969388  3.296703  3.177083  2.989583  3.545455  3.432836  3.677419  3.447761  3.371428  3.439394  2.961039 
dram[1]:  4.000000  3.688524  3.257143  3.515625  3.097826  3.085106  3.297872  3.260870  3.032258  3.605263  3.026316  3.405797  3.267606  3.164384  3.484848  3.066667 
dram[2]:  3.571429  3.571429  3.492308  3.562500  3.184783  3.250000  3.223404  3.091837  3.075269  3.439024  3.051948  3.447761  3.548387  3.285714  3.439394  3.454545 
dram[3]:  4.283019  3.770492  3.693548  3.309859  3.053191  3.159575  3.145833  3.102041  3.329412  3.337349  3.593750  3.688524  3.402985  3.367647  3.454545  3.454545 
dram[4]:  3.714286  3.367647  3.677419  3.342857  3.264368  3.239130  3.102041  3.393258  3.294118  3.174419  3.271429  3.515152  3.093333  3.378788  3.929825  3.625000 
dram[5]:  3.661290  3.750000  3.578125  3.397059  3.131868  3.219780  2.990000  3.441860  3.380952  3.349398  3.382353  3.281690  3.447761  3.275362  3.314286  3.295775 
dram[6]:  3.912281  4.591837  3.271429  3.211268  3.261364  3.186813  3.178947  3.134021  3.142857  2.858586  3.347826  3.411765  3.281690  3.121622  3.318841  3.587301 
dram[7]:  3.562500  3.847458  3.352941  3.553846  3.107527  3.314607  3.144330  3.145833  3.279070  3.261905  3.432836  3.417910  3.587301  3.094594  3.239437  3.476923 
dram[8]:  3.515625  3.783333  3.737705  3.222222  3.238636  3.138298  2.950980  3.431818  3.451220  2.956522  3.178082  3.813559  3.352941  3.338235  3.515152  3.080000 
dram[9]:  3.562500  3.432836  3.257143  3.314286  3.272727  2.989691  3.061224  3.102041  3.052632  3.139535  3.166667  3.833333  3.754098  3.454545  3.347826  3.333333 
dram[10]:  3.830508  3.507692  3.150685  4.150943  3.457831  3.141304  3.070707  3.191489  3.376471  3.220930  2.924051  3.682540  3.523077  3.222222  3.382353  3.253521 
dram[11]:  3.779661  3.343284  3.677419  3.883333  3.010417  3.395349  3.366667  3.404494  3.213483  3.337349  2.876543  3.267606  4.288462  3.180556  3.323529  4.653061 
dram[12]:  3.816667  3.409091  3.108108  3.385714  3.191011  3.303371  3.134021  3.101010  3.168539  3.000000  3.053333  3.492308  3.362319  2.886076  2.961039  3.758065 
dram[13]:  3.314286  3.040000  3.106667  3.328571  3.042553  3.125000  3.071429  3.459770  3.357143  3.250000  3.314286  4.000000  4.127273  3.813559  3.289855  3.915254 
dram[14]:  3.721312  3.242857  2.987013  3.109589  3.264368  3.084211  3.080808  3.425287  3.380952  3.206897  3.239437  3.709677  3.477612  3.454545  3.397059  3.347826 
dram[15]:  3.424242  3.378788  3.523077  3.275362  3.475610  3.152174  3.142857  3.318681  3.111111  3.220930  3.578125  3.640625  3.625000  3.484848  3.294118  3.721312 
dram[16]:  3.661290  3.453125  3.388060  3.012820  3.250000  2.911765  2.922330  3.443182  3.317073  2.989130  3.569231  3.507692  4.017857  3.367647  3.578125  3.484848 
dram[17]:  3.352941  3.246377  3.242857  2.819277  3.414634  2.979592  2.913461  3.400000  3.419753  3.067416  3.289855  3.931035  4.035714  3.546875  3.454545  3.645161 
dram[18]:  3.766667  3.294118  3.352941  3.166667  3.469136  3.235955  3.019802  3.340659  3.220930  3.228916  3.260870  3.530303  3.426471  3.454545  3.538461  3.362319 
dram[19]:  3.721312  3.246377  3.055556  3.704918  3.227273  3.306818  3.125000  3.239130  2.957895  3.021739  3.120000  3.411765  4.053571  3.609375  3.538461  4.034483 
dram[20]:  3.700000  3.655738  3.214286  3.730159  3.127660  3.500000  3.061224  3.144330  3.337349  3.170455  3.123288  3.362319  3.645161  3.593750  3.382353  3.507692 
dram[21]:  3.964912  3.378788  3.289855  3.916667  3.241758  3.030303  2.923077  2.951456  3.066667  3.313253  3.052632  3.285714  4.301887  3.138889  3.859649  3.766667 
dram[22]:  3.913793  3.531250  3.093333  3.630769  3.030612  2.844660  3.135417  3.420455  3.103448  3.066667  2.862500  3.367647  3.704918  4.018182  3.609375  3.758065 
dram[23]:  3.492308  3.546875  3.277778  3.677419  3.367816  3.244444  3.200000  3.223404  3.136364  3.033333  3.257143  3.300000  3.362319  3.065789  3.123288  3.896552 
dram[24]:  3.603175  3.546875  3.562500  3.754098  3.560976  3.159575  3.019802  3.009901  3.301205  3.080460  3.135135  3.447761  3.830508  2.987013  3.289855  4.035714 
dram[25]:  3.693548  3.539683  3.461539  3.600000  3.363636  3.255556  2.831776  3.050000  3.220930  2.814433  2.987013  3.500000  3.754098  3.095891  3.672131  3.725806 
dram[26]:  4.000000  3.454545  3.333333  3.671875  3.311111  3.511905  3.082474  3.145833  3.618421  3.022472  3.373134  4.035714  4.017544  3.026316  3.546875  3.645161 
dram[27]:  3.593750  3.492308  3.038961  4.111111  3.418605  3.230769  3.090909  3.212766  3.317073  3.461539  3.289855  3.833333  3.500000  3.318841  3.052632  3.328571 
dram[28]:  3.393939  3.430769  3.507692  3.500000  3.288889  3.488095  3.010000  3.382022  3.232558  3.123595  3.397059  3.609375  3.515625  2.974026  3.178082  3.866667 
dram[29]:  3.779661  3.289855  3.393939  3.666667  3.020618  3.252747  3.060606  3.082474  3.206897  3.407408  3.492537  3.304348  3.242857  2.962025  3.183099  3.318841 
dram[30]:  3.569231  3.500000  3.166667  3.391304  3.337079  2.980000  3.050505  3.393258  3.273809  3.247059  3.267606  3.593750  3.271429  3.333333  3.476923  3.507692 
dram[31]:  3.883333  3.402985  2.935897  3.931035  3.266667  2.871287  3.125000  3.318681  3.605263  3.054945  3.476923  3.469697  3.382353  3.152778  3.106667  3.538461 
average row locality = 128958/38708 = 3.331559
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       192       192       192       192       240       248       256       256       240       232       193       193       193       192       192       192 
dram[1]:       192       192       192       192       240       248       257       256       241       233       192       192       192       192       192       192 
dram[2]:       192       192       192       192       241       249       256       257       240       232       192       192       192       192       192       192 
dram[3]:       193       193       192       193       240       248       256       256       240       232       192       192       192       192       192       192 
dram[4]:       192       192       192       192       240       248       256       256       240       232       192       192       192       193       193       193 
dram[5]:       192       192       192       192       240       248       256       256       240       233       193       193       192       192       192       192 
dram[6]:       192       192       192       192       240       249       257       257       241       232       192       192       192       192       192       192 
dram[7]:       192       192       193       193       241       248       256       256       240       232       192       192       192       192       192       192 
dram[8]:       193       193       192       192       240       248       256       256       240       232       192       192       192       192       193       192 
dram[9]:       192       192       192       192       240       248       256       256       240       232       193       192       193       193       192       192 
dram[10]:       192       192       192       192       240       248       257       256       241       233       192       192       192       192       192       192 
dram[11]:       192       192       192       192       240       249       257       257       240       232       192       192       192       192       192       192 
dram[12]:       192       193       193       193       240       248       256       256       240       232       192       192       192       192       192       192 
dram[13]:       192       192       192       192       240       248       256       256       240       232       192       192       192       193       193       193 
dram[14]:       192       192       192       192       240       248       256       256       240       233       193       193       192       192       192       192 
dram[15]:       192       192       192       192       240       249       257       256       234       233       192       192       192       192       192       192 
dram[16]:       192       192       193       192       241       249       256       256       232       232       192       192       192       192       192       192 
dram[17]:       193       193       192       192       240       248       256       256       232       232       192       192       192       192       193       192 
dram[18]:       192       192       192       192       240       248       256       256       232       232       193       192       192       193       193       192 
dram[19]:       192       192       192       192       240       248       256       256       233       233       193       192       192       192       192       192 
dram[20]:       192       192       192       192       247       249       257       257       232       232       192       192       192       192       192       192 
dram[21]:       192       193       193       193       248       248       256       256       232       232       192       192       192       192       192       192 
dram[22]:       192       193       192       192       248       248       256       256       232       232       192       192       192       193       193       192 
dram[23]:       192       192       192       192       248       248       256       256       232       232       193       193       192       193       192       192 
dram[24]:       192       192       192       192       248       248       257       257       232       233       192       192       192       192       192       192 
dram[25]:       192       192       193       192       248       249       257       256       232       232       192       192       192       192       192       192 
dram[26]:       193       193       193       192       248       248       256       256       232       232       192       192       192       192       192       192 
dram[27]:       192       192       192       192       248       248       256       256       232       232       192       192       193       193       193       192 
dram[28]:       192       192       192       192       248       248       256       256       233       233       193       192       192       192       192       192 
dram[29]:       192       192       192       192       249       249       257       256       232       233       192       192       192       192       192       192 
dram[30]:       192       192       193       193       248       249       256       256       232       232       192       192       192       192       192       192 
dram[31]:       192       193       192       192       248       248       256       256       232       232       192       192       192       192       193       193 
total dram reads = 108603
bank skew: 257/192 = 1.34
chip skew: 3396/3387 = 1.00
number of total write accesses:
dram[0]:       129       137       141       119       163       165       171       191       185       162       148       138       148       170       131       138 
dram[1]:       137       126       136       128       177       165       211       174       160       161       143       163       152       147       144       143 
dram[2]:       129       128       137       141       204       197       182       175       173       191       164       150       106       143       133       140 
dram[3]:       134       144       142       162       180       187       173       183       166       173       147       127       139       143       142       141 
dram[4]:       159       139       135       155       170       191       185       179       156       159       145       157       158       120       121       152 
dram[5]:       134       124       136       149       176       176       170       157       173       179       145       156       147       127       151       160 
dram[6]:       119       125       142       141       185       163       177       184       174       198       147       149       155       148       141       130 
dram[7]:       141       138       140       147       182       182       187       176       161       157       143       142       131       143       147       131 
dram[8]:       124       133       135       146       173       179       173       178       165       153       156       128       141       137       155       154 
dram[9]:       133       143       134       154       186       158       171       188       197       150       139       149       140       137       150       143 
dram[10]:       130       137       145       107       183       162       187       173       180       173       150       154       140       151       141       147 
dram[11]:       120       123       141       161       191       172       181       175       173       171       155       153       118       139       129       139 
dram[12]:       145       127       145       166       167       175       181       197       162       157       141       133       156       140       142       161 
dram[13]:       154       138       153       153       175       199       175       174       163       159       157       157       137       127       133       148 
dram[14]:       133       129       142       134       171       177       193       163       173       183       148       144       155       138       147       148 
dram[15]:       129       117       143       132       177       162       203       180       173       173       139       153       153       143       121       134 
dram[16]:       137       114       135       166       171       189       174       179       152       161       151       138       126       141       143       148 
dram[17]:       136       121       134       159       152       165       179       191       174       159       137       139       131       137       139       133 
dram[18]:       125       119       131       137       158       153       191       187       176       141       126       161       160       140       145       151 
dram[19]:       134       121       104       129       171       169       174       166       188       179       161       151       131       147       141       161 
dram[20]:       115       119       129       168       183       179       169       183       171       182       136       152       127       143       147       138 
dram[21]:       133       119       136       161       179       199       181       184       169       163       153       146       139       133       109       131 
dram[22]:       131       129       146       165       189       173       175       174       145       171       145       144       134       110       151       160 
dram[23]:       132       129       164       138       174       172       189       183       173       162       139       148       151       157       138       127 
dram[24]:       134       135       141       142       171       193       191       184       162       137       151       147       128       144       131       127 
dram[25]:       144       121       126       162       186       176       178       187       169       153       145       149       142       129       124       151 
dram[26]:       152       139       139       163       191       177       163       177       166       143       132       129       143       149       138       134 
dram[27]:       143       134       156       112       175       177       196       178       156       149       137       149       148       143       153       155 
dram[28]:       121       115       137       149       187       177       177       177       176       179       152       150       123       139       149       152 
dram[29]:       117       135       125       151       176       186       180       166       179       166       157       133       133       161       131       142 
dram[30]:       157       126       136       160       187       187       176       175       164       167       153       146       142       108       133       139 
dram[31]:       158       137       134       135       176       162       170       175       161       180       133       144       149       137       159       144 
total dram writes = 78453
bank skew: 211/104 = 2.03
chip skew: 2502/2386 = 1.05
average mf latency per bank:
dram[0]:       3823      5707      2469      2611      2426      2465      2470      2363      2311      2460      2377      2413      2376      2268      2511      2450
dram[1]:       3709      5643      2505      2525      2340      2446      2254      2444      2457      2435      2398      2242      2353      2378      2402      2398
dram[2]:       3886      5475      2495      2435      2228      2282      2400      2412      2391      2285      2263      2346      2710      2410      2482      2427
dram[3]:       3770      5433      2444      2305      2350      2327      2447      2368      2455      2379      2395      2506      2444      2414      2412      2435
dram[4]:       3801      5065      2473      2341      2408      2287      2377      2378      2502      2445      2410      2282      2316      2569      2534      2337
dram[5]:       3890      5533      2491      2369      2359      2382      2483      2513      2409      2336      2404      2306      2412      2543      2346      2298
dram[6]:       4748      5332      2441      2439      2293      2441      2434      2368      2401      2220      2368      2358      2344      2359      2417      2496
dram[7]:       4823      4540      2458      2392      2318      2331      2389      2432      2474      2458      2414      2434      2518      2420      2381      2499
dram[8]:       5456      5531      2479      2414      2365      2348      2448      2424      2441      2492      2331      2533      2424      2462      2316      2353
dram[9]:       5003      3904      2508      2356      2306      2493      2468      2357      2266      2521      2443      2389      2434      2448      2357      2424
dram[10]:       5280      4156      2432      2715      2327      2483      2367      2436      2332      2356      2379      2356      2434      2343      2413      2364
dram[11]:       6170      4344      2458      2311      2320      2436      2396      2420      2390      2386      2341      2357      2616      2477      2536      2434
dram[12]:       4959      4087      2407      2286      2429      2415      2401      2329      2450      2474      2451      2504      2328      2481      2426      2289
dram[13]:       5273      4516      2365      2344      2382      2284      2444      2436      2427      2472      2315      2337      2465      2552      2473      2362
dram[14]:       6005      4412      2439      2474      2388      2374      2328      2481      2366      2277      2359      2409      2322      2434      2376      2358
dram[15]:       5118      4627      2426      2484      2354      2447      2258      2378      2351      2319      2400      2330      2324      2401      2578      2427
dram[16]:       5666      5062      2470      2269      2370      2284      2412      2383      2459      2383      2353      2437      2520      2411      2396      2336
dram[17]:       5831      3791      2482      2313      2508      2415      2372      2325      2349      2419      2443      2420      2503      2423      2420      2453
dram[18]:       5609      4744      2522      2472      2477      2510      2336      2354      2345      2552      2524      2285      2319      2403      2365      2312
dram[19]:       5814      4772      2748      2523      2400      2422      2418      2461      2268      2307      2277      2343      2500      2350      2399      2246
dram[20]:       6780      4046      2531      2283      2371      2395      2461      2389      2384      2313      2464      2321      2546      2422      2369      2403
dram[21]:       5412      4020      2478      2312      2386      2281      2393      2386      2370      2414      2353      2363      2454      2477      2644      2459
dram[22]:       4413      4060      2406      2268      2327      2409      2444      2447      2524      2367      2405      2393      2481      2658      2325      2279
dram[23]:       4859      4235      2297      2482      2402      2408      2351      2381      2361      2407      2422      2368      2362      2313      2426      2484
dram[24]:       5952      4034      2445      2445      2427      2282      2326      2378      2428      2550      2347      2381      2507      2399      2485      2522
dram[25]:       5645      4516      2542      2318      2351      2362      2392      2361      2373      2451      2393      2372      2414      2505      2528      2364
dram[26]:       4233      4482      2443      2298      2314      2356      2488      2421      2417      2552      2489      2543      2419      2378      2445      2483
dram[27]:       5894      4035      2340      2681      2409      2378      2330      2409      2463      2505      2462      2412      2394      2384      2327      2310
dram[28]:       6586      4599      2470      2410      2375      2387      2436      2430      2367      2325      2352      2387      2584      2436      2363      2379
dram[29]:       6369      4473      2550      2393      2387      2326      2413      2488      2351      2380      2310      2492      2497      2291      2463      2411
dram[30]:       5664      4052      2449      2328      2340      2323      2440      2431      2405      2371      2309      2402      2435      2680      2453      2443
dram[31]:       5386      4253      2483      2479      2388      2453      2475      2443      2443      2294      2459      2404      2391      2438      2282      2401
maximum mf latency per bank:
dram[0]:       1050      1368      1073      1050      1136      1064      1131      1136      1082      1157      1195      1268      1086      1215      1122      1006
dram[1]:       1114      1277      1024      1102      1248      1139      1066      1462      1124      1161      1095      1018      1102      1167      1262       997
dram[2]:       1137      1344      1151      1042      1359      1193      1166      1167      1140      1218      1000      1168      1080       990       930      1131
dram[3]:       1112      1413      1258       986      1183      1274      1089      1055      1118      1128       999      1169       918       955      1065      1118
dram[4]:       1162      1295      1003      1081      1360      1120      1248      1164      1274      1165      1452      1235      1015      1214      1026       996
dram[5]:       1213      1370      1076      1169      1160      1122      1155      1154      1428      1358      1184      1140      1178      1228      1085      1035
dram[6]:       1132      1297      1055      1091      1192      1162      1191      1064      1123      1224      1051      1020      1045      1053       935      1000
dram[7]:       1152      1176      1114       949      1175      1101      1096      1108      1258      1070      1008      1008       985      1075      1156       978
dram[8]:       1296      1491      1067      1038      1084      1052      1083      1292      1091      1029      1004      1068      1085      1172      1134       966
dram[9]:       1163      1092      1240      1087      1150       993      1068      1126      1150      1233       985      1058      1081      1118      1088      1263
dram[10]:       1208      1336      1047      1066      1283      1116      1083      1432      1060      1283      1081      1130      1108      1062      1030      1011
dram[11]:       1389      1327      1151      1112      1203      1170      1289      1268      1088      1046      1046      1088      1051      1156      1114      1032
dram[12]:       1135      1337      1042      1201      1061      1139      1082      1228      1206      1177      1093      1072      1226      1094      1102      1105
dram[13]:       1262      1566      1067      1047      1057      1240      1143      1202      1066      1327      1155      1173      1202      1087       999       972
dram[14]:       1358      1433       973      1220      1129      1142      1057      1263      1119      1113      1227      1129      1219      1016      1173      1290
dram[15]:       1022      1475       965      1030      1215      1076      1204      1068      1036      1036       990      1036      1161      1058       993      1053
dram[16]:       1383      1610      1125      1101      1083      1034      1089      1218      1045      1001      1254       993      1002      1077       970      1124
dram[17]:       1292      1019       975      1042      1011      1131      1000      1217      1068      1054      1172      1061      1023      1087      1060      1077
dram[18]:       1153      1477       987      1175      1044       997      1104      1117       939      1279       988      1022      1148      1040       950      1066
dram[19]:       1325      1436       988      1110      1265      1142      1063      1106      1091      1169      1015       969      1254      1079      1011      1294
dram[20]:       1438      1194      1049      1258      1135      1557      1230      1260      1139      1200      1186      1004      1130      1210      1061      1103
dram[21]:       1026      1133      1052      1157      1265      1559      1224      1185      1054      1288      1104      1030      1135      1025      1076      1020
dram[22]:       1232      1300      1022      1437      1154      1050      1374      1184      1038      1153      1015      1014      1004      1010      1021      1198
dram[23]:       1182      1345      1244      1296      1157      1124      1405      1196      1013      1213      1169      1063      1160      1027      1010      1115
dram[24]:       1415      1195      1184      1055      1283      1121      1111      1097      1077      1039      1102      1100      1026      1062       960      1007
dram[25]:       1302      1431      1135      1093      1137      1168      1069      1183      1126      1072      1097      1026      1114      1150      1042      1049
dram[26]:       1077      1504      1012      1105      1107      1168       999      1165      1185      1094      1088      1141      1093      1038      1048      1098
dram[27]:       1387      1376      1157       997      1035      1060      1212      1169      1092      1156      1336      1144      1513       963      1115      1021
dram[28]:       1404      1356      1408      1030      1383      1033      1215      1149      1138      1040      1057      1052      1266      1037      1006      1405
dram[29]:       1449      1432      1380      1071      1089      1336      1213      1117      1380      1038      1160      1204       968      1082       944       986
dram[30]:       1352      1278      1101      1282      1246      1216      1132      1185      1095      1084      1074      1256      1139      1087      1086      1051
dram[31]:       1350      1289      1081      1126      1195      1121      1185      1093      1190      1186      1346      1046      1081      1098      1034      1069
Memory Partition 0: 
Cache L2_bank_000:

Cache L2_bank_001:

In Dram Latency Queue (total = 2): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120580 n_act=1218 n_pre=1202 n_ref_event=0 n_req=4027 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2436 bw_util=0.04571
n_activity=11329 dram_eff=0.5147
bk0: 192a 124394i bk1: 192a 124215i bk2: 192a 124228i bk3: 192a 124231i bk4: 240a 123247i bk5: 248a 123163i bk6: 256a 123132i bk7: 256a 122470i bk8: 240a 122784i bk9: 232a 123420i bk10: 193a 124127i bk11: 193a 123977i bk12: 193a 124005i bk13: 192a 123856i bk14: 192a 124083i bk15: 192a 123893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697542
Row_Buffer_Locality_read = 0.780854
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 6.030884
Bank_Level_Parallism_Col = 4.263324
Bank_Level_Parallism_Ready = 2.030869
write_to_read_ratio_blp_rw_average = 0.405279
GrpLevelPara = 2.638952 

BW Util details:
bwutil = 0.045706 
total_CMD = 127575 
util_bw = 5831 
Wasted_Col = 4393 
Wasted_Row = 720 
Idle = 116631 

BW Util Bottlenecks: 
RCDc_limit = 4273 
RCDWRc_limit = 1824 
WTRc_limit = 2562 
RTWc_limit = 6170 
CCDLc_limit = 2516 
rwq = 0 
CCDLc_limit_alone = 1917 
WTRc_limit_alone = 2342 
RTWc_limit_alone = 5791 

Commands details: 
total_CMD = 127575 
n_nop = 120580 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2436 
n_act = 1218 
n_pre = 1202 
n_ref = 0 
n_req = 4027 
total_req = 5831 

Dual Bus Interface Util: 
issued_total_row = 2420 
issued_total_col = 5831 
Row_Bus_Util =  0.018969 
CoL_Bus_Util = 0.045706 
Either_Row_CoL_Bus_Util = 0.054830 
Issued_on_Two_Bus_Simul_Util = 0.009845 
issued_two_Eff = 0.179557 
queue_avg = 1.032216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03222
Memory Partition 1: 
Cache L2_bank_002:

Cache L2_bank_003:

In Dram Latency Queue (total = 2): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120559 n_act=1223 n_pre=1207 n_ref_event=0 n_req=4035 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2467 bw_util=0.04595
n_activity=11417 dram_eff=0.5134
bk0: 192a 123780i bk1: 192a 124074i bk2: 192a 124053i bk3: 192a 124230i bk4: 240a 123094i bk5: 248a 123193i bk6: 257a 122478i bk7: 256a 122759i bk8: 241a 122947i bk9: 233a 123404i bk10: 192a 124014i bk11: 192a 124020i bk12: 192a 124045i bk13: 192a 123951i bk14: 192a 123924i bk15: 192a 123921i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696902
Row_Buffer_Locality_read = 0.785272
Row_Buffer_Locality_write = 0.228125
Bank_Level_Parallism = 6.076694
Bank_Level_Parallism_Col = 4.332392
Bank_Level_Parallism_Ready = 2.120095
write_to_read_ratio_blp_rw_average = 0.397118
GrpLevelPara = 2.563176 

BW Util details:
bwutil = 0.045949 
total_CMD = 127575 
util_bw = 5862 
Wasted_Col = 4483 
Wasted_Row = 738 
Idle = 116492 

BW Util Bottlenecks: 
RCDc_limit = 4067 
RCDWRc_limit = 2009 
WTRc_limit = 2697 
RTWc_limit = 6381 
CCDLc_limit = 2678 
rwq = 0 
CCDLc_limit_alone = 2041 
WTRc_limit_alone = 2427 
RTWc_limit_alone = 6014 

Commands details: 
total_CMD = 127575 
n_nop = 120559 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2467 
n_act = 1223 
n_pre = 1207 
n_ref = 0 
n_req = 4035 
total_req = 5862 

Dual Bus Interface Util: 
issued_total_row = 2430 
issued_total_col = 5862 
Row_Bus_Util =  0.019048 
CoL_Bus_Util = 0.045949 
Either_Row_CoL_Bus_Util = 0.054995 
Issued_on_Two_Bus_Simul_Util = 0.010002 
issued_two_Eff = 0.181870 
queue_avg = 1.030123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.03012
Memory Partition 2: 
Cache L2_bank_004:

Cache L2_bank_005:

In Dram Latency Queue (total = 1): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120571 n_act=1214 n_pre=1198 n_ref_event=0 n_req=4042 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2493 bw_util=0.04615
n_activity=11127 dram_eff=0.5292
bk0: 192a 124112i bk1: 192a 124291i bk2: 192a 124011i bk3: 192a 124056i bk4: 241a 122462i bk5: 249a 122725i bk6: 256a 122794i bk7: 257a 122399i bk8: 240a 122956i bk9: 232a 122651i bk10: 192a 124037i bk11: 192a 123742i bk12: 192a 124544i bk13: 192a 124113i bk14: 192a 124549i bk15: 192a 124409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699654
Row_Buffer_Locality_read = 0.782032
Row_Buffer_Locality_write = 0.267388
Bank_Level_Parallism = 6.268930
Bank_Level_Parallism_Col = 4.473280
Bank_Level_Parallism_Ready = 2.063010
write_to_read_ratio_blp_rw_average = 0.376789
GrpLevelPara = 2.656231 

BW Util details:
bwutil = 0.046153 
total_CMD = 127575 
util_bw = 5888 
Wasted_Col = 4215 
Wasted_Row = 647 
Idle = 116825 

BW Util Bottlenecks: 
RCDc_limit = 3979 
RCDWRc_limit = 1739 
WTRc_limit = 3382 
RTWc_limit = 5606 
CCDLc_limit = 2777 
rwq = 0 
CCDLc_limit_alone = 2026 
WTRc_limit_alone = 2960 
RTWc_limit_alone = 5277 

Commands details: 
total_CMD = 127575 
n_nop = 120571 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2493 
n_act = 1214 
n_pre = 1198 
n_ref = 0 
n_req = 4042 
total_req = 5888 

Dual Bus Interface Util: 
issued_total_row = 2412 
issued_total_col = 5888 
Row_Bus_Util =  0.018907 
CoL_Bus_Util = 0.046153 
Either_Row_CoL_Bus_Util = 0.054901 
Issued_on_Two_Bus_Simul_Util = 0.010159 
issued_two_Eff = 0.185037 
queue_avg = 1.138232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.13823
Memory Partition 3: 
Cache L2_bank_006:

Cache L2_bank_007:

In Dram Latency Queue (total = 4): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120588 n_act=1189 n_pre=1173 n_ref_event=0 n_req=4039 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2483 bw_util=0.04607
n_activity=11332 dram_eff=0.5187
bk0: 193a 124367i bk1: 193a 123973i bk2: 192a 124341i bk3: 193a 124012i bk4: 240a 123083i bk5: 248a 122390i bk6: 256a 123012i bk7: 256a 122867i bk8: 240a 123126i bk9: 232a 123015i bk10: 192a 124271i bk11: 192a 123985i bk12: 192a 124295i bk13: 192a 124314i bk14: 192a 124368i bk15: 192a 124255i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.705620
Row_Buffer_Locality_read = 0.787334
Row_Buffer_Locality_write = 0.274845
Bank_Level_Parallism = 6.011828
Bank_Level_Parallism_Col = 4.274485
Bank_Level_Parallism_Ready = 2.052569
write_to_read_ratio_blp_rw_average = 0.398458
GrpLevelPara = 2.648782 

BW Util details:
bwutil = 0.046075 
total_CMD = 127575 
util_bw = 5878 
Wasted_Col = 4338 
Wasted_Row = 690 
Idle = 116669 

BW Util Bottlenecks: 
RCDc_limit = 3994 
RCDWRc_limit = 1796 
WTRc_limit = 2472 
RTWc_limit = 6370 
CCDLc_limit = 2439 
rwq = 0 
CCDLc_limit_alone = 1840 
WTRc_limit_alone = 2204 
RTWc_limit_alone = 6039 

Commands details: 
total_CMD = 127575 
n_nop = 120588 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2483 
n_act = 1189 
n_pre = 1173 
n_ref = 0 
n_req = 4039 
total_req = 5878 

Dual Bus Interface Util: 
issued_total_row = 2362 
issued_total_col = 5878 
Row_Bus_Util =  0.018515 
CoL_Bus_Util = 0.046075 
Either_Row_CoL_Bus_Util = 0.054768 
Issued_on_Two_Bus_Simul_Util = 0.009822 
issued_two_Eff = 0.179333 
queue_avg = 0.995509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.995509
Memory Partition 4: 
Cache L2_bank_008:

Cache L2_bank_009:

In Dram Latency Queue (total = 1): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120603 n_act=1198 n_pre=1182 n_ref_event=0 n_req=4038 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2481 bw_util=0.04606
n_activity=11178 dram_eff=0.5257
bk0: 192a 124230i bk1: 192a 123938i bk2: 192a 124333i bk3: 192a 123969i bk4: 240a 123032i bk5: 248a 122965i bk6: 256a 122779i bk7: 256a 122869i bk8: 240a 122971i bk9: 232a 123646i bk10: 192a 123790i bk11: 192a 123728i bk12: 192a 124199i bk13: 193a 124260i bk14: 193a 124371i bk15: 193a 124146i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703318
Row_Buffer_Locality_read = 0.787040
Row_Buffer_Locality_write = 0.261275
Bank_Level_Parallism = 6.102616
Bank_Level_Parallism_Col = 4.315341
Bank_Level_Parallism_Ready = 1.990980
write_to_read_ratio_blp_rw_average = 0.394524
GrpLevelPara = 2.631871 

BW Util details:
bwutil = 0.046059 
total_CMD = 127575 
util_bw = 5876 
Wasted_Col = 4293 
Wasted_Row = 648 
Idle = 116758 

BW Util Bottlenecks: 
RCDc_limit = 4052 
RCDWRc_limit = 1797 
WTRc_limit = 2545 
RTWc_limit = 6684 
CCDLc_limit = 2631 
rwq = 0 
CCDLc_limit_alone = 1945 
WTRc_limit_alone = 2269 
RTWc_limit_alone = 6274 

Commands details: 
total_CMD = 127575 
n_nop = 120603 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2481 
n_act = 1198 
n_pre = 1182 
n_ref = 0 
n_req = 4038 
total_req = 5876 

Dual Bus Interface Util: 
issued_total_row = 2380 
issued_total_col = 5876 
Row_Bus_Util =  0.018656 
CoL_Bus_Util = 0.046059 
Either_Row_CoL_Bus_Util = 0.054650 
Issued_on_Two_Bus_Simul_Util = 0.010065 
issued_two_Eff = 0.184165 
queue_avg = 1.052275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05228
Memory Partition 5: 
Cache L2_bank_010:

Cache L2_bank_011:

In Dram Latency Queue (total = 4): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120604 n_act=1205 n_pre=1189 n_ref_event=0 n_req=4033 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2460 bw_util=0.04589
n_activity=11479 dram_eff=0.5101
bk0: 192a 124131i bk1: 192a 124545i bk2: 192a 124261i bk3: 192a 124028i bk4: 240a 123205i bk5: 248a 123213i bk6: 256a 122792i bk7: 256a 122908i bk8: 240a 122849i bk9: 233a 122895i bk10: 193a 123914i bk11: 193a 123971i bk12: 192a 123708i bk13: 192a 123612i bk14: 192a 124177i bk15: 192a 123959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701215
Row_Buffer_Locality_read = 0.787334
Row_Buffer_Locality_write = 0.242947
Bank_Level_Parallism = 6.128575
Bank_Level_Parallism_Col = 4.371331
Bank_Level_Parallism_Ready = 2.137660
write_to_read_ratio_blp_rw_average = 0.386183
GrpLevelPara = 2.555088 

BW Util details:
bwutil = 0.045895 
total_CMD = 127575 
util_bw = 5855 
Wasted_Col = 4443 
Wasted_Row = 645 
Idle = 116632 

BW Util Bottlenecks: 
RCDc_limit = 4056 
RCDWRc_limit = 1792 
WTRc_limit = 2781 
RTWc_limit = 6201 
CCDLc_limit = 2711 
rwq = 0 
CCDLc_limit_alone = 2015 
WTRc_limit_alone = 2442 
RTWc_limit_alone = 5844 

Commands details: 
total_CMD = 127575 
n_nop = 120604 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2460 
n_act = 1205 
n_pre = 1189 
n_ref = 0 
n_req = 4033 
total_req = 5855 

Dual Bus Interface Util: 
issued_total_row = 2394 
issued_total_col = 5855 
Row_Bus_Util =  0.018765 
CoL_Bus_Util = 0.045895 
Either_Row_CoL_Bus_Util = 0.054642 
Issued_on_Two_Bus_Simul_Util = 0.010018 
issued_two_Eff = 0.183331 
queue_avg = 1.150860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.15086
Memory Partition 6: 
Cache L2_bank_012:

Cache L2_bank_013:

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120554 n_act=1221 n_pre=1206 n_ref_event=0 n_req=4039 n_rd=3396 n_rd_L2_A=0 n_write=0 n_wr_bk=2474 bw_util=0.04601
n_activity=11274 dram_eff=0.5207
bk0: 192a 124215i bk1: 192a 124684i bk2: 192a 124300i bk3: 192a 124125i bk4: 240a 123132i bk5: 249a 123232i bk6: 257a 122930i bk7: 257a 122734i bk8: 241a 122835i bk9: 232a 122574i bk10: 192a 123992i bk11: 192a 124006i bk12: 192a 123996i bk13: 192a 123982i bk14: 192a 124232i bk15: 192a 124593i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697450
Row_Buffer_Locality_read = 0.783863
Row_Buffer_Locality_write = 0.241058
Bank_Level_Parallism = 6.032516
Bank_Level_Parallism_Col = 4.215569
Bank_Level_Parallism_Ready = 2.026746
write_to_read_ratio_blp_rw_average = 0.392041
GrpLevelPara = 2.618730 

BW Util details:
bwutil = 0.046012 
total_CMD = 127575 
util_bw = 5870 
Wasted_Col = 4395 
Wasted_Row = 622 
Idle = 116688 

BW Util Bottlenecks: 
RCDc_limit = 4224 
RCDWRc_limit = 1794 
WTRc_limit = 2457 
RTWc_limit = 6434 
CCDLc_limit = 2547 
rwq = 0 
CCDLc_limit_alone = 1870 
WTRc_limit_alone = 2181 
RTWc_limit_alone = 6033 

Commands details: 
total_CMD = 127575 
n_nop = 120554 
Read = 3396 
Write = 0 
L2_Alloc = 0 
L2_WB = 2474 
n_act = 1221 
n_pre = 1206 
n_ref = 0 
n_req = 4039 
total_req = 5870 

Dual Bus Interface Util: 
issued_total_row = 2427 
issued_total_col = 5870 
Row_Bus_Util =  0.019024 
CoL_Bus_Util = 0.046012 
Either_Row_CoL_Bus_Util = 0.055034 
Issued_on_Two_Bus_Simul_Util = 0.010002 
issued_two_Eff = 0.181740 
queue_avg = 0.958033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.958033
Memory Partition 7: 
Cache L2_bank_014:

Cache L2_bank_015:

In Dram Latency Queue (total = 5): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120603 n_act=1208 n_pre=1192 n_ref_event=0 n_req=4031 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2448 bw_util=0.0458
n_activity=11417 dram_eff=0.5118
bk0: 192a 124116i bk1: 192a 124469i bk2: 193a 123806i bk3: 193a 124387i bk4: 241a 123166i bk5: 248a 123055i bk6: 256a 122562i bk7: 256a 122390i bk8: 240a 123635i bk9: 232a 123336i bk10: 192a 124244i bk11: 192a 124492i bk12: 192a 124760i bk13: 192a 124007i bk14: 192a 124038i bk15: 192a 124392i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700323
Row_Buffer_Locality_read = 0.781443
Row_Buffer_Locality_write = 0.267296
Bank_Level_Parallism = 5.806964
Bank_Level_Parallism_Col = 4.040709
Bank_Level_Parallism_Ready = 1.965429
write_to_read_ratio_blp_rw_average = 0.387698
GrpLevelPara = 2.550354 

BW Util details:
bwutil = 0.045801 
total_CMD = 127575 
util_bw = 5843 
Wasted_Col = 4545 
Wasted_Row = 698 
Idle = 116489 

BW Util Bottlenecks: 
RCDc_limit = 4147 
RCDWRc_limit = 1754 
WTRc_limit = 2649 
RTWc_limit = 5677 
CCDLc_limit = 2526 
rwq = 0 
CCDLc_limit_alone = 1952 
WTRc_limit_alone = 2371 
RTWc_limit_alone = 5381 

Commands details: 
total_CMD = 127575 
n_nop = 120603 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2448 
n_act = 1208 
n_pre = 1192 
n_ref = 0 
n_req = 4031 
total_req = 5843 

Dual Bus Interface Util: 
issued_total_row = 2400 
issued_total_col = 5843 
Row_Bus_Util =  0.018812 
CoL_Bus_Util = 0.045801 
Either_Row_CoL_Bus_Util = 0.054650 
Issued_on_Two_Bus_Simul_Util = 0.009963 
issued_two_Eff = 0.182301 
queue_avg = 0.962414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.962414
Memory Partition 8: 
Cache L2_bank_016:

Cache L2_bank_017:

In Dram Latency Queue (total = 4): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120598 n_act=1212 n_pre=1196 n_ref_event=0 n_req=4025 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2430 bw_util=0.04566
n_activity=11392 dram_eff=0.5113
bk0: 193a 124328i bk1: 193a 124117i bk2: 192a 124045i bk3: 192a 124138i bk4: 240a 123807i bk5: 248a 123454i bk6: 256a 122873i bk7: 256a 122932i bk8: 240a 123734i bk9: 232a 123219i bk10: 192a 124165i bk11: 192a 124075i bk12: 192a 124453i bk13: 192a 123850i bk14: 193a 123711i bk15: 192a 124102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698882
Row_Buffer_Locality_read = 0.788218
Row_Buffer_Locality_write = 0.217460
Bank_Level_Parallism = 5.818264
Bank_Level_Parallism_Col = 4.175705
Bank_Level_Parallism_Ready = 1.999142
write_to_read_ratio_blp_rw_average = 0.396318
GrpLevelPara = 2.608457 

BW Util details:
bwutil = 0.045659 
total_CMD = 127575 
util_bw = 5825 
Wasted_Col = 4474 
Wasted_Row = 739 
Idle = 116537 

BW Util Bottlenecks: 
RCDc_limit = 4089 
RCDWRc_limit = 2001 
WTRc_limit = 2813 
RTWc_limit = 5821 
CCDLc_limit = 2622 
rwq = 0 
CCDLc_limit_alone = 2021 
WTRc_limit_alone = 2542 
RTWc_limit_alone = 5491 

Commands details: 
total_CMD = 127575 
n_nop = 120598 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2430 
n_act = 1212 
n_pre = 1196 
n_ref = 0 
n_req = 4025 
total_req = 5825 

Dual Bus Interface Util: 
issued_total_row = 2408 
issued_total_col = 5825 
Row_Bus_Util =  0.018875 
CoL_Bus_Util = 0.045659 
Either_Row_CoL_Bus_Util = 0.054689 
Issued_on_Two_Bus_Simul_Util = 0.009845 
issued_two_Eff = 0.180020 
queue_avg = 0.949465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.949465
Memory Partition 9: 
Cache L2_bank_018:

Cache L2_bank_019:

In Dram Latency Queue (total = 2): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120563 n_act=1230 n_pre=1214 n_ref_event=0 n_req=4036 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2472 bw_util=0.04599
n_activity=11231 dram_eff=0.5224
bk0: 192a 124406i bk1: 192a 124292i bk2: 192a 124195i bk3: 192a 123817i bk4: 240a 122977i bk5: 248a 123506i bk6: 256a 122983i bk7: 256a 122786i bk8: 240a 123223i bk9: 232a 123307i bk10: 193a 124199i bk11: 192a 124191i bk12: 193a 124511i bk13: 193a 124428i bk14: 192a 124110i bk15: 192a 123860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695243
Row_Buffer_Locality_read = 0.782032
Row_Buffer_Locality_write = 0.235569
Bank_Level_Parallism = 5.946208
Bank_Level_Parallism_Col = 4.118664
Bank_Level_Parallism_Ready = 1.999318
write_to_read_ratio_blp_rw_average = 0.388316
GrpLevelPara = 2.586739 

BW Util details:
bwutil = 0.045989 
total_CMD = 127575 
util_bw = 5867 
Wasted_Col = 4379 
Wasted_Row = 592 
Idle = 116737 

BW Util Bottlenecks: 
RCDc_limit = 4163 
RCDWRc_limit = 1827 
WTRc_limit = 2904 
RTWc_limit = 5586 
CCDLc_limit = 2553 
rwq = 0 
CCDLc_limit_alone = 1978 
WTRc_limit_alone = 2651 
RTWc_limit_alone = 5264 

Commands details: 
total_CMD = 127575 
n_nop = 120563 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2472 
n_act = 1230 
n_pre = 1214 
n_ref = 0 
n_req = 4036 
total_req = 5867 

Dual Bus Interface Util: 
issued_total_row = 2444 
issued_total_col = 5867 
Row_Bus_Util =  0.019157 
CoL_Bus_Util = 0.045989 
Either_Row_CoL_Bus_Util = 0.054964 
Issued_on_Two_Bus_Simul_Util = 0.010182 
issued_two_Eff = 0.185254 
queue_avg = 0.934337 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.934337
Memory Partition 10: 
Cache L2_bank_020:

Cache L2_bank_021:

In Dram Latency Queue (total = 2): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120569 n_act=1206 n_pre=1191 n_ref_event=0 n_req=4033 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2456 bw_util=0.04586
n_activity=11402 dram_eff=0.5132
bk0: 192a 124242i bk1: 192a 124613i bk2: 192a 123941i bk3: 192a 124321i bk4: 240a 123065i bk5: 248a 122746i bk6: 257a 122767i bk7: 256a 122039i bk8: 241a 123144i bk9: 233a 123248i bk10: 192a 123703i bk11: 192a 123722i bk12: 192a 124242i bk13: 192a 123915i bk14: 192a 124182i bk15: 192a 123846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700719
Row_Buffer_Locality_read = 0.784978
Row_Buffer_Locality_write = 0.252351
Bank_Level_Parallism = 6.053453
Bank_Level_Parallism_Col = 4.374249
Bank_Level_Parallism_Ready = 2.024611
write_to_read_ratio_blp_rw_average = 0.392580
GrpLevelPara = 2.644561 

BW Util details:
bwutil = 0.045863 
total_CMD = 127575 
util_bw = 5851 
Wasted_Col = 4542 
Wasted_Row = 757 
Idle = 116425 

BW Util Bottlenecks: 
RCDc_limit = 4081 
RCDWRc_limit = 1901 
WTRc_limit = 3134 
RTWc_limit = 6726 
CCDLc_limit = 2733 
rwq = 0 
CCDLc_limit_alone = 1991 
WTRc_limit_alone = 2777 
RTWc_limit_alone = 6341 

Commands details: 
total_CMD = 127575 
n_nop = 120569 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2456 
n_act = 1206 
n_pre = 1191 
n_ref = 0 
n_req = 4033 
total_req = 5851 

Dual Bus Interface Util: 
issued_total_row = 2397 
issued_total_col = 5851 
Row_Bus_Util =  0.018789 
CoL_Bus_Util = 0.045863 
Either_Row_CoL_Bus_Util = 0.054917 
Issued_on_Two_Bus_Simul_Util = 0.009735 
issued_two_Eff = 0.177277 
queue_avg = 1.033055 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=1.03306
Memory Partition 11: 
Cache L2_bank_022:

Cache L2_bank_023:

In Dram Latency Queue (total = 6): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120685 n_act=1173 n_pre=1158 n_ref_event=0 n_req=4029 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2437 bw_util=0.04571
n_activity=10942 dram_eff=0.533
bk0: 192a 124444i bk1: 192a 123967i bk2: 192a 124261i bk3: 192a 124125i bk4: 240a 122696i bk5: 249a 123091i bk6: 257a 122822i bk7: 257a 122995i bk8: 240a 123028i bk9: 232a 122953i bk10: 192a 123607i bk11: 192a 123718i bk12: 192a 124512i bk13: 192a 124213i bk14: 192a 123962i bk15: 192a 124418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.708613
Row_Buffer_Locality_read = 0.788807
Row_Buffer_Locality_write = 0.279180
Bank_Level_Parallism = 6.294759
Bank_Level_Parallism_Col = 4.493690
Bank_Level_Parallism_Ready = 2.217421
write_to_read_ratio_blp_rw_average = 0.412255
GrpLevelPara = 2.684503 

BW Util details:
bwutil = 0.045714 
total_CMD = 127575 
util_bw = 5832 
Wasted_Col = 4136 
Wasted_Row = 583 
Idle = 117024 

BW Util Bottlenecks: 
RCDc_limit = 3799 
RCDWRc_limit = 1796 
WTRc_limit = 2477 
RTWc_limit = 6348 
CCDLc_limit = 2485 
rwq = 0 
CCDLc_limit_alone = 1871 
WTRc_limit_alone = 2258 
RTWc_limit_alone = 5953 

Commands details: 
total_CMD = 127575 
n_nop = 120685 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2437 
n_act = 1173 
n_pre = 1158 
n_ref = 0 
n_req = 4029 
total_req = 5832 

Dual Bus Interface Util: 
issued_total_row = 2331 
issued_total_col = 5832 
Row_Bus_Util =  0.018272 
CoL_Bus_Util = 0.045714 
Either_Row_CoL_Bus_Util = 0.054007 
Issued_on_Two_Bus_Simul_Util = 0.009978 
issued_two_Eff = 0.184761 
queue_avg = 1.123794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.12379
Memory Partition 12: 
Cache L2_bank_024:

Cache L2_bank_025:

In Dram Latency Queue (total = 2): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120530 n_act=1250 n_pre=1235 n_ref_event=0 n_req=4042 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2491 bw_util=0.04614
n_activity=11364 dram_eff=0.518
bk0: 192a 124533i bk1: 193a 123879i bk2: 193a 124220i bk3: 193a 123565i bk4: 240a 123093i bk5: 248a 122841i bk6: 256a 122348i bk7: 256a 122339i bk8: 240a 122934i bk9: 232a 122764i bk10: 192a 123643i bk11: 192a 123816i bk12: 192a 124231i bk13: 192a 123555i bk14: 192a 123301i bk15: 192a 124225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690500
Row_Buffer_Locality_read = 0.779676
Row_Buffer_Locality_write = 0.222566
Bank_Level_Parallism = 6.479022
Bank_Level_Parallism_Col = 4.604103
Bank_Level_Parallism_Ready = 2.157662
write_to_read_ratio_blp_rw_average = 0.405776
GrpLevelPara = 2.715588 

BW Util details:
bwutil = 0.046138 
total_CMD = 127575 
util_bw = 5886 
Wasted_Col = 4274 
Wasted_Row = 637 
Idle = 116778 

BW Util Bottlenecks: 
RCDc_limit = 4061 
RCDWRc_limit = 1833 
WTRc_limit = 2795 
RTWc_limit = 6940 
CCDLc_limit = 2639 
rwq = 0 
CCDLc_limit_alone = 1987 
WTRc_limit_alone = 2546 
RTWc_limit_alone = 6537 

Commands details: 
total_CMD = 127575 
n_nop = 120530 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2491 
n_act = 1250 
n_pre = 1235 
n_ref = 0 
n_req = 4042 
total_req = 5886 

Dual Bus Interface Util: 
issued_total_row = 2485 
issued_total_col = 5886 
Row_Bus_Util =  0.019479 
CoL_Bus_Util = 0.046138 
Either_Row_CoL_Bus_Util = 0.055222 
Issued_on_Two_Bus_Simul_Util = 0.010394 
issued_two_Eff = 0.188219 
queue_avg = 1.126067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=1.12607
Memory Partition 13: 
Cache L2_bank_026:

Cache L2_bank_027:

In Dram Latency Queue (total = 2): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120567 n_act=1203 n_pre=1187 n_ref_event=0 n_req=4043 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2502 bw_util=0.04622
n_activity=11315 dram_eff=0.5212
bk0: 192a 123919i bk1: 192a 124105i bk2: 192a 123679i bk3: 192a 123647i bk4: 240a 122841i bk5: 248a 122298i bk6: 256a 122278i bk7: 256a 122698i bk8: 240a 123352i bk9: 232a 122889i bk10: 192a 124087i bk11: 192a 124082i bk12: 192a 124358i bk13: 193a 123965i bk14: 193a 124252i bk15: 193a 124371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.702449
Row_Buffer_Locality_read = 0.789396
Row_Buffer_Locality_write = 0.246914
Bank_Level_Parallism = 6.228108
Bank_Level_Parallism_Col = 4.495572
Bank_Level_Parallism_Ready = 2.223843
write_to_read_ratio_blp_rw_average = 0.395158
GrpLevelPara = 2.628420 

BW Util details:
bwutil = 0.046224 
total_CMD = 127575 
util_bw = 5897 
Wasted_Col = 4348 
Wasted_Row = 741 
Idle = 116589 

BW Util Bottlenecks: 
RCDc_limit = 4025 
RCDWRc_limit = 1830 
WTRc_limit = 2389 
RTWc_limit = 6847 
CCDLc_limit = 2549 
rwq = 0 
CCDLc_limit_alone = 1933 
WTRc_limit_alone = 2127 
RTWc_limit_alone = 6493 

Commands details: 
total_CMD = 127575 
n_nop = 120567 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2502 
n_act = 1203 
n_pre = 1187 
n_ref = 0 
n_req = 4043 
total_req = 5897 

Dual Bus Interface Util: 
issued_total_row = 2390 
issued_total_col = 5897 
Row_Bus_Util =  0.018734 
CoL_Bus_Util = 0.046224 
Either_Row_CoL_Bus_Util = 0.054932 
Issued_on_Two_Bus_Simul_Util = 0.010025 
issued_two_Eff = 0.182506 
queue_avg = 1.165119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=63 avg=1.16512
Memory Partition 14: 
Cache L2_bank_028:

Cache L2_bank_029:

In Dram Latency Queue (total = 1): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120545 n_act=1223 n_pre=1207 n_ref_event=0 n_req=4037 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2478 bw_util=0.04604
n_activity=11427 dram_eff=0.514
bk0: 192a 124196i bk1: 192a 124235i bk2: 192a 124008i bk3: 192a 123959i bk4: 240a 122933i bk5: 248a 122557i bk6: 256a 122480i bk7: 256a 122989i bk8: 240a 123665i bk9: 233a 123481i bk10: 193a 123979i bk11: 193a 124147i bk12: 192a 123879i bk13: 192a 124388i bk14: 192a 124070i bk15: 192a 123662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697052
Row_Buffer_Locality_read = 0.786451
Row_Buffer_Locality_write = 0.224299
Bank_Level_Parallism = 5.974973
Bank_Level_Parallism_Col = 4.254228
Bank_Level_Parallism_Ready = 2.077643
write_to_read_ratio_blp_rw_average = 0.390135
GrpLevelPara = 2.623810 

BW Util details:
bwutil = 0.046036 
total_CMD = 127575 
util_bw = 5873 
Wasted_Col = 4496 
Wasted_Row = 779 
Idle = 116427 

BW Util Bottlenecks: 
RCDc_limit = 4162 
RCDWRc_limit = 1905 
WTRc_limit = 2735 
RTWc_limit = 5858 
CCDLc_limit = 2567 
rwq = 0 
CCDLc_limit_alone = 1927 
WTRc_limit_alone = 2416 
RTWc_limit_alone = 5537 

Commands details: 
total_CMD = 127575 
n_nop = 120545 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2478 
n_act = 1223 
n_pre = 1207 
n_ref = 0 
n_req = 4037 
total_req = 5873 

Dual Bus Interface Util: 
issued_total_row = 2430 
issued_total_col = 5873 
Row_Bus_Util =  0.019048 
CoL_Bus_Util = 0.046036 
Either_Row_CoL_Bus_Util = 0.055105 
Issued_on_Two_Bus_Simul_Util = 0.009978 
issued_two_Eff = 0.181081 
queue_avg = 1.050480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.05048
Memory Partition 15: 
Cache L2_bank_030:

Cache L2_bank_031:

In Dram Latency Queue (total = 2): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120649 n_act=1192 n_pre=1176 n_ref_event=0 n_req=4021 n_rd=3389 n_rd_L2_A=0 n_write=0 n_wr_bk=2432 bw_util=0.04563
n_activity=11106 dram_eff=0.5241
bk0: 192a 124061i bk1: 192a 124411i bk2: 192a 124281i bk3: 192a 124297i bk4: 240a 123194i bk5: 249a 122779i bk6: 257a 122293i bk7: 256a 123369i bk8: 234a 123233i bk9: 233a 123362i bk10: 192a 124316i bk11: 192a 124378i bk12: 192a 124382i bk13: 192a 124140i bk14: 192a 124446i bk15: 192a 124236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703556
Row_Buffer_Locality_read = 0.786958
Row_Buffer_Locality_write = 0.256329
Bank_Level_Parallism = 5.949187
Bank_Level_Parallism_Col = 4.191643
Bank_Level_Parallism_Ready = 2.051022
write_to_read_ratio_blp_rw_average = 0.374518
GrpLevelPara = 2.629359 

BW Util details:
bwutil = 0.045628 
total_CMD = 127575 
util_bw = 5821 
Wasted_Col = 4378 
Wasted_Row = 566 
Idle = 116810 

BW Util Bottlenecks: 
RCDc_limit = 4074 
RCDWRc_limit = 1855 
WTRc_limit = 2997 
RTWc_limit = 5634 
CCDLc_limit = 2574 
rwq = 0 
CCDLc_limit_alone = 1982 
WTRc_limit_alone = 2665 
RTWc_limit_alone = 5374 

Commands details: 
total_CMD = 127575 
n_nop = 120649 
Read = 3389 
Write = 0 
L2_Alloc = 0 
L2_WB = 2432 
n_act = 1192 
n_pre = 1176 
n_ref = 0 
n_req = 4021 
total_req = 5821 

Dual Bus Interface Util: 
issued_total_row = 2368 
issued_total_col = 5821 
Row_Bus_Util =  0.018562 
CoL_Bus_Util = 0.045628 
Either_Row_CoL_Bus_Util = 0.054290 
Issued_on_Two_Bus_Simul_Util = 0.009900 
issued_two_Eff = 0.182356 
queue_avg = 0.922281 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.922281
Memory Partition 16: 
Cache L2_bank_032:

Cache L2_bank_033:

In Dram Latency Queue (total = 2): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120633 n_act=1210 n_pre=1194 n_ref_event=0 n_req=4017 n_rd=3387 n_rd_L2_A=0 n_write=0 n_wr_bk=2425 bw_util=0.04556
n_activity=11257 dram_eff=0.5163
bk0: 192a 124262i bk1: 192a 124231i bk2: 193a 123942i bk3: 192a 124007i bk4: 241a 123477i bk5: 249a 122956i bk6: 256a 122559i bk7: 256a 123104i bk8: 232a 123910i bk9: 232a 123692i bk10: 192a 124238i bk11: 192a 124566i bk12: 192a 124823i bk13: 192a 124305i bk14: 192a 124556i bk15: 192a 124453i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698780
Row_Buffer_Locality_read = 0.784765
Row_Buffer_Locality_write = 0.236508
Bank_Level_Parallism = 5.713655
Bank_Level_Parallism_Col = 3.952296
Bank_Level_Parallism_Ready = 1.933586
write_to_read_ratio_blp_rw_average = 0.393718
GrpLevelPara = 2.540706 

BW Util details:
bwutil = 0.045558 
total_CMD = 127575 
util_bw = 5812 
Wasted_Col = 4410 
Wasted_Row = 653 
Idle = 116700 

BW Util Bottlenecks: 
RCDc_limit = 4073 
RCDWRc_limit = 1955 
WTRc_limit = 2380 
RTWc_limit = 5768 
CCDLc_limit = 2482 
rwq = 0 
CCDLc_limit_alone = 2016 
WTRc_limit_alone = 2148 
RTWc_limit_alone = 5534 

Commands details: 
total_CMD = 127575 
n_nop = 120633 
Read = 3387 
Write = 0 
L2_Alloc = 0 
L2_WB = 2425 
n_act = 1210 
n_pre = 1194 
n_ref = 0 
n_req = 4017 
total_req = 5812 

Dual Bus Interface Util: 
issued_total_row = 2404 
issued_total_col = 5812 
Row_Bus_Util =  0.018844 
CoL_Bus_Util = 0.045558 
Either_Row_CoL_Bus_Util = 0.054415 
Issued_on_Two_Bus_Simul_Util = 0.009986 
issued_two_Eff = 0.183521 
queue_avg = 0.782912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.782912
Memory Partition 17: 
Cache L2_bank_034:

Cache L2_bank_035:

In Dram Latency Queue (total = 3): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120631 n_act=1209 n_pre=1193 n_ref_event=0 n_req=4006 n_rd=3387 n_rd_L2_A=0 n_write=0 n_wr_bk=2386 bw_util=0.04525
n_activity=11251 dram_eff=0.5131
bk0: 193a 124267i bk1: 193a 124442i bk2: 192a 124083i bk3: 192a 123682i bk4: 240a 123367i bk5: 248a 123036i bk6: 256a 122821i bk7: 256a 123092i bk8: 232a 123641i bk9: 232a 123354i bk10: 192a 124323i bk11: 192a 124342i bk12: 192a 124859i bk13: 192a 124558i bk14: 193a 124173i bk15: 192a 124462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698203
Row_Buffer_Locality_read = 0.786832
Row_Buffer_Locality_write = 0.213247
Bank_Level_Parallism = 5.741073
Bank_Level_Parallism_Col = 4.011099
Bank_Level_Parallism_Ready = 2.010740
write_to_read_ratio_blp_rw_average = 0.393028
GrpLevelPara = 2.572391 

BW Util details:
bwutil = 0.045252 
total_CMD = 127575 
util_bw = 5773 
Wasted_Col = 4401 
Wasted_Row = 748 
Idle = 116653 

BW Util Bottlenecks: 
RCDc_limit = 3942 
RCDWRc_limit = 2018 
WTRc_limit = 2324 
RTWc_limit = 5858 
CCDLc_limit = 2364 
rwq = 0 
CCDLc_limit_alone = 1820 
WTRc_limit_alone = 2098 
RTWc_limit_alone = 5540 

Commands details: 
total_CMD = 127575 
n_nop = 120631 
Read = 3387 
Write = 0 
L2_Alloc = 0 
L2_WB = 2386 
n_act = 1209 
n_pre = 1193 
n_ref = 0 
n_req = 4006 
total_req = 5773 

Dual Bus Interface Util: 
issued_total_row = 2402 
issued_total_col = 5773 
Row_Bus_Util =  0.018828 
CoL_Bus_Util = 0.045252 
Either_Row_CoL_Bus_Util = 0.054431 
Issued_on_Two_Bus_Simul_Util = 0.009649 
issued_two_Eff = 0.177275 
queue_avg = 0.902959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.902959
Memory Partition 18: 
Cache L2_bank_036:

Cache L2_bank_037:

In Dram Latency Queue (total = 3): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120678 n_act=1202 n_pre=1186 n_ref_event=0 n_req=4010 n_rd=3387 n_rd_L2_A=0 n_write=0 n_wr_bk=2401 bw_util=0.04537
n_activity=11245 dram_eff=0.5147
bk0: 192a 124285i bk1: 192a 124250i bk2: 192a 124216i bk3: 192a 124006i bk4: 240a 123313i bk5: 248a 123643i bk6: 256a 123064i bk7: 256a 123082i bk8: 232a 123364i bk9: 232a 123501i bk10: 193a 124029i bk11: 192a 124259i bk12: 192a 124137i bk13: 193a 124360i bk14: 193a 124456i bk15: 192a 124073i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700249
Row_Buffer_Locality_read = 0.784765
Row_Buffer_Locality_write = 0.240770
Bank_Level_Parallism = 5.845470
Bank_Level_Parallism_Col = 4.114980
Bank_Level_Parallism_Ready = 1.998272
write_to_read_ratio_blp_rw_average = 0.396512
GrpLevelPara = 2.570833 

BW Util details:
bwutil = 0.045369 
total_CMD = 127575 
util_bw = 5788 
Wasted_Col = 4370 
Wasted_Row = 649 
Idle = 116768 

BW Util Bottlenecks: 
RCDc_limit = 4004 
RCDWRc_limit = 1792 
WTRc_limit = 2397 
RTWc_limit = 6040 
CCDLc_limit = 2447 
rwq = 0 
CCDLc_limit_alone = 1918 
WTRc_limit_alone = 2189 
RTWc_limit_alone = 5719 

Commands details: 
total_CMD = 127575 
n_nop = 120678 
Read = 3387 
Write = 0 
L2_Alloc = 0 
L2_WB = 2401 
n_act = 1202 
n_pre = 1186 
n_ref = 0 
n_req = 4010 
total_req = 5788 

Dual Bus Interface Util: 
issued_total_row = 2388 
issued_total_col = 5788 
Row_Bus_Util =  0.018718 
CoL_Bus_Util = 0.045369 
Either_Row_CoL_Bus_Util = 0.054062 
Issued_on_Two_Bus_Simul_Util = 0.010025 
issued_two_Eff = 0.185443 
queue_avg = 0.884397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.884397
Memory Partition 19: 
Cache L2_bank_038:

Cache L2_bank_039:

In Dram Latency Queue (total = 5): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120596 n_act=1200 n_pre=1184 n_ref_event=0 n_req=4017 n_rd=3387 n_rd_L2_A=0 n_write=0 n_wr_bk=2427 bw_util=0.04557
n_activity=11414 dram_eff=0.5094
bk0: 192a 124087i bk1: 192a 124455i bk2: 192a 124494i bk3: 192a 124192i bk4: 240a 123176i bk5: 248a 123414i bk6: 256a 122872i bk7: 256a 122793i bk8: 233a 123003i bk9: 233a 122750i bk10: 193a 123954i bk11: 192a 124088i bk12: 192a 124057i bk13: 192a 124339i bk14: 192a 124010i bk15: 192a 124196i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701270
Row_Buffer_Locality_read = 0.786242
Row_Buffer_Locality_write = 0.244444
Bank_Level_Parallism = 5.947297
Bank_Level_Parallism_Col = 4.242590
Bank_Level_Parallism_Ready = 2.134503
write_to_read_ratio_blp_rw_average = 0.392219
GrpLevelPara = 2.624376 

BW Util details:
bwutil = 0.045573 
total_CMD = 127575 
util_bw = 5814 
Wasted_Col = 4501 
Wasted_Row = 671 
Idle = 116589 

BW Util Bottlenecks: 
RCDc_limit = 4048 
RCDWRc_limit = 1848 
WTRc_limit = 2433 
RTWc_limit = 6219 
CCDLc_limit = 2482 
rwq = 0 
CCDLc_limit_alone = 1947 
WTRc_limit_alone = 2211 
RTWc_limit_alone = 5906 

Commands details: 
total_CMD = 127575 
n_nop = 120596 
Read = 3387 
Write = 0 
L2_Alloc = 0 
L2_WB = 2427 
n_act = 1200 
n_pre = 1184 
n_ref = 0 
n_req = 4017 
total_req = 5814 

Dual Bus Interface Util: 
issued_total_row = 2384 
issued_total_col = 5814 
Row_Bus_Util =  0.018687 
CoL_Bus_Util = 0.045573 
Either_Row_CoL_Bus_Util = 0.054705 
Issued_on_Two_Bus_Simul_Util = 0.009555 
issued_two_Eff = 0.174667 
queue_avg = 0.993016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.993016
Memory Partition 20: 
Cache L2_bank_040:

Cache L2_bank_041:

In Dram Latency Queue (total = 5): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120676 n_act=1198 n_pre=1183 n_ref_event=0 n_req=4028 n_rd=3394 n_rd_L2_A=0 n_write=0 n_wr_bk=2437 bw_util=0.04571
n_activity=11231 dram_eff=0.5192
bk0: 192a 124112i bk1: 192a 124392i bk2: 192a 124029i bk3: 192a 123955i bk4: 247a 122997i bk5: 249a 122368i bk6: 257a 122529i bk7: 257a 122959i bk8: 232a 123278i bk9: 232a 122371i bk10: 192a 123601i bk11: 192a 123805i bk12: 192a 124227i bk13: 192a 123626i bk14: 192a 124129i bk15: 192a 123987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.702334
Row_Buffer_Locality_read = 0.785798
Row_Buffer_Locality_write = 0.255520
Bank_Level_Parallism = 6.386163
Bank_Level_Parallism_Col = 4.655100
Bank_Level_Parallism_Ready = 2.244384
write_to_read_ratio_blp_rw_average = 0.397148
GrpLevelPara = 2.651790 

BW Util details:
bwutil = 0.045706 
total_CMD = 127575 
util_bw = 5831 
Wasted_Col = 4219 
Wasted_Row = 733 
Idle = 116792 

BW Util Bottlenecks: 
RCDc_limit = 3868 
RCDWRc_limit = 1821 
WTRc_limit = 2668 
RTWc_limit = 6698 
CCDLc_limit = 2463 
rwq = 0 
CCDLc_limit_alone = 1828 
WTRc_limit_alone = 2406 
RTWc_limit_alone = 6325 

Commands details: 
total_CMD = 127575 
n_nop = 120676 
Read = 3394 
Write = 0 
L2_Alloc = 0 
L2_WB = 2437 
n_act = 1198 
n_pre = 1183 
n_ref = 0 
n_req = 4028 
total_req = 5831 

Dual Bus Interface Util: 
issued_total_row = 2381 
issued_total_col = 5831 
Row_Bus_Util =  0.018664 
CoL_Bus_Util = 0.045706 
Either_Row_CoL_Bus_Util = 0.054078 
Issued_on_Two_Bus_Simul_Util = 0.010292 
issued_two_Eff = 0.190317 
queue_avg = 1.217519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.21752
Memory Partition 21: 
Cache L2_bank_042:

Cache L2_bank_043:

In Dram Latency Queue (total = 1): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120584 n_act=1210 n_pre=1194 n_ref_event=0 n_req=4027 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2435 bw_util=0.0457
n_activity=11513 dram_eff=0.5064
bk0: 192a 124733i bk1: 193a 123920i bk2: 193a 124153i bk3: 193a 123838i bk4: 248a 122880i bk5: 248a 122551i bk6: 256a 122187i bk7: 256a 122558i bk8: 232a 123474i bk9: 232a 123135i bk10: 192a 123665i bk11: 192a 124014i bk12: 192a 124415i bk13: 192a 124023i bk14: 192a 124497i bk15: 192a 124666i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699528
Row_Buffer_Locality_read = 0.784683
Row_Buffer_Locality_write = 0.242089
Bank_Level_Parallism = 6.001804
Bank_Level_Parallism_Col = 4.309701
Bank_Level_Parallism_Ready = 2.091081
write_to_read_ratio_blp_rw_average = 0.405533
GrpLevelPara = 2.652552 

BW Util details:
bwutil = 0.045699 
total_CMD = 127575 
util_bw = 5830 
Wasted_Col = 4482 
Wasted_Row = 771 
Idle = 116492 

BW Util Bottlenecks: 
RCDc_limit = 4284 
RCDWRc_limit = 1943 
WTRc_limit = 2833 
RTWc_limit = 6427 
CCDLc_limit = 2595 
rwq = 0 
CCDLc_limit_alone = 1947 
WTRc_limit_alone = 2502 
RTWc_limit_alone = 6110 

Commands details: 
total_CMD = 127575 
n_nop = 120584 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2435 
n_act = 1210 
n_pre = 1194 
n_ref = 0 
n_req = 4027 
total_req = 5830 

Dual Bus Interface Util: 
issued_total_row = 2404 
issued_total_col = 5830 
Row_Bus_Util =  0.018844 
CoL_Bus_Util = 0.045699 
Either_Row_CoL_Bus_Util = 0.054799 
Issued_on_Two_Bus_Simul_Util = 0.009743 
issued_two_Eff = 0.177800 
queue_avg = 1.139424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=1.13942
Memory Partition 22: 
Cache L2_bank_044:

Cache L2_bank_045:

In Dram Latency Queue (total = 4): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120622 n_act=1214 n_pre=1198 n_ref_event=0 n_req=4028 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2442 bw_util=0.04575
n_activity=11189 dram_eff=0.5217
bk0: 192a 123863i bk1: 193a 123867i bk2: 192a 123682i bk3: 192a 123578i bk4: 248a 122732i bk5: 248a 122430i bk6: 256a 122276i bk7: 256a 122783i bk8: 232a 123479i bk9: 232a 123072i bk10: 192a 123835i bk11: 192a 124071i bk12: 192a 124427i bk13: 193a 124935i bk14: 193a 124315i bk15: 192a 124055i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698610
Row_Buffer_Locality_read = 0.786451
Row_Buffer_Locality_write = 0.227488
Bank_Level_Parallism = 6.292606
Bank_Level_Parallism_Col = 4.424150
Bank_Level_Parallism_Ready = 2.184341
write_to_read_ratio_blp_rw_average = 0.393003
GrpLevelPara = 2.661721 

BW Util details:
bwutil = 0.045753 
total_CMD = 127575 
util_bw = 5837 
Wasted_Col = 4413 
Wasted_Row = 529 
Idle = 116796 

BW Util Bottlenecks: 
RCDc_limit = 4093 
RCDWRc_limit = 1967 
WTRc_limit = 2714 
RTWc_limit = 6965 
CCDLc_limit = 2596 
rwq = 0 
CCDLc_limit_alone = 1986 
WTRc_limit_alone = 2452 
RTWc_limit_alone = 6617 

Commands details: 
total_CMD = 127575 
n_nop = 120622 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2442 
n_act = 1214 
n_pre = 1198 
n_ref = 0 
n_req = 4028 
total_req = 5837 

Dual Bus Interface Util: 
issued_total_row = 2412 
issued_total_col = 5837 
Row_Bus_Util =  0.018907 
CoL_Bus_Util = 0.045753 
Either_Row_CoL_Bus_Util = 0.054501 
Issued_on_Two_Bus_Simul_Util = 0.010159 
issued_two_Eff = 0.186394 
queue_avg = 1.053333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=1.05333
Memory Partition 23: 
Cache L2_bank_046:

Cache L2_bank_047:

In Dram Latency Queue (total = 3): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120554 n_act=1223 n_pre=1207 n_ref_event=0 n_req=4037 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2474 bw_util=0.046
n_activity=11344 dram_eff=0.5174
bk0: 192a 124117i bk1: 192a 124205i bk2: 192a 123617i bk3: 192a 123834i bk4: 248a 122874i bk5: 248a 123208i bk6: 256a 122344i bk7: 256a 122598i bk8: 232a 123125i bk9: 232a 122421i bk10: 193a 123811i bk11: 193a 124152i bk12: 192a 123782i bk13: 193a 123513i bk14: 192a 124332i bk15: 192a 124708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697052
Row_Buffer_Locality_read = 0.789985
Row_Buffer_Locality_write = 0.205607
Bank_Level_Parallism = 6.225721
Bank_Level_Parallism_Col = 4.418753
Bank_Level_Parallism_Ready = 2.111774
write_to_read_ratio_blp_rw_average = 0.386856
GrpLevelPara = 2.622233 

BW Util details:
bwutil = 0.046004 
total_CMD = 127575 
util_bw = 5869 
Wasted_Col = 4551 
Wasted_Row = 598 
Idle = 116557 

BW Util Bottlenecks: 
RCDc_limit = 4144 
RCDWRc_limit = 2081 
WTRc_limit = 2777 
RTWc_limit = 6922 
CCDLc_limit = 2630 
rwq = 0 
CCDLc_limit_alone = 2013 
WTRc_limit_alone = 2507 
RTWc_limit_alone = 6575 

Commands details: 
total_CMD = 127575 
n_nop = 120554 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2474 
n_act = 1223 
n_pre = 1207 
n_ref = 0 
n_req = 4037 
total_req = 5869 

Dual Bus Interface Util: 
issued_total_row = 2430 
issued_total_col = 5869 
Row_Bus_Util =  0.019048 
CoL_Bus_Util = 0.046004 
Either_Row_CoL_Bus_Util = 0.055034 
Issued_on_Two_Bus_Simul_Util = 0.010018 
issued_two_Eff = 0.182025 
queue_avg = 1.150500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=62 avg=1.1505
Memory Partition 24: 
Cache L2_bank_048:

Cache L2_bank_049:

In Dram Latency Queue (total = 1): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120651 n_act=1202 n_pre=1186 n_ref_event=0 n_req=4023 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2418 bw_util=0.04557
n_activity=11154 dram_eff=0.5212
bk0: 192a 124057i bk1: 192a 124325i bk2: 192a 124021i bk3: 192a 124448i bk4: 248a 123404i bk5: 248a 122705i bk6: 257a 122747i bk7: 257a 122663i bk8: 232a 123109i bk9: 233a 123796i bk10: 192a 123833i bk11: 192a 124008i bk12: 192a 124390i bk13: 192a 123934i bk14: 192a 123977i bk15: 192a 124537i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701218
Row_Buffer_Locality_read = 0.783211
Row_Buffer_Locality_write = 0.257962
Bank_Level_Parallism = 6.034486
Bank_Level_Parallism_Col = 4.262435
Bank_Level_Parallism_Ready = 2.017375
write_to_read_ratio_blp_rw_average = 0.387928
GrpLevelPara = 2.628863 

BW Util details:
bwutil = 0.045565 
total_CMD = 127575 
util_bw = 5813 
Wasted_Col = 4448 
Wasted_Row = 555 
Idle = 116759 

BW Util Bottlenecks: 
RCDc_limit = 4185 
RCDWRc_limit = 1900 
WTRc_limit = 2664 
RTWc_limit = 6773 
CCDLc_limit = 2763 
rwq = 0 
CCDLc_limit_alone = 2083 
WTRc_limit_alone = 2372 
RTWc_limit_alone = 6385 

Commands details: 
total_CMD = 127575 
n_nop = 120651 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2418 
n_act = 1202 
n_pre = 1186 
n_ref = 0 
n_req = 4023 
total_req = 5813 

Dual Bus Interface Util: 
issued_total_row = 2388 
issued_total_col = 5813 
Row_Bus_Util =  0.018718 
CoL_Bus_Util = 0.045565 
Either_Row_CoL_Bus_Util = 0.054274 
Issued_on_Two_Bus_Simul_Util = 0.010010 
issued_two_Eff = 0.184431 
queue_avg = 0.965220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=50 avg=0.96522
Memory Partition 25: 
Cache L2_bank_050:

Cache L2_bank_051:

In Dram Latency Queue (total = 4): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120537 n_act=1223 n_pre=1207 n_ref_event=0 n_req=4029 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2442 bw_util=0.04575
n_activity=11407 dram_eff=0.5117
bk0: 192a 124006i bk1: 192a 124451i bk2: 193a 124254i bk3: 192a 124241i bk4: 248a 122966i bk5: 249a 123231i bk6: 257a 122657i bk7: 256a 122781i bk8: 232a 123240i bk9: 232a 123219i bk10: 192a 123942i bk11: 192a 124324i bk12: 192a 124148i bk13: 192a 124235i bk14: 192a 124339i bk15: 192a 123853i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696451
Row_Buffer_Locality_read = 0.786451
Row_Buffer_Locality_write = 0.214511
Bank_Level_Parallism = 5.871327
Bank_Level_Parallism_Col = 4.134474
Bank_Level_Parallism_Ready = 2.009765
write_to_read_ratio_blp_rw_average = 0.385151
GrpLevelPara = 2.576663 

BW Util details:
bwutil = 0.045753 
total_CMD = 127575 
util_bw = 5837 
Wasted_Col = 4589 
Wasted_Row = 703 
Idle = 116446 

BW Util Bottlenecks: 
RCDc_limit = 4163 
RCDWRc_limit = 2041 
WTRc_limit = 2745 
RTWc_limit = 6139 
CCDLc_limit = 2677 
rwq = 0 
CCDLc_limit_alone = 2052 
WTRc_limit_alone = 2440 
RTWc_limit_alone = 5819 

Commands details: 
total_CMD = 127575 
n_nop = 120537 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2442 
n_act = 1223 
n_pre = 1207 
n_ref = 0 
n_req = 4029 
total_req = 5837 

Dual Bus Interface Util: 
issued_total_row = 2430 
issued_total_col = 5837 
Row_Bus_Util =  0.019048 
CoL_Bus_Util = 0.045753 
Either_Row_CoL_Bus_Util = 0.055168 
Issued_on_Two_Bus_Simul_Util = 0.009634 
issued_two_Eff = 0.174623 
queue_avg = 0.964640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.96464
Memory Partition 26: 
Cache L2_bank_052:

Cache L2_bank_053:

In Dram Latency Queue (total = 3): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120596 n_act=1171 n_pre=1155 n_ref_event=0 n_req=4027 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2435 bw_util=0.0457
n_activity=11207 dram_eff=0.5202
bk0: 193a 124258i bk1: 193a 123697i bk2: 193a 124119i bk3: 192a 123720i bk4: 248a 122751i bk5: 248a 123081i bk6: 256a 122679i bk7: 256a 122445i bk8: 232a 122966i bk9: 232a 122996i bk10: 192a 123799i bk11: 192a 124147i bk12: 192a 124630i bk13: 192a 123749i bk14: 192a 124428i bk15: 192a 124549i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.709213
Row_Buffer_Locality_read = 0.789102
Row_Buffer_Locality_write = 0.280063
Bank_Level_Parallism = 6.162373
Bank_Level_Parallism_Col = 4.460890
Bank_Level_Parallism_Ready = 2.140480
write_to_read_ratio_blp_rw_average = 0.392521
GrpLevelPara = 2.647128 

BW Util details:
bwutil = 0.045699 
total_CMD = 127575 
util_bw = 5830 
Wasted_Col = 4449 
Wasted_Row = 628 
Idle = 116668 

BW Util Bottlenecks: 
RCDc_limit = 4069 
RCDWRc_limit = 1830 
WTRc_limit = 2910 
RTWc_limit = 7074 
CCDLc_limit = 2736 
rwq = 0 
CCDLc_limit_alone = 2026 
WTRc_limit_alone = 2599 
RTWc_limit_alone = 6675 

Commands details: 
total_CMD = 127575 
n_nop = 120596 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2435 
n_act = 1171 
n_pre = 1155 
n_ref = 0 
n_req = 4027 
total_req = 5830 

Dual Bus Interface Util: 
issued_total_row = 2326 
issued_total_col = 5830 
Row_Bus_Util =  0.018232 
CoL_Bus_Util = 0.045699 
Either_Row_CoL_Bus_Util = 0.054705 
Issued_on_Two_Bus_Simul_Util = 0.009226 
issued_two_Eff = 0.168649 
queue_avg = 0.997907 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.997907
Memory Partition 27: 
Cache L2_bank_054:

Cache L2_bank_055:

In Dram Latency Queue (total = 2): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120573 n_act=1200 n_pre=1184 n_ref_event=0 n_req=4033 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2461 bw_util=0.0459
n_activity=11357 dram_eff=0.5156
bk0: 192a 124365i bk1: 192a 124249i bk2: 192a 123429i bk3: 192a 124684i bk4: 248a 123261i bk5: 248a 122795i bk6: 256a 122239i bk7: 256a 122676i bk8: 232a 123495i bk9: 232a 123349i bk10: 192a 123647i bk11: 192a 123760i bk12: 193a 124423i bk13: 193a 124219i bk14: 193a 123667i bk15: 192a 124193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.702455
Row_Buffer_Locality_read = 0.786156
Row_Buffer_Locality_write = 0.257053
Bank_Level_Parallism = 6.067230
Bank_Level_Parallism_Col = 4.356003
Bank_Level_Parallism_Ready = 2.051571
write_to_read_ratio_blp_rw_average = 0.413645
GrpLevelPara = 2.648987 

BW Util details:
bwutil = 0.045902 
total_CMD = 127575 
util_bw = 5856 
Wasted_Col = 4447 
Wasted_Row = 704 
Idle = 116568 

BW Util Bottlenecks: 
RCDc_limit = 4198 
RCDWRc_limit = 1794 
WTRc_limit = 2214 
RTWc_limit = 7499 
CCDLc_limit = 2511 
rwq = 0 
CCDLc_limit_alone = 1841 
WTRc_limit_alone = 2001 
RTWc_limit_alone = 7042 

Commands details: 
total_CMD = 127575 
n_nop = 120573 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2461 
n_act = 1200 
n_pre = 1184 
n_ref = 0 
n_req = 4033 
total_req = 5856 

Dual Bus Interface Util: 
issued_total_row = 2384 
issued_total_col = 5856 
Row_Bus_Util =  0.018687 
CoL_Bus_Util = 0.045902 
Either_Row_CoL_Bus_Util = 0.054885 
Issued_on_Two_Bus_Simul_Util = 0.009704 
issued_two_Eff = 0.176807 
queue_avg = 1.021940 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=1.02194
Memory Partition 28: 
Cache L2_bank_056:

Cache L2_bank_057:

In Dram Latency Queue (total = 3): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120601 n_act=1206 n_pre=1190 n_ref_event=0 n_req=4033 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2460 bw_util=0.04589
n_activity=11063 dram_eff=0.5292
bk0: 192a 124256i bk1: 192a 124225i bk2: 192a 123734i bk3: 192a 123910i bk4: 248a 123109i bk5: 248a 123141i bk6: 256a 122512i bk7: 256a 123177i bk8: 233a 123044i bk9: 233a 123225i bk10: 193a 123808i bk11: 192a 124099i bk12: 192a 124210i bk13: 192a 123967i bk14: 192a 123894i bk15: 192a 123987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700967
Row_Buffer_Locality_read = 0.784683
Row_Buffer_Locality_write = 0.255486
Bank_Level_Parallism = 6.287338
Bank_Level_Parallism_Col = 4.515563
Bank_Level_Parallism_Ready = 2.222203
write_to_read_ratio_blp_rw_average = 0.400847
GrpLevelPara = 2.699909 

BW Util details:
bwutil = 0.045895 
total_CMD = 127575 
util_bw = 5855 
Wasted_Col = 4146 
Wasted_Row = 645 
Idle = 116929 

BW Util Bottlenecks: 
RCDc_limit = 3867 
RCDWRc_limit = 1848 
WTRc_limit = 2900 
RTWc_limit = 5986 
CCDLc_limit = 2464 
rwq = 0 
CCDLc_limit_alone = 1896 
WTRc_limit_alone = 2626 
RTWc_limit_alone = 5692 

Commands details: 
total_CMD = 127575 
n_nop = 120601 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2460 
n_act = 1206 
n_pre = 1190 
n_ref = 0 
n_req = 4033 
total_req = 5855 

Dual Bus Interface Util: 
issued_total_row = 2396 
issued_total_col = 5855 
Row_Bus_Util =  0.018781 
CoL_Bus_Util = 0.045895 
Either_Row_CoL_Bus_Util = 0.054666 
Issued_on_Two_Bus_Simul_Util = 0.010010 
issued_two_Eff = 0.183109 
queue_avg = 1.118174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.11817
Memory Partition 29: 
Cache L2_bank_058:

Cache L2_bank_059:

In Dram Latency Queue (total = 5): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120619 n_act=1234 n_pre=1218 n_ref_event=0 n_req=4029 n_rd=3396 n_rd_L2_A=0 n_write=0 n_wr_bk=2438 bw_util=0.04573
n_activity=10926 dram_eff=0.534
bk0: 192a 124380i bk1: 192a 123270i bk2: 192a 123936i bk3: 192a 124133i bk4: 249a 122966i bk5: 249a 122648i bk6: 257a 122618i bk7: 256a 122715i bk8: 232a 122787i bk9: 233a 123277i bk10: 192a 123505i bk11: 192a 123745i bk12: 192a 124478i bk13: 192a 123313i bk14: 192a 124144i bk15: 192a 124231i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693721
Row_Buffer_Locality_read = 0.775324
Row_Buffer_Locality_write = 0.255924
Bank_Level_Parallism = 6.552499
Bank_Level_Parallism_Col = 4.633837
Bank_Level_Parallism_Ready = 2.254028
write_to_read_ratio_blp_rw_average = 0.390455
GrpLevelPara = 2.710574 

BW Util details:
bwutil = 0.045730 
total_CMD = 127575 
util_bw = 5834 
Wasted_Col = 4175 
Wasted_Row = 534 
Idle = 117032 

BW Util Bottlenecks: 
RCDc_limit = 4162 
RCDWRc_limit = 1882 
WTRc_limit = 2767 
RTWc_limit = 6850 
CCDLc_limit = 2521 
rwq = 0 
CCDLc_limit_alone = 1899 
WTRc_limit_alone = 2501 
RTWc_limit_alone = 6494 

Commands details: 
total_CMD = 127575 
n_nop = 120619 
Read = 3396 
Write = 0 
L2_Alloc = 0 
L2_WB = 2438 
n_act = 1234 
n_pre = 1218 
n_ref = 0 
n_req = 4029 
total_req = 5834 

Dual Bus Interface Util: 
issued_total_row = 2452 
issued_total_col = 5834 
Row_Bus_Util =  0.019220 
CoL_Bus_Util = 0.045730 
Either_Row_CoL_Bus_Util = 0.054525 
Issued_on_Two_Bus_Simul_Util = 0.010425 
issued_two_Eff = 0.191202 
queue_avg = 1.094031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.09403
Memory Partition 30: 
Cache L2_bank_060:

Cache L2_bank_061:

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120604 n_act=1217 n_pre=1201 n_ref_event=0 n_req=4033 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2456 bw_util=0.04586
n_activity=11095 dram_eff=0.5274
bk0: 192a 123442i bk1: 192a 123995i bk2: 193a 123682i bk3: 193a 123363i bk4: 248a 122898i bk5: 249a 122288i bk6: 256a 122036i bk7: 256a 122537i bk8: 232a 123457i bk9: 232a 123125i bk10: 192a 123826i bk11: 192a 123979i bk12: 192a 123812i bk13: 192a 124159i bk14: 192a 123712i bk15: 192a 124090i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698240
Row_Buffer_Locality_read = 0.779087
Row_Buffer_Locality_write = 0.268025
Bank_Level_Parallism = 6.604998
Bank_Level_Parallism_Col = 4.785463
Bank_Level_Parallism_Ready = 2.287472
write_to_read_ratio_blp_rw_average = 0.395026
GrpLevelPara = 2.741430 

BW Util details:
bwutil = 0.045863 
total_CMD = 127575 
util_bw = 5851 
Wasted_Col = 4177 
Wasted_Row = 696 
Idle = 116851 

BW Util Bottlenecks: 
RCDc_limit = 4328 
RCDWRc_limit = 1699 
WTRc_limit = 2712 
RTWc_limit = 7195 
CCDLc_limit = 2695 
rwq = 0 
CCDLc_limit_alone = 1894 
WTRc_limit_alone = 2393 
RTWc_limit_alone = 6713 

Commands details: 
total_CMD = 127575 
n_nop = 120604 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2456 
n_act = 1217 
n_pre = 1201 
n_ref = 0 
n_req = 4033 
total_req = 5851 

Dual Bus Interface Util: 
issued_total_row = 2418 
issued_total_col = 5851 
Row_Bus_Util =  0.018954 
CoL_Bus_Util = 0.045863 
Either_Row_CoL_Bus_Util = 0.054642 
Issued_on_Two_Bus_Simul_Util = 0.010174 
issued_two_Eff = 0.186200 
queue_avg = 1.183037 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=58 avg=1.18304
Memory Partition 31: 
Cache L2_bank_062:

Cache L2_bank_063:

In Dram Latency Queue (total = 2): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=127575 n_nop=120648 n_act=1219 n_pre=1203 n_ref_event=0 n_req=4031 n_rd=3395 n_rd_L2_A=0 n_write=0 n_wr_bk=2454 bw_util=0.04585
n_activity=11207 dram_eff=0.5219
bk0: 192a 124086i bk1: 193a 123853i bk2: 192a 124005i bk3: 192a 124047i bk4: 248a 122934i bk5: 248a 122704i bk6: 256a 122349i bk7: 256a 122900i bk8: 232a 123357i bk9: 232a 122922i bk10: 192a 124176i bk11: 192a 124220i bk12: 192a 123678i bk13: 192a 123861i bk14: 193a 123426i bk15: 193a 123840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697594
Row_Buffer_Locality_read = 0.782327
Row_Buffer_Locality_write = 0.245283
Bank_Level_Parallism = 6.391333
Bank_Level_Parallism_Col = 4.541489
Bank_Level_Parallism_Ready = 2.174047
write_to_read_ratio_blp_rw_average = 0.393944
GrpLevelPara = 2.681506 

BW Util details:
bwutil = 0.045848 
total_CMD = 127575 
util_bw = 5849 
Wasted_Col = 4291 
Wasted_Row = 636 
Idle = 116799 

BW Util Bottlenecks: 
RCDc_limit = 3996 
RCDWRc_limit = 1855 
WTRc_limit = 2627 
RTWc_limit = 6435 
CCDLc_limit = 2546 
rwq = 0 
CCDLc_limit_alone = 1941 
WTRc_limit_alone = 2324 
RTWc_limit_alone = 6133 

Commands details: 
total_CMD = 127575 
n_nop = 120648 
Read = 3395 
Write = 0 
L2_Alloc = 0 
L2_WB = 2454 
n_act = 1219 
n_pre = 1203 
n_ref = 0 
n_req = 4031 
total_req = 5849 

Dual Bus Interface Util: 
issued_total_row = 2422 
issued_total_col = 5849 
Row_Bus_Util =  0.018985 
CoL_Bus_Util = 0.045848 
Either_Row_CoL_Bus_Util = 0.054297 
Issued_on_Two_Bus_Simul_Util = 0.010535 
issued_two_Eff = 0.194023 
queue_avg = 1.078095 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=57 avg=1.0781

========= L2 cache stats =========
L2_cache_bank[0]: Access = 32088, Miss = 31320, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 32710, Miss = 31334, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 32089, Miss = 31321, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32663, Miss = 31319, Miss_rate = 0.959, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 32095, Miss = 31327, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 32696, Miss = 31320, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 32088, Miss = 31320, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32633, Miss = 31321, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 32087, Miss = 31319, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32640, Miss = 31328, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 32088, Miss = 31320, Miss_rate = 0.976, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32632, Miss = 31320, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 32505, Miss = 31321, Miss_rate = 0.964, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 32536, Miss = 31320, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 32576, Miss = 31328, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32560, Miss = 31312, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 32568, Miss = 31320, Miss_rate = 0.962, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32543, Miss = 31327, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 32600, Miss = 31320, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32222, Miss = 31326, Miss_rate = 0.972, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 32633, Miss = 31321, Miss_rate = 0.960, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32055, Miss = 31319, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 32614, Miss = 31334, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 32057, Miss = 31321, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 32688, Miss = 31312, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32057, Miss = 31321, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 32696, Miss = 31320, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32064, Miss = 31328, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 32680, Miss = 31320, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32056, Miss = 31320, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 32593, Miss = 31217, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 32056, Miss = 31320, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 32545, Miss = 31185, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 32049, Miss = 31313, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 32560, Miss = 31184, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 32070, Miss = 31334, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 32561, Miss = 31185, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 32055, Miss = 31319, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 32568, Miss = 31192, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 32055, Miss = 31319, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 32669, Miss = 31293, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32057, Miss = 31321, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 32678, Miss = 31302, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 32064, Miss = 31328, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 32686, Miss = 31310, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 32056, Miss = 31320, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 32693, Miss = 31317, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 32056, Miss = 31320, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 32692, Miss = 31316, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 32056, Miss = 31320, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 32687, Miss = 31311, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 32056, Miss = 31320, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 32693, Miss = 31317, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 32062, Miss = 31326, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 32697, Miss = 31321, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 32055, Miss = 31319, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 32704, Miss = 31328, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 32056, Miss = 31320, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 32696, Miss = 31320, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 32057, Miss = 31321, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 32689, Miss = 31313, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 32065, Miss = 31329, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 32696, Miss = 31320, Miss_rate = 0.958, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 32056, Miss = 31320, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2072307
L2_total_cache_misses = 2003859
L2_total_cache_miss_rate = 0.9670
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6831
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 101772
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 62112
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 62762
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1832494
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 114939
	L2_cache_stats_breakdown[TEXTURE_ACC_R][TOTAL_ACCESS] = 62112
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1895256
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.011
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=2072307
icnt_total_pkts_simt_to_mem=2025723
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2025723
Req_Network_cycles = 169900
Req_Network_injected_packets_per_cycle =      11.9230 
Req_Network_conflicts_per_cycle =       3.5103
Req_Network_conflicts_per_cycle_util =       3.8658
Req_Bank_Level_Parallism =      13.1307
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.8816
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1863

Reply_Network_injected_packets_num = 2072307
Reply_Network_cycles = 169900
Reply_Network_injected_packets_per_cycle =       12.1972
Reply_Network_conflicts_per_cycle =        1.1684
Reply_Network_conflicts_per_cycle_util =       1.2783
Reply_Bank_Level_Parallism =      13.3446
Reply_Network_in_buffer_full_per_cycle =       0.0149
Reply_Network_in_buffer_avg_util =       2.7466
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1525
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 25 min, 13 sec (1513 sec)
gpgpu_simulation_rate = 156517 (inst/sec)
gpgpu_simulation_rate = 112 (cycle/sec)
gpgpu_silicon_slowdown = 10107142x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
