# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/fact_reg.v" \
"../../../../CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/gpio_ad.v" \
"../../../../CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/gpio_top.v" \
"../../../../CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sources_1/new/mux4.v" \
"../../../../CMPE200_Assignment7_PipelinedMIPS_SOCDesign.srcs/sim_2/new/tb_gpio_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
