Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /media/ubuntu/T7/Xilinx-tools/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L mult_gen_v12_0_23 -L xbip_dsp48_wrapper_v3_0_7 -L xbip_pipe_v3_0_10 -L xbip_multadd_v3_0_22 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_conv_3x3_behav xil_defaultlib.tb_conv_3x3 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/kernel_window.sv" Line 2. Module kernelWindow(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/line_buffer.sv" Line 2. Module lineBuffer(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/line_buffer.sv" Line 2. Module lineBuffer(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv" Line 2. Module conv_3x3_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/dsp_wrap_int8.sv" Line 3. Module dsp_wrap_int8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/dsp_wrap_int8.sv" Line 3. Module dsp_wrap_int8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/dsp_wrap_int8.sv" Line 3. Module dsp_wrap_int8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/dsp_wrap_int8.sv" Line 3. Module dsp_wrap_int8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/dsp_wrap_int8.sv" Line 3. Module dsp_wrap_int8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/dsp_wrap_int8.sv" Line 3. Module dsp_wrap_int8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/dsp_wrap_int8.sv" Line 3. Module dsp_wrap_int8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/dsp_wrap_int8.sv" Line 3. Module dsp_wrap_int8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/dsp_wrap_int8.sv" Line 3. Module dsp_wrap_int8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/kernel_window.sv" Line 2. Module kernelWindow(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/line_buffer.sv" Line 2. Module lineBuffer(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/line_buffer.sv" Line 2. Module lineBuffer(WIDTH=10) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/conv_3x3.sv" Line 2. Module conv_3x3_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/dsp_wrap_int8.sv" Line 3. Module dsp_wrap_int8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/dsp_wrap_int8.sv" Line 3. Module dsp_wrap_int8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/dsp_wrap_int8.sv" Line 3. Module dsp_wrap_int8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/dsp_wrap_int8.sv" Line 3. Module dsp_wrap_int8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/dsp_wrap_int8.sv" Line 3. Module dsp_wrap_int8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/dsp_wrap_int8.sv" Line 3. Module dsp_wrap_int8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/dsp_wrap_int8.sv" Line 3. Module dsp_wrap_int8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/dsp_wrap_int8.sv" Line 3. Module dsp_wrap_int8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/media/ubuntu/T7/projects/arm-bharat/hdl/lib/dsp_wrap_int8.sv" Line 3. Module dsp_wrap_int8 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_multadd_v3_0_22.xbip_multadd_v3_0_22_viv_comp
Compiling package mult_gen_v12_0_23.mult_gen_v12_0_23_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package xbip_multadd_v3_0_22.xbip_multadd_v3_0_22_pkg
Compiling package mult_gen_v12_0_23.mult_gen_v12_0_23_viv_comp
Compiling package xbip_dsp48_wrapper_v3_0_7.xbip_dsp48_wrapper_v3_0_7_pkg
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module xil_defaultlib.lineBuffer(WIDTH=10)
Compiling module xil_defaultlib.kernelWindow(WIDTH=10)
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,carryinreg=0,ca...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_7.xbip_dsp48e2_wrapper_v3_0 [\xbip_dsp48e2_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_multadd_v3_0_22.multadd_dsp_wrapper [\multadd_dsp_wrapper(c_xdevicefa...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_22.multadd_dsp [\multadd_dsp(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_multadd_v3_0_22.xbip_multadd_v3_0_22_viv [\xbip_multadd_v3_0_22_viv(c_xdev...]
Compiling architecture xilinx of entity xbip_multadd_v3_0_22.xbip_multadd_v3_0_22 [\xbip_multadd_v3_0_22(c_xdevicef...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.dsp_wrap_int8
Compiling module xil_defaultlib.conv_3x3_default
Compiling module xil_defaultlib.tb_conv_3x3
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_conv_3x3_behav
