#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0-4-ga682e13)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xc7b9d0 .scope module, "inputconditioner" "inputconditioner" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0xc9d5d0 .param/l "counterwidth" 0 2 17, +C4<00000000000000000000000000000011>;
P_0xc9d610 .param/l "waittime" 0 2 18, +C4<00000000000000000000000000000011>;
o0x7fa4a689a018 .functor BUFZ 1, C4<z>; HiZ drive
v0xc7bc10_0 .net "clk", 0 0, o0x7fa4a689a018;  0 drivers
v0xcaf740_0 .var "conditioned", 0 0;
v0xcaf800_0 .var "counter", 2 0;
v0xcaf8f0_0 .var "negativeedge", 0 0;
o0x7fa4a689a0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0xcaf9b0_0 .net "noisysignal", 0 0, o0x7fa4a689a0d8;  0 drivers
v0xcafac0_0 .var "positiveedge", 0 0;
v0xcafb80_0 .var "synchronizer0", 0 0;
v0xcafc40_0 .var "synchronizer1", 0 0;
E_0xc9ce20 .event posedge, v0xc7bc10_0;
    .scope S_0xc7b9d0;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0xcaf800_0, 0, 3;
    %end;
    .thread T_0;
    .scope S_0xc7b9d0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcafb80_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0xc7b9d0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcafc40_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0xc7b9d0;
T_3 ;
    %wait E_0xc9ce20;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcafac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcaf8f0_0, 0;
    %load/vec4 v0xcaf740_0;
    %load/vec4 v0xcafc40_0;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xcaf800_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xcaf800_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xcaf800_0, 0;
    %load/vec4 v0xcafc40_0;
    %assign/vec4 v0xcaf740_0, 0;
    %load/vec4 v0xcafc40_0;
    %assign/vec4 v0xcafac0_0, 0;
    %load/vec4 v0xcafc40_0;
    %nor/r;
    %assign/vec4 v0xcaf8f0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0xcaf800_0;
    %addi 1, 0, 3;
    %assign/vec4 v0xcaf800_0, 0;
T_3.3 ;
T_3.1 ;
    %load/vec4 v0xcaf9b0_0;
    %assign/vec4 v0xcafb80_0, 0;
    %load/vec4 v0xcafb80_0;
    %assign/vec4 v0xcafc40_0, 0;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "../verilog/inputconditioner.v";
