INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/imports/new/RxFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RxFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/imports/new/TxFIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxFIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/imports/new/clk_div2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/cmu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/imports/new/ssp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-2938] 'ack_o_s' is already implicitly declared on line 53 [C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/top.v:74]
WARNING: [VRFC 10-2938] 'dat_o_s' is already implicitly declared on line 52 [C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/top.v:75]
WARNING: [VRFC 10-2938] 'clear_o' is already implicitly declared on line 42 [C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/top.v:104]
WARNING: [VRFC 10-2938] 'SSPTXINTR' is already implicitly declared on line 109 [C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/top.v:128]
WARNING: [VRFC 10-2938] 'SSPRXINTR' is already implicitly declared on line 109 [C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/new/top.v:129]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sources_1/imports/new/tx_rx_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_rx_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aleen/Documents/College/Fall2025/VLSI/MasterSlaveBus/MasterSlaveBus/MasterSlaveBus.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
