###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       113560   # Number of WRITE/WRITEP commands
num_reads_done                 =       793763   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       624546   # Number of read row buffer hits
num_read_cmds                  =       793760   # Number of READ/READP commands
num_writes_done                =       113562   # Number of read requests issued
num_write_row_hits             =        73277   # Number of write row buffer hits
num_act_cmds                   =       210524   # Number of ACT commands
num_pre_cmds                   =       210497   # Number of PRE commands
num_ondemand_pres              =       187677   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9412616   # Cyles of rank active rank.0
rank_active_cycles.1           =      9176529   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       587384   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       823471   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       852607   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13968   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8874   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3607   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          987   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1140   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1567   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1024   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          972   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1583   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21018   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =           86   # Write cmd latency (cycles)
write_latency[40-59]           =           60   # Write cmd latency (cycles)
write_latency[60-79]           =          156   # Write cmd latency (cycles)
write_latency[80-99]           =          304   # Write cmd latency (cycles)
write_latency[100-119]         =          638   # Write cmd latency (cycles)
write_latency[120-139]         =         1219   # Write cmd latency (cycles)
write_latency[140-159]         =         1741   # Write cmd latency (cycles)
write_latency[160-179]         =         2614   # Write cmd latency (cycles)
write_latency[180-199]         =         3186   # Write cmd latency (cycles)
write_latency[200-]            =       103549   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       289353   # Read request latency (cycles)
read_latency[40-59]            =        97311   # Read request latency (cycles)
read_latency[60-79]            =       103479   # Read request latency (cycles)
read_latency[80-99]            =        52100   # Read request latency (cycles)
read_latency[100-119]          =        39521   # Read request latency (cycles)
read_latency[120-139]          =        31743   # Read request latency (cycles)
read_latency[140-159]          =        22321   # Read request latency (cycles)
read_latency[160-179]          =        17611   # Read request latency (cycles)
read_latency[180-199]          =        14633   # Read request latency (cycles)
read_latency[200-]             =       125686   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.66892e+08   # Write energy
read_energy                    =  3.20044e+09   # Read energy
act_energy                     =  5.75994e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.81944e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.95266e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87347e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.72615e+09   # Active standby energy rank.1
average_read_latency           =      128.139   # Average read request latency (cycles)
average_interarrival           =      11.0211   # Average request interarrival latency (cycles)
total_energy                   =  1.73248e+10   # Total energy (pJ)
average_power                  =      1732.48   # Average power (mW)
average_bandwidth              =      7.74251   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       126452   # Number of WRITE/WRITEP commands
num_reads_done                 =       907862   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       735177   # Number of read row buffer hits
num_read_cmds                  =       907859   # Number of READ/READP commands
num_writes_done                =       126454   # Number of read requests issued
num_write_row_hits             =        77729   # Number of write row buffer hits
num_act_cmds                   =       222620   # Number of ACT commands
num_pre_cmds                   =       222592   # Number of PRE commands
num_ondemand_pres              =       197525   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9347973   # Cyles of rank active rank.0
rank_active_cycles.1           =      9301555   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       652027   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       698445   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       982633   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11495   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9121   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2867   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          965   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1134   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1579   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1046   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          956   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1704   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20830   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =           48   # Write cmd latency (cycles)
write_latency[40-59]           =           49   # Write cmd latency (cycles)
write_latency[60-79]           =          149   # Write cmd latency (cycles)
write_latency[80-99]           =          309   # Write cmd latency (cycles)
write_latency[100-119]         =          579   # Write cmd latency (cycles)
write_latency[120-139]         =         1026   # Write cmd latency (cycles)
write_latency[140-159]         =         1571   # Write cmd latency (cycles)
write_latency[160-179]         =         2332   # Write cmd latency (cycles)
write_latency[180-199]         =         2895   # Write cmd latency (cycles)
write_latency[200-]            =       117487   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            8   # Read request latency (cycles)
read_latency[20-39]            =       300693   # Read request latency (cycles)
read_latency[40-59]            =       109989   # Read request latency (cycles)
read_latency[60-79]            =       109141   # Read request latency (cycles)
read_latency[80-99]            =        62248   # Read request latency (cycles)
read_latency[100-119]          =        47474   # Read request latency (cycles)
read_latency[120-139]          =        38429   # Read request latency (cycles)
read_latency[140-159]          =        29019   # Read request latency (cycles)
read_latency[160-179]          =        23261   # Read request latency (cycles)
read_latency[180-199]          =        19396   # Read request latency (cycles)
read_latency[200-]             =       168204   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.31248e+08   # Write energy
read_energy                    =  3.66049e+09   # Read energy
act_energy                     =  6.09088e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.12973e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.35254e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83314e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80417e+09   # Active standby energy rank.1
average_read_latency           =      139.802   # Average read request latency (cycles)
average_interarrival           =      9.66809   # Average request interarrival latency (cycles)
total_energy                   =   1.7891e+10   # Total energy (pJ)
average_power                  =       1789.1   # Average power (mW)
average_bandwidth              =      8.82616   # Average bandwidth
