/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [4:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [24:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  reg [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [25:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(in_data[143] | celloutsig_1_2z);
  assign celloutsig_1_9z = ~in_data[135];
  assign celloutsig_0_5z = ~((celloutsig_0_3z[1] | celloutsig_0_2z) & (celloutsig_0_2z | celloutsig_0_2z));
  assign celloutsig_1_2z = ~((in_data[171] | celloutsig_1_1z) & (celloutsig_1_0z | in_data[157]));
  assign celloutsig_1_10z = ~((celloutsig_1_2z | celloutsig_1_0z) & (in_data[141] | celloutsig_1_7z[14]));
  assign celloutsig_1_13z = { celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_12z } == { celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_3z = { in_data[108:107], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } === { in_data[190:182], celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[181:169], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z } === in_data[120:103];
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z } === { in_data[181:179], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_7z[12:10] >= { celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_17z };
  assign celloutsig_0_7z = celloutsig_0_6z[8:4] >= { in_data[45:42], celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_3z[1:0], celloutsig_0_1z } >= celloutsig_0_6z[7:5];
  assign celloutsig_1_15z = { in_data[131:130], celloutsig_1_1z } >= celloutsig_1_11z[13:11];
  assign celloutsig_1_1z = in_data[142:138] <= { in_data[146:143], celloutsig_1_0z };
  assign celloutsig_1_8z = { in_data[135], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z } <= { celloutsig_1_7z[16:10], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_14z = { in_data[191:178], celloutsig_1_13z } && celloutsig_1_11z[21:7];
  assign celloutsig_0_1z = { in_data[92:89], celloutsig_0_0z } < in_data[14:10];
  assign celloutsig_1_0z = in_data[104:97] < in_data[103:96];
  assign celloutsig_0_0z = in_data[89:74] != in_data[84:69];
  assign celloutsig_0_6z = - in_data[69:61];
  assign celloutsig_1_7z = - { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_3z[2:0], celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_1_19z = ^ { in_data[136:133], celloutsig_1_5z, celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_2z = ^ { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_11z = { in_data[127:109], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_9z } ~^ { celloutsig_1_7z[24:2], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_12z = ~((celloutsig_1_9z & celloutsig_1_1z) | celloutsig_1_4z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 5'h00;
    else if (celloutsig_1_19z) celloutsig_0_3z = { in_data[41:39], celloutsig_0_0z, celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_1_16z = 3'h0;
    else if (!clkin_data[0]) celloutsig_1_16z = { celloutsig_1_7z[24], celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_1_17z = ~((celloutsig_1_7z[2] & celloutsig_1_4z) | (celloutsig_1_9z & celloutsig_1_2z));
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
