Verilator Tree Dump (format 0x3900) from <e53418> to <e54573>
     NETLIST 0x55a8ab6bff80 <e1> {a0}
    1: MODULE 0x55a8abae7150 <e40603> {c5}  TOP  L1 [P]
    1:1: CELLINLINE 0x55a8abd230d0 <e46305> {c5}  mips_cpu_bus -> mips_cpu_bus
    1:1: CELLINLINE 0x55a8abc0c250 <e46307> {c185}  mips_cpu_bus__DOT__register_file -> Register_File
    1:1: CELLINLINE 0x55a8abc0c360 <e46309> {c203}  mips_cpu_bus__DOT__pc -> Program_Counter
    1:1: CELLINLINE 0x55a8abc0c470 <e46311> {c212}  mips_cpu_bus__DOT__plus_four_adder -> Adder
    1:1: CELLINLINE 0x55a8abc0c580 <e46313> {c218}  mips_cpu_bus__DOT__program_counter_multiplexer -> MUX_2INPUT
    1:1: CELLINLINE 0x55a8abc0c690 <e46315> {c225}  mips_cpu_bus__DOT__program_counter_multiplexer_two -> MUX_2INPUT
    1:1: CELLINLINE 0x55a8abc0c7a0 <e46317> {c232}  mips_cpu_bus__DOT__fetch_decode_register -> Fetch_Decode_Register
    1:1: CELLINLINE 0x55a8abc0c8b0 <e46319> {c243}  mips_cpu_bus__DOT__control_unit -> Control_Unit
    1:1: CELLINLINE 0x55a8abc0c9c0 <e46321> {c266}  mips_cpu_bus__DOT__reg_output_comparator -> Comparator
    1:1: CELLINLINE 0x55a8abc0cad0 <e46323> {c278}  mips_cpu_bus__DOT__adder_decode -> Adder
    1:1: CELLINLINE 0x55a8abc0cbe0 <e46325> {c284}  mips_cpu_bus__DOT__decode_execute_register -> Decode_Execute_Register
    1:1: CELLINLINE 0x55a8abc0ccf0 <e46327> {c333}  mips_cpu_bus__DOT__plus_four_adder_execute -> Adder
    1:1: CELLINLINE 0x55a8abc0ce00 <e46329> {c339}  mips_cpu_bus__DOT__write_register_execute_mux -> MUX_4INPUT
    1:1: CELLINLINE 0x55a8abc0cf10 <e46331> {c348}  mips_cpu_bus__DOT__alu_input_mux -> ALU_Input_Mux
    1:1: CELLINLINE 0x55a8abc0d020 <e46333> {c368}  mips_cpu_bus__DOT__alu -> ALU
    1:1: CELLINLINE 0x55a8abc0d130 <e46335> {c380}  mips_cpu_bus__DOT__execute_memory_register -> Execute_Memory_Register
    1:1: CELLINLINE 0x55a8abc0d240 <e46337> {c422}  mips_cpu_bus__DOT__memory_filter -> Memory_Filter
    1:1: CELLINLINE 0x55a8abc0d350 <e46339> {c431}  mips_cpu_bus__DOT__memory_writeback_register -> Memory_Writeback_Register
    1:1: CELLINLINE 0x55a8abc0d460 <e46341> {c464}  mips_cpu_bus__DOT__writeback_mux -> MUX_2INPUT
    1:1: CELLINLINE 0x55a8abc0d570 <e46343> {c470}  mips_cpu_bus__DOT__hazard_unit -> Hazard_Unit
    1:2: VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [P] PORT
    1:2: VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [P] PORT
    1:2: VAR 0x55a8abae79c0 <e40618> {c9} @dt=0x55a8ab6dff80@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x55a8abae7d60 <e40624> {c10} @dt=0x55a8ab701890@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x55a8abae8100 <e40630> {c13} @dt=0x55a8ab701890@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2: VAR 0x55a8abae84a0 <e40636> {c14} @dt=0x55a8ab6dff80@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2: VAR 0x55a8abae8840 <e40642> {c15} @dt=0x55a8ab6dff80@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2: VAR 0x55a8abae8be0 <e40648> {c16} @dt=0x55a8ab6dff80@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2: VAR 0x55a8abae8f80 <e40654> {c17} @dt=0x55a8ab701890@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2: VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2: VAR 0x55a8abae96c0 <e40666> {c20} @dt=0x55a8ab701890@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2: ASSIGNALIAS 0x55a8abd23800 <e46352> {c7} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd236e0 <e46349> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2: VARREF 0x55a8abd235c0 <e46350> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [LV] => VAR 0x55a8abc0d680 <e46444> {c7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__clk PORT
    1:2: ASSIGNALIAS 0x55a8abd23b30 <e46361> {c8} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd23a10 <e46358> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: VARREF 0x55a8abd238f0 <e46359> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [LV] => VAR 0x55a8abc0d800 <e35847> {c8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2: ASSIGNALIAS 0x55a8abd23e60 <e46370> {c9} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd23d40 <e46367> {c9} @dt=0x55a8ab6dff80@(G/w1)  active [RV] <- VAR 0x55a8abae79c0 <e40618> {c9} @dt=0x55a8ab6dff80@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55a8abd23c20 <e46368> {c9} @dt=0x55a8ab6dff80@(G/w1)  active [LV] => VAR 0x55a8abc0d980 <e35848> {c9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__active PORT
    1:2: ASSIGNALIAS 0x55a8abd24190 <e46379> {c10} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abd24070 <e46376> {c10} @dt=0x55a8ab701890@(G/w32)  register_v0 [RV] <- VAR 0x55a8abae7d60 <e40624> {c10} @dt=0x55a8ab701890@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55a8abd23f50 <e46377> {c10} @dt=0x55a8ab701890@(G/w32)  register_v0 [LV] => VAR 0x55a8abc0db00 <e32527> {c10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_v0 PORT
    1:2: ASSIGNALIAS 0x55a8abd244c0 <e46388> {c13} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abd243a0 <e46385> {c13} @dt=0x55a8ab701890@(G/w32)  address [RV] <- VAR 0x55a8abae8100 <e40630> {c13} @dt=0x55a8ab701890@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55a8abd24280 <e46386> {c13} @dt=0x55a8ab701890@(G/w32)  address [LV] => VAR 0x55a8abc0dc80 <e35849> {c13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__address PORT
    1:2: ASSIGNALIAS 0x55a8abd247f0 <e46397> {c14} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd246d0 <e46394> {c14} @dt=0x55a8ab6dff80@(G/w1)  write [RV] <- VAR 0x55a8abae84a0 <e40636> {c14} @dt=0x55a8ab6dff80@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55a8abd245b0 <e46395> {c14} @dt=0x55a8ab6dff80@(G/w1)  write [LV] => VAR 0x55a8abc0de00 <e35850> {c14} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__write PORT
    1:2: ASSIGNALIAS 0x55a8abd24b20 <e46406> {c15} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd24a00 <e46403> {c15} @dt=0x55a8ab6dff80@(G/w1)  read [RV] <- VAR 0x55a8abae8840 <e40642> {c15} @dt=0x55a8ab6dff80@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55a8abd248e0 <e46404> {c15} @dt=0x55a8ab6dff80@(G/w1)  read [LV] => VAR 0x55a8abc0df80 <e35851> {c15} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__read PORT
    1:2: ASSIGNALIAS 0x55a8abd24e50 <e46415> {c16} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd24d30 <e46412> {c16} @dt=0x55a8ab6dff80@(G/w1)  waitrequest [RV] <- VAR 0x55a8abae8be0 <e40648> {c16} @dt=0x55a8ab6dff80@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2:2: VARREF 0x55a8abd24c10 <e46413> {c16} @dt=0x55a8ab6dff80@(G/w1)  waitrequest [LV] => VAR 0x55a8abc0e100 <e35852> {c16} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__waitrequest PORT
    1:2: ASSIGNALIAS 0x55a8abd25180 <e46424> {c17} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abd25060 <e46421> {c17} @dt=0x55a8ab701890@(G/w32)  writedata [RV] <- VAR 0x55a8abae8f80 <e40654> {c17} @dt=0x55a8ab701890@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55a8abd24f40 <e46422> {c17} @dt=0x55a8ab701890@(G/w32)  writedata [LV] => VAR 0x55a8abc0e280 <e35853> {c17} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__writedata PORT
    1:2: ASSIGNALIAS 0x55a8abd254b0 <e46433> {c19} @dt=0x55a8ab705070@(G/w4)
    1:2:1: VARREF 0x55a8abd25390 <e46430> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [RV] <- VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2: VARREF 0x55a8abd25270 <e46431> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abc0e400 <e32560> {c19} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable PORT
    1:2: ASSIGNALIAS 0x55a8abd257e0 <e46442> {c20} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abd256c0 <e46439> {c20} @dt=0x55a8ab701890@(G/w32)  readdata [RV] <- VAR 0x55a8abae96c0 <e40666> {c20} @dt=0x55a8ab701890@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:2: VARREF 0x55a8abd255a0 <e46440> {c20} @dt=0x55a8ab701890@(G/w32)  readdata [LV] => VAR 0x55a8abc0e580 <e35854> {c20} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__readdata PORT
    1:2: VAR 0x55a8abc0d680 <e46444> {c7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__clk PORT
    1:2: VAR 0x55a8abc0d800 <e35847> {c8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2: VAR 0x55a8abc0d980 <e35848> {c9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__active PORT
    1:2: VAR 0x55a8abc0db00 <e32527> {c10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_v0 PORT
    1:2: VAR 0x55a8abc0dc80 <e35849> {c13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__address PORT
    1:2: VAR 0x55a8abc0de00 <e35850> {c14} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__write PORT
    1:2: VAR 0x55a8abc0df80 <e35851> {c15} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__read PORT
    1:2: VAR 0x55a8abc0e100 <e35852> {c16} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__waitrequest PORT
    1:2: VAR 0x55a8abc0e280 <e35853> {c17} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__writedata PORT
    1:2: VAR 0x55a8abc0e400 <e32560> {c19} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable PORT
    1:2: VAR 0x55a8abc0e580 <e35854> {c20} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__readdata PORT
    1:2: VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2: VAR 0x55a8abc0e880 <e35856> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2: VAR 0x55a8abc0ea00 <e35857> {c27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2: VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2: VAR 0x55a8abc0ed00 <e35859> {c29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2: VAR 0x55a8abc0ee80 <e35860> {c30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out VAR
    1:2: VAR 0x55a8abc0f000 <e35861> {c31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2: VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2: VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2: VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2: VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2: VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2: VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2: VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2: VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2: VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2: VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2: VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2: VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2: VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2: VAR 0x55a8abc10680 <e35874> {c48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2: VAR 0x55a8abc10800 <e35875> {c53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode VAR
    1:2: VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2: VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2: VAR 0x55a8abc10c80 <e35878> {c57} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op VAR
    1:2: ASSIGNW 0x55a8abc10e00 <e35892> {c58} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:1: SEL 0x55a8abc10ec0 <e35890> {c58} @dt=0x55a8ab70f9b0@(G/w6) decl[31:0]]
    1:2:1:1: VARREF 0x55a8abc10f90 <e35879> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55a8abc110b0 <e32749> {c58} @dt=0x55a8aba6c550@(G/sw5)  5'h1a
    1:2:1:3: CONST 0x55a8abc11220 <e35889> {c58} @dt=0x55a8ab701890@(G/w32)  32'h6
    1:2:2: VARREF 0x55a8abc11390 <e35891> {c58} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op [LV] => VAR 0x55a8abc10c80 <e35878> {c57} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op VAR
    1:2: VAR 0x55a8abc114b0 <e32756> {c59} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__read_address_1 VAR
    1:2: VAR 0x55a8abc11630 <e35893> {c59} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2: ASSIGNW 0x55a8abc117b0 <e32771> {c60} @dt=0x55a8ab717400@(G/w5)
    1:2:1: SEL 0x55a8abc11870 <e35905> {c60} @dt=0x55a8ab717400@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55a8abc11940 <e35894> {c60} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55a8abc11a60 <e32812> {c60} @dt=0x55a8aba6c550@(G/sw5)  5'h15
    1:2:1:3: CONST 0x55a8abc11bd0 <e35904> {c60} @dt=0x55a8ab701890@(G/w32)  32'h5
    1:2:2: VARREF 0x55a8abc11d40 <e32770> {c60} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__read_address_1 [LV] => VAR 0x55a8abc114b0 <e32756> {c59} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__read_address_1 VAR
    1:2: ASSIGNW 0x55a8abc11e60 <e35919> {c61} @dt=0x55a8ab717400@(G/w5)
    1:2:1: SEL 0x55a8abc11f20 <e35917> {c61} @dt=0x55a8ab717400@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55a8abc11ff0 <e35906> {c61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55a8abc12110 <e32859> {c61} @dt=0x55a8aba6c550@(G/sw5)  5'h15
    1:2:1:3: CONST 0x55a8abc12280 <e35916> {c61} @dt=0x55a8ab701890@(G/w32)  32'h5
    1:2:2: VARREF 0x55a8abc123f0 <e35918> {c61} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_decode [LV] => VAR 0x55a8abc11630 <e35893> {c59} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2: VAR 0x55a8abc12510 <e35920> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__read_address_2 VAR
    1:2: VAR 0x55a8abc12690 <e35921> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2: ASSIGNW 0x55a8abc12810 <e35935> {c63} @dt=0x55a8ab717400@(G/w5)
    1:2:1: SEL 0x55a8abc128d0 <e35933> {c63} @dt=0x55a8ab717400@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55a8abc129a0 <e35922> {c63} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55a8abc12ac0 <e32922> {c63} @dt=0x55a8aba6c550@(G/sw5)  5'h10
    1:2:1:3: CONST 0x55a8abc12c30 <e35932> {c63} @dt=0x55a8ab701890@(G/w32)  32'h5
    1:2:2: VARREF 0x55a8abc12da0 <e35934> {c63} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__read_address_2 [LV] => VAR 0x55a8abc12510 <e35920> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__read_address_2 VAR
    1:2: ASSIGNW 0x55a8abc12ec0 <e35949> {c64} @dt=0x55a8ab717400@(G/w5)
    1:2:1: SEL 0x55a8abc12f80 <e35947> {c64} @dt=0x55a8ab717400@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55a8abc13050 <e35936> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55a8abc13170 <e32969> {c64} @dt=0x55a8aba6c550@(G/sw5)  5'h10
    1:2:1:3: CONST 0x55a8abc132e0 <e35946> {c64} @dt=0x55a8ab701890@(G/w32)  32'h5
    1:2:2: VARREF 0x55a8abc13450 <e35948> {c64} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode [LV] => VAR 0x55a8abc12690 <e35921> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2: VAR 0x55a8abc13570 <e35950> {c65} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_decode VAR
    1:2: ASSIGNW 0x55a8abc136f0 <e35964> {c66} @dt=0x55a8ab717400@(G/w5)
    1:2:1: SEL 0x55a8abc137b0 <e35962> {c66} @dt=0x55a8ab717400@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55a8abc13880 <e35951> {c66} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55a8abc139a0 <e33024> {c66} @dt=0x55a8aba6c550@(G/sw5)  5'hb
    1:2:1:3: CONST 0x55a8abc13b10 <e35961> {c66} @dt=0x55a8ab701890@(G/w32)  32'h5
    1:2:2: VARREF 0x55a8abc13c80 <e35963> {c66} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_decode [LV] => VAR 0x55a8abc13570 <e35950> {c65} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_decode VAR
    1:2: VAR 0x55a8abc13da0 <e33031> {c67} @dt=0x55a8ab71f930@(G/w16)  mips_cpu_bus__DOT__immediate VAR
    1:2: ASSIGNW 0x55a8abc13f20 <e33038> {c68} @dt=0x55a8ab71f930@(G/w16)
    1:2:1: SEL 0x55a8abc13fe0 <e35976> {c68} @dt=0x55a8ab71f930@(G/w16) decl[31:0]]
    1:2:1:1: VARREF 0x55a8abc140b0 <e35965> {c68} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55a8abc141d0 <e33079> {c68} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:1:3: CONST 0x55a8abc14340 <e35975> {c68} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:2: VARREF 0x55a8abc144b0 <e33037> {c68} @dt=0x55a8ab71f930@(G/w16)  mips_cpu_bus__DOT__immediate [LV] => VAR 0x55a8abc13da0 <e33031> {c67} @dt=0x55a8ab71f930@(G/w16)  mips_cpu_bus__DOT__immediate VAR
    1:2: VAR 0x55a8abc145d0 <e33086> {c69} @dt=0x55a8ab7217e0@(G/w26)  mips_cpu_bus__DOT__j_offset VAR
    1:2: ASSIGNW 0x55a8abc14750 <e33093> {c70} @dt=0x55a8ab7217e0@(G/w26)
    1:2:1: SEL 0x55a8abc14810 <e35988> {c70} @dt=0x55a8ab7217e0@(G/w26) decl[31:0]]
    1:2:1:1: VARREF 0x55a8abc148e0 <e35977> {c70} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:1:2: CONST 0x55a8abc14a00 <e33133> {c70} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:1:3: CONST 0x55a8abc14b70 <e35987> {c70} @dt=0x55a8ab701890@(G/w32)  32'h1a
    1:2:2: VARREF 0x55a8abc14ce0 <e33092> {c70} @dt=0x55a8ab7217e0@(G/w26)  mips_cpu_bus__DOT__j_offset [LV] => VAR 0x55a8abc145d0 <e33086> {c69} @dt=0x55a8ab7217e0@(G/w26)  mips_cpu_bus__DOT__j_offset VAR
    1:2: VAR 0x55a8abc14e00 <e35989> {c72} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode VAR
    1:2: VAR 0x55a8abc14f80 <e35990> {c73} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode VAR
    1:2: VAR 0x55a8abc15100 <e35991> {c74} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode VAR
    1:2: VAR 0x55a8abc15280 <e35992> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2: VAR 0x55a8abc15400 <e35993> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2: VAR 0x55a8abc15580 <e35994> {c77} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_decode VAR
    1:2: VAR 0x55a8abc15700 <e35995> {c78} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_decode VAR
    1:2: VAR 0x55a8abc15880 <e35996> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2: VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2: VAR 0x55a8abc15b80 <e35998> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2: VAR 0x55a8abc15d00 <e35999> {c82} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode VAR
    1:2: VAR 0x55a8abc15e80 <e36000> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2: VAR 0x55a8abc16000 <e36001> {c86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2: VAR 0x55a8abc16180 <e36002> {c87} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2: VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2: VAR 0x55a8abc16480 <e36004> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2: VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2: VAR 0x55a8abc16780 <e36006> {c91} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2: VAR 0x55a8abc16900 <e36007> {c92} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2: VAR 0x55a8abc16a80 <e36008> {c93} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2: VAR 0x55a8abc16c00 <e36009> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x55a8abc16d80 <e36010> {c95} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2: VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2: VAR 0x55a8abc17080 <e36012> {c97} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2: VAR 0x55a8abc17200 <e36013> {c98} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2: VAR 0x55a8abc17380 <e36014> {c101} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2: VAR 0x55a8abc17500 <e36015> {c102} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2: VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2: VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2: VAR 0x55a8abc17980 <e36018> {c105} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2: VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2: VAR 0x55a8abc17c80 <e36020> {c107} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2: VAR 0x55a8abc17e00 <e36021> {c108} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2: VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2: VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2: VAR 0x55a8abc18280 <e36024> {c111} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2: VAR 0x55a8abc18400 <e36025> {c112} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2: VAR 0x55a8abc18580 <e36026> {c113} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute VAR
    1:2: VAR 0x55a8abc18700 <e36027> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2: VAR 0x55a8abc18880 <e36028> {c115} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2: VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2: VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2: VAR 0x55a8abc18d00 <e36031> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2: VAR 0x55a8abc18e80 <e36032> {c121} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2: VAR 0x55a8abc19000 <e36033> {c122} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2: VAR 0x55a8abc19180 <e36034> {c123} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2: VAR 0x55a8abc19300 <e36035> {c124} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x55a8abc19480 <e36036> {c125} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2: VAR 0x55a8abc19600 <e36037> {c126} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2: VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2: VAR 0x55a8abc19900 <e36039> {c128} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2: VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2: VAR 0x55a8abc19c00 <e36041> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2: VAR 0x55a8abc19d80 <e36042> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2: VAR 0x55a8abc19f00 <e36043> {c134} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2: VAR 0x55a8abc1a080 <e36044> {c135} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved VAR
    1:2: VAR 0x55a8abc1a200 <e36045> {c136} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2: VAR 0x55a8abc1a380 <e36046> {c137} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2: VAR 0x55a8abc1a500 <e36047> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2: VAR 0x55a8abc1a680 <e36048> {c141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2: VAR 0x55a8abc1a800 <e36049> {c142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2: VAR 0x55a8abc1a980 <e36050> {c143} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2: VAR 0x55a8abc1ab00 <e36051> {c144} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2: VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2: VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2: VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2: VAR 0x55a8abc1b100 <e36055> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2: VAR 0x55a8abc1b280 <e36056> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2: VAR 0x55a8abc1b400 <e36057> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2: VAR 0x55a8abc1b580 <e36058> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2: VAR 0x55a8abc1b700 <e36059> {c154} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2: VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2: VAR 0x55a8abc1ba00 <e36061> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2: VAR 0x55a8abc1bb80 <e36062> {c159} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2: VAR 0x55a8abc1bd00 <e36063> {c160} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2: VAR 0x55a8abc1be80 <e36064> {c161} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__forward_A_decode VAR
    1:2: VAR 0x55a8abc1c000 <e36065> {c162} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__forward_B_decode VAR
    1:2: VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2: VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2: VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2: VAR 0x55a8abc1c600 <e36068> {c168} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2: VAR 0x55a8abc1c780 <e36069> {c169} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_write VAR
    1:2: VAR 0x55a8abc1c900 <e36070> {c170} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read VAR
    1:2: VAR 0x55a8abc1ca80 <e36071> {c172} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2: ASSIGNW 0x55a8abc1cc00 <e36074> {c176} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc1ccc0 <e36072> {c176} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x55a8abc1cde0 <e36073> {c176} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address [LV] => VAR 0x55a8abc1c600 <e36068> {c168} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2: ASSIGNW 0x55a8abc1cf00 <e36077> {c177} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc1cfc0 <e36075> {c177} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory [RV] <- VAR 0x55a8abc19f00 <e36043> {c134} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:2: VARREF 0x55a8abc1d0e0 <e36076> {c177} @dt=0x55a8ab701890@(G/w32)  writedata [LV] => VAR 0x55a8abae8f80 <e40654> {c17} @dt=0x55a8ab701890@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2: ASSIGNW 0x55a8abc1d200 <e36080> {c178} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc1d2c0 <e36078> {c178} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55a8abc18e80 <e36032> {c121} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:2: VARREF 0x55a8abc1d3e0 <e36079> {c178} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_write [LV] => VAR 0x55a8abc1c780 <e36069> {c169} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_write VAR
    1:2: ASSIGNW 0x55a8abc1d500 <e36083> {c179} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc1d5c0 <e36081> {c179} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55a8abc18d00 <e36031> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x55a8abc1d6e0 <e36082> {c179} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read [LV] => VAR 0x55a8abc1c900 <e36070> {c170} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read VAR
    1:2: ASSIGNW 0x55a8abc1d800 <e36086> {c182} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc1d8c0 <e36084> {c182} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:2: VARREF 0x55a8abc1d9e0 <e36085> {c182} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instr_address [LV] => VAR 0x55a8abc1ca80 <e36071> {c172} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2: ASSIGNW 0x55a8abc1db00 <e36155> {c260} @dt=0x55a8ab701890@(G/w32)
    1:2:1: COND 0x55a8abc1dbc0 <e36153> {c260} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1: VARREF 0x55a8abc1dc80 <e36150> {c260} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__forward_A_decode [RV] <- VAR 0x55a8abc1be80 <e36064> {c161} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__forward_A_decode VAR
    1:2:1:2: VARREF 0x55a8abc1dda0 <e36151> {c260} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:1:3: VARREF 0x55a8abc1dec0 <e36152> {c260} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x55a8abc15280 <e35992> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x55a8abc1dfe0 <e36154> {c260} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 [LV] => VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2: ASSIGNW 0x55a8abc1e100 <e36161> {c261} @dt=0x55a8ab701890@(G/w32)
    1:2:1: COND 0x55a8abc1e1c0 <e36159> {c261} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1: VARREF 0x55a8abc1e280 <e36156> {c261} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__forward_B_decode [RV] <- VAR 0x55a8abc1c000 <e36065> {c162} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__forward_B_decode VAR
    1:2:1:2: VARREF 0x55a8abc1e3a0 <e36157> {c261} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:1:3: VARREF 0x55a8abc1e4c0 <e36158> {c261} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x55a8abc15400 <e35993> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x55a8abc1e5e0 <e36160> {c261} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 [LV] => VAR 0x55a8abc15b80 <e35998> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2: ASSIGNW 0x55a8abc1e700 <e36167> {c262} @dt=0x55a8ab701890@(G/w32)
    1:2:1: COND 0x55a8abc1e7c0 <e36165> {c262} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1: VARREF 0x55a8abc1e880 <e36162> {c262} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:1:2: VARREF 0x55a8abc1e9a0 <e36163> {c262} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode [RV] <- VAR 0x55a8abc14e00 <e35989> {c72} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode VAR
    1:2:1:3: VARREF 0x55a8abc1eac0 <e36164> {c262} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x55a8abc15280 <e35992> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x55a8abc1ebe0 <e36166> {c262} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_decode [LV] => VAR 0x55a8abc15580 <e35994> {c77} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_decode VAR
    1:2: ASSIGNW 0x55a8abc1ed00 <e36173> {c263} @dt=0x55a8ab701890@(G/w32)
    1:2:1: COND 0x55a8abc1edc0 <e36171> {c263} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1: VARREF 0x55a8abc1ee80 <e36168> {c263} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:1:2: VARREF 0x55a8abc1efa0 <e36169> {c263} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode [RV] <- VAR 0x55a8abc14f80 <e35990> {c73} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode VAR
    1:2:1:3: VARREF 0x55a8abc1f0c0 <e36170> {c263} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x55a8abc15400 <e35993> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x55a8abc1f1e0 <e36172> {c263} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_decode [LV] => VAR 0x55a8abc15700 <e35995> {c78} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_decode VAR
    1:2: ASSIGNW 0x55a8abc1f300 <e36183> {c274} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: AND 0x55a8abc1f3c0 <e36181> {c274} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1:1: VARREF 0x55a8abc1f480 <e36179> {c274} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:1:2: VARREF 0x55a8abc1f5a0 <e36180> {c274} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode [RV] <- VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2: VARREF 0x55a8abc1f6c0 <e36182> {c274} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [LV] => VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2: ASSIGNW 0x55a8abc1f7e0 <e36210> {c275} @dt=0x55a8ab701890@(G/w32)
    1:2:1: CONCAT 0x55a8abc1f8a0 <e41611> {c275} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1: REPLICATE 0x55a8abc1f960 <e36205> {c275} @dt=0x55a8ab71f930@(G/w16)
    1:2:1:1:1: SEL 0x55a8abc1fa20 <e36194> {c275} @dt=0x55a8ab6dff80@(G/w1) decl[15:0]]
    1:2:1:1:1:1: VARREF 0x55a8abc1faf0 <e33829> {c275} @dt=0x55a8ab71f930@(G/w16)  mips_cpu_bus__DOT__immediate [RV] <- VAR 0x55a8abc13da0 <e33031> {c67} @dt=0x55a8ab71f930@(G/w16)  mips_cpu_bus__DOT__immediate VAR
    1:2:1:1:1:2: CONST 0x55a8abc1fc10 <e33854> {c275} @dt=0x55a8abac4e00@(G/sw4)  4'hf
    1:2:1:1:1:3: CONST 0x55a8abc1fd80 <e36193> {c275} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x55a8abc1fef0 <e36204> {c275} @dt=0x55a8abad10a0@(G/sw32)  32'sh10
    1:2:1:2: VARREF 0x55a8abc20060 <e33860> {c275} @dt=0x55a8ab71f930@(G/w16)  mips_cpu_bus__DOT__immediate [RV] <- VAR 0x55a8abc13da0 <e33031> {c67} @dt=0x55a8ab71f930@(G/w16)  mips_cpu_bus__DOT__immediate VAR
    1:2:2: VARREF 0x55a8abc20180 <e36209> {c275} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [LV] => VAR 0x55a8abc15880 <e35996> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2: ASSIGNW 0x55a8abc202a0 <e36224> {c276} @dt=0x55a8ab701890@(G/w32)
    1:2:1: SHIFTL 0x55a8abc20360 <e36222> {c276} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1: VARREF 0x55a8abc20420 <e36211> {c276} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55a8abc15880 <e35996> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:1:2: CONST 0x55a8abc20540 <e36221> {c276} @dt=0x55a8abad10a0@(G/sw32)  32'sh2
    1:2:2: VARREF 0x55a8abc206b0 <e36223> {c276} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode [LV] => VAR 0x55a8abc15100 <e35991> {c74} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode VAR
    1:2: ASSIGNW 0x55a8abc207d0 <e36317> {c378} @dt=0x55a8ab701890@(G/w32)
    1:2:1: CONCAT 0x55a8abc20890 <e41633> {c378} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1: SEL 0x55a8abc20950 <e41627> {c378} @dt=0x55a8ab705070@(G/w4) decl[31:0]]
    1:2:1:1:1: VARREF 0x55a8abc20a20 <e36300> {c378} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:1:1:2: CONST 0x55a8abc20b40 <e34011> {c378} @dt=0x55a8aba6c550@(G/sw5)  5'h1c
    1:2:1:1:3: CONST 0x55a8abc20cb0 <e36310> {c378} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:1:2: CONCAT 0x55a8abc20e20 <e41628> {c378} @dt=0x55a8ab76fd90@(G/w28)
    1:2:1:2:1: VARREF 0x55a8abc20ee0 <e41620> {c378} @dt=0x55a8ab7217e0@(G/w26)  mips_cpu_bus__DOT__j_offset [RV] <- VAR 0x55a8abc145d0 <e33086> {c69} @dt=0x55a8ab7217e0@(G/w26)  mips_cpu_bus__DOT__j_offset VAR
    1:2:1:2:2: CONST 0x55a8abc21000 <e41621> {c378} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2: VARREF 0x55a8abc21170 <e36316> {c378} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode [LV] => VAR 0x55a8abc15d00 <e35999> {c82} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode VAR
    1:2: ASSIGNW 0x55a8abc21290 <e36357> {c421} @dt=0x55a8ab701890@(G/w32)
    1:2:1: COND 0x55a8abc21350 <e36355> {c421} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1: VARREF 0x55a8abc21410 <e36352> {c421} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x55a8abc19480 <e36036> {c125} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:1:2: VARREF 0x55a8abc21530 <e36353> {c421} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x55a8abc1a200 <e36045> {c136} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:1:3: VARREF 0x55a8abc21650 <e36354> {c421} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x55a8abc21770 <e36356> {c421} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved [LV] => VAR 0x55a8abc1a080 <e36044> {c135} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved VAR
    1:2: ASSIGNW 0x55a8abc21890 <e36422> {c498} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: NOT 0x55a8abc21950 <e41642> {c498} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1:1: VARREF 0x55a8abc21a10 <e41640> {c498} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_writeback [RV] <- VAR 0x55a8abc1ab00 <e36051> {c144} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:2: VARREF 0x55a8abc21b30 <e36421> {c498} @dt=0x55a8ab6dff80@(G/w1)  active [LV] => VAR 0x55a8abae79c0 <e40618> {c9} @dt=0x55a8ab6dff80@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2: ALWAYS 0x55a8abc21dd0 <e4664> {c502} [always_comb]
    1:2:2: ASSIGN 0x55a8abc21e90 <e41794> {c503} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:1: CONST 0x55a8abc21f50 <e36424> {c503} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2: SEL 0x55a8abc220c0 <e36436> {c503} @dt=0x55a8ab70d3b0@(G/w2) decl[31:0]]
    1:2:2:2:1: VARREF 0x55a8abc22190 <e36425> {c503} @dt=0x55a8ab701890@(G/w32)  address [LV] => VAR 0x55a8abae8100 <e40630> {c13} @dt=0x55a8ab701890@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:2:2:2: CONST 0x55a8abc222b0 <e34179> {c503} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:2:3: CONST 0x55a8abc22420 <e36435> {c503} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:2: IF 0x55a8abc22590 <e41660> {c504}
    1:2:2:1: VARREF 0x55a8abc22660 <e41657> {c504} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:2:2: CASE 0x55a8abc22780 <e41788> {c509}
    1:2:2:2:1: VARREF 0x55a8abc22850 <e36463> {c509} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:2:2:2: CASEITEM 0x55a8abc22970 <e3988> {c510}
    1:2:2:2:2:1: CONST 0x55a8abc22a30 <e36464> {c510} @dt=0x55a8ab70f9b0@(G/w6)  6'h20
    1:2:2:2:2:2: CASE 0x55a8abc22ba0 <e41764> {c511}
    1:2:2:2:2:2:1: SEL 0x55a8abc22c70 <e36476> {c511} @dt=0x55a8ab70d3b0@(G/w2) decl[31:0]]
    1:2:2:2:2:2:1:1: VARREF 0x55a8abc22d40 <e36465> {c511} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address [RV] <- VAR 0x55a8abc1c600 <e36068> {c168} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2:2:2:2:2:1:2: CONST 0x55a8abc22e60 <e34319> {c511} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:2:2:2:1:3: CONST 0x55a8abc22fd0 <e36475> {c511} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc23140 <e3933> {c512}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc23200 <e36477> {c512} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc23370 <e34325> {c512} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc23430 <e36478> {c512} @dt=0x55a8ab705070@(G/w4)  4'h1
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc235a0 <e34324> {c512} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc236c0 <e3951> {c513}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc23780 <e36479> {c513} @dt=0x55a8ab70d3b0@(G/w2)  2'h1
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc238f0 <e34327> {c513} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc239b0 <e36480> {c513} @dt=0x55a8ab705070@(G/w4)  4'h2
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc23b20 <e34326> {c513} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc23c40 <e3969> {c514}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc23d00 <e36481> {c514} @dt=0x55a8ab70d3b0@(G/w2)  2'h2
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc23e70 <e34329> {c514} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc23f30 <e36482> {c514} @dt=0x55a8ab705070@(G/w4)  4'h4
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc240a0 <e34328> {c514} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc241c0 <e3987> {c515}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc24280 <e36483> {c515} @dt=0x55a8ab70d3b0@(G/w2)  2'h3
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc243f0 <e34331> {c515} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc244b0 <e36484> {c515} @dt=0x55a8ab705070@(G/w4)  4'h8
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc24620 <e34330> {c515} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2: CASEITEM 0x55a8abc24740 <e4087> {c518}
    1:2:2:2:2:1: CONST 0x55a8abc24800 <e36485> {c518} @dt=0x55a8ab70f9b0@(G/w6)  6'h24
    1:2:2:2:2:2: CASE 0x55a8abc24970 <e41767> {c519}
    1:2:2:2:2:2:1: SEL 0x55a8abc24a40 <e36497> {c519} @dt=0x55a8ab70d3b0@(G/w2) decl[31:0]]
    1:2:2:2:2:2:1:1: VARREF 0x55a8abc24b10 <e36486> {c519} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address [RV] <- VAR 0x55a8abc1c600 <e36068> {c168} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2:2:2:2:2:1:2: CONST 0x55a8abc24c30 <e34372> {c519} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:2:2:2:1:3: CONST 0x55a8abc24da0 <e36496> {c519} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc24f10 <e4031> {c520}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc24fd0 <e36498> {c520} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc25140 <e34378> {c520} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc25200 <e36499> {c520} @dt=0x55a8ab705070@(G/w4)  4'h1
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc25370 <e34377> {c520} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc25490 <e4049> {c521}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc25550 <e36500> {c521} @dt=0x55a8ab70d3b0@(G/w2)  2'h1
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc256c0 <e34380> {c521} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc25780 <e36501> {c521} @dt=0x55a8ab705070@(G/w4)  4'h2
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc258f0 <e34379> {c521} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc25a10 <e4067> {c522}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc25ad0 <e36502> {c522} @dt=0x55a8ab70d3b0@(G/w2)  2'h2
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc25c40 <e34382> {c522} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc25d00 <e36503> {c522} @dt=0x55a8ab705070@(G/w4)  4'h4
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc25e70 <e34381> {c522} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc25f90 <e4085> {c523}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc26050 <e36504> {c523} @dt=0x55a8ab70d3b0@(G/w2)  2'h3
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc261c0 <e34384> {c523} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc26280 <e36505> {c523} @dt=0x55a8ab705070@(G/w4)  4'h8
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc263f0 <e34383> {c523} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2: CASEITEM 0x55a8abc26510 <e4162> {c526}
    1:2:2:2:2:1: CONST 0x55a8abc265d0 <e36506> {c526} @dt=0x55a8ab70f9b0@(G/w6)  6'h21
    1:2:2:2:2:2: CASE 0x55a8abc26740 <e41770> {c527}
    1:2:2:2:2:2:1: SEL 0x55a8abc26810 <e36518> {c527} @dt=0x55a8ab70d3b0@(G/w2) decl[31:0]]
    1:2:2:2:2:2:1:1: VARREF 0x55a8abc268e0 <e36507> {c527} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address [RV] <- VAR 0x55a8abc1c600 <e36068> {c168} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2:2:2:2:2:1:2: CONST 0x55a8abc26a00 <e34425> {c527} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:2:2:2:1:3: CONST 0x55a8abc26b70 <e36517> {c527} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc26ce0 <e4130> {c528}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc26da0 <e36519> {c528} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc26f10 <e34431> {c528} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc26fd0 <e36520> {c528} @dt=0x55a8ab705070@(G/w4)  4'h3
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc27140 <e34430> {c528} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc27260 <e4148> {c529}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc27320 <e36521> {c529} @dt=0x55a8ab70d3b0@(G/w2)  2'h2
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc27490 <e34433> {c529} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc27550 <e36522> {c529} @dt=0x55a8ab705070@(G/w4)  4'hc
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc276c0 <e34432> {c529} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc277e0 <e4160> {c530}
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc278a0 <e34435> {c530} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc27960 <e36523> {c530} @dt=0x55a8ab705070@(G/w4)  4'hf
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc27ad0 <e34434> {c530} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2: CASEITEM 0x55a8abc27bf0 <e4237> {c533}
    1:2:2:2:2:1: CONST 0x55a8abc27cb0 <e36524> {c533} @dt=0x55a8ab70f9b0@(G/w6)  6'h25
    1:2:2:2:2:2: CASE 0x55a8abc27e20 <e41773> {c534}
    1:2:2:2:2:2:1: SEL 0x55a8abc27ef0 <e36536> {c534} @dt=0x55a8ab70d3b0@(G/w2) decl[31:0]]
    1:2:2:2:2:2:1:1: VARREF 0x55a8abc27fc0 <e36525> {c534} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address [RV] <- VAR 0x55a8abc1c600 <e36068> {c168} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2:2:2:2:2:1:2: CONST 0x55a8abc280e0 <e34476> {c534} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:2:2:2:1:3: CONST 0x55a8abc28250 <e36535> {c534} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc283c0 <e4205> {c535}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc28480 <e36537> {c535} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc285f0 <e34482> {c535} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc286b0 <e36538> {c535} @dt=0x55a8ab705070@(G/w4)  4'h3
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc28820 <e34481> {c535} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc28940 <e4223> {c536}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc28a00 <e36539> {c536} @dt=0x55a8ab70d3b0@(G/w2)  2'h2
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc28b70 <e34484> {c536} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc28c30 <e36540> {c536} @dt=0x55a8ab705070@(G/w4)  4'hc
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc28da0 <e34483> {c536} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc28ec0 <e4235> {c537}
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc28f80 <e34486> {c537} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc29040 <e36541> {c537} @dt=0x55a8ab705070@(G/w4)  4'hf
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc291b0 <e34485> {c537} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2: CASEITEM 0x55a8abc292d0 <e4336> {c540}
    1:2:2:2:2:1: CONST 0x55a8abc29390 <e36542> {c540} @dt=0x55a8ab70f9b0@(G/w6)  6'h22
    1:2:2:2:2:2: CASE 0x55a8abc29500 <e41776> {c541}
    1:2:2:2:2:2:1: SEL 0x55a8abc295d0 <e36554> {c541} @dt=0x55a8ab70d3b0@(G/w2) decl[31:0]]
    1:2:2:2:2:2:1:1: VARREF 0x55a8abc296a0 <e36543> {c541} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address [RV] <- VAR 0x55a8abc1c600 <e36068> {c168} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2:2:2:2:2:1:2: CONST 0x55a8abc297c0 <e34527> {c541} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:2:2:2:1:3: CONST 0x55a8abc29930 <e36553> {c541} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc29aa0 <e4280> {c542}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc29b60 <e36555> {c542} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc29cd0 <e34533> {c542} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc29d90 <e36556> {c542} @dt=0x55a8ab705070@(G/w4)  4'h1
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc29f00 <e34532> {c542} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc2a020 <e4298> {c543}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc2a0e0 <e36557> {c543} @dt=0x55a8ab70d3b0@(G/w2)  2'h1
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc2a250 <e34535> {c543} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc2a310 <e36558> {c543} @dt=0x55a8ab705070@(G/w4)  4'h3
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc2a480 <e34534> {c543} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc2a5a0 <e4316> {c544}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc2a660 <e36559> {c544} @dt=0x55a8ab70d3b0@(G/w2)  2'h2
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc2a7d0 <e34537> {c544} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc2a890 <e36560> {c544} @dt=0x55a8ab705070@(G/w4)  4'h7
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc2aa00 <e34536> {c544} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc2ab20 <e4334> {c545}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc2abe0 <e36561> {c545} @dt=0x55a8ab70d3b0@(G/w2)  2'h3
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc2ad50 <e34539> {c545} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc2ae10 <e36562> {c545} @dt=0x55a8ab705070@(G/w4)  4'hf
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc2af80 <e34538> {c545} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2: CASEITEM 0x55a8abc2b0a0 <e4435> {c548}
    1:2:2:2:2:1: CONST 0x55a8abc2b160 <e36563> {c548} @dt=0x55a8ab70f9b0@(G/w6)  6'h26
    1:2:2:2:2:2: CASE 0x55a8abc2b2d0 <e41779> {c549}
    1:2:2:2:2:2:1: SEL 0x55a8abc2b3a0 <e36575> {c549} @dt=0x55a8ab70d3b0@(G/w2) decl[31:0]]
    1:2:2:2:2:2:1:1: VARREF 0x55a8abc2b470 <e36564> {c549} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address [RV] <- VAR 0x55a8abc1c600 <e36068> {c168} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2:2:2:2:2:1:2: CONST 0x55a8abc2b590 <e34580> {c549} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:2:2:2:1:3: CONST 0x55a8abc2b700 <e36574> {c549} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc2b870 <e4379> {c550}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc2b930 <e36576> {c550} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc2baa0 <e34586> {c550} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc2bb60 <e36577> {c550} @dt=0x55a8ab705070@(G/w4)  4'hf
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc2bcd0 <e34585> {c550} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc2bdf0 <e4397> {c551}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc2beb0 <e36578> {c551} @dt=0x55a8ab70d3b0@(G/w2)  2'h1
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc2c020 <e34588> {c551} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc2c0e0 <e36579> {c551} @dt=0x55a8ab705070@(G/w4)  4'he
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc2c250 <e34587> {c551} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc2c370 <e4415> {c552}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc2c430 <e36580> {c552} @dt=0x55a8ab70d3b0@(G/w2)  2'h2
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc2c5a0 <e34590> {c552} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc2c660 <e36581> {c552} @dt=0x55a8ab705070@(G/w4)  4'hc
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc2c7d0 <e34589> {c552} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc2c8f0 <e4433> {c553}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc2c9b0 <e36582> {c553} @dt=0x55a8ab70d3b0@(G/w2)  2'h3
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc2cb20 <e34592> {c553} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc2cbe0 <e36583> {c553} @dt=0x55a8ab705070@(G/w4)  4'h8
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc2cd50 <e34591> {c553} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2: CASEITEM 0x55a8abc2ce70 <e4534> {c556}
    1:2:2:2:2:1: CONST 0x55a8abc2cf30 <e36584> {c556} @dt=0x55a8ab70f9b0@(G/w6)  6'h28
    1:2:2:2:2:2: CASE 0x55a8abc2d0a0 <e41782> {c557}
    1:2:2:2:2:2:1: SEL 0x55a8abc2d170 <e36596> {c557} @dt=0x55a8ab70d3b0@(G/w2) decl[31:0]]
    1:2:2:2:2:2:1:1: VARREF 0x55a8abc2d240 <e36585> {c557} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address [RV] <- VAR 0x55a8abc1c600 <e36068> {c168} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2:2:2:2:2:1:2: CONST 0x55a8abc2d360 <e34633> {c557} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:2:2:2:1:3: CONST 0x55a8abc2d4d0 <e36595> {c557} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc2d640 <e4478> {c558}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc2d700 <e36597> {c558} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc2d870 <e34639> {c558} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc2d930 <e36598> {c558} @dt=0x55a8ab705070@(G/w4)  4'h1
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc2daa0 <e34638> {c558} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc2dbc0 <e4496> {c559}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc2dc80 <e36599> {c559} @dt=0x55a8ab70d3b0@(G/w2)  2'h1
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc2ddf0 <e34641> {c559} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc2deb0 <e36600> {c559} @dt=0x55a8ab705070@(G/w4)  4'h2
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc2e020 <e34640> {c559} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc2e140 <e4514> {c560}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc2e200 <e36601> {c560} @dt=0x55a8ab70d3b0@(G/w2)  2'h2
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc2e370 <e34643> {c560} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc2e430 <e36602> {c560} @dt=0x55a8ab705070@(G/w4)  4'h4
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc2e5a0 <e34642> {c560} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc2e6c0 <e4532> {c561}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc2e780 <e36603> {c561} @dt=0x55a8ab70d3b0@(G/w2)  2'h3
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc2e8f0 <e34645> {c561} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc2e9b0 <e36604> {c561} @dt=0x55a8ab705070@(G/w4)  4'h8
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc2eb20 <e34644> {c561} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2: CASEITEM 0x55a8abc2ec40 <e4609> {c564}
    1:2:2:2:2:1: CONST 0x55a8abc2ed00 <e36605> {c564} @dt=0x55a8ab70f9b0@(G/w6)  6'h29
    1:2:2:2:2:2: CASE 0x55a8abc2ee70 <e41785> {c565}
    1:2:2:2:2:2:1: SEL 0x55a8abc2ef40 <e36617> {c565} @dt=0x55a8ab70d3b0@(G/w2) decl[31:0]]
    1:2:2:2:2:2:1:1: VARREF 0x55a8abc2f010 <e36606> {c565} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address [RV] <- VAR 0x55a8abc1c600 <e36068> {c168} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2:2:2:2:2:1:2: CONST 0x55a8abc2f130 <e34686> {c565} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:2:2:2:1:3: CONST 0x55a8abc2f2a0 <e36616> {c565} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc2f410 <e4577> {c566}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc2f4d0 <e36618> {c566} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc2f640 <e34692> {c566} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc2f700 <e36619> {c566} @dt=0x55a8ab705070@(G/w4)  4'h3
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc2f870 <e34691> {c566} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc2f990 <e4595> {c567}
    1:2:2:2:2:2:2:1: CONST 0x55a8abc2fa50 <e36620> {c567} @dt=0x55a8ab70d3b0@(G/w2)  2'h2
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc2fbc0 <e34694> {c567} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc2fc80 <e36621> {c567} @dt=0x55a8ab705070@(G/w4)  4'hc
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc2fdf0 <e34693> {c567} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2:2:2: CASEITEM 0x55a8abc2ff10 <e4607> {c568}
    1:2:2:2:2:2:2:2: ASSIGN 0x55a8abc2ffd0 <e34696> {c568} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:2:2:1: CONST 0x55a8abc30090 <e36622> {c568} @dt=0x55a8ab705070@(G/w4)  4'hf
    1:2:2:2:2:2:2:2:2: VARREF 0x55a8abc30200 <e34695> {c568} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2:2: CASEITEM 0x55a8abc30320 <e4621> {c572}
    1:2:2:2:2:2: ASSIGN 0x55a8abc303e0 <e34698> {c572} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:2:2:1: CONST 0x55a8abc304a0 <e36623> {c572} @dt=0x55a8ab705070@(G/w4)  4'hf
    1:2:2:2:2:2:2: VARREF 0x55a8abc30610 <e34697> {c572} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:2: ASSIGN 0x55a8abc30730 <e34748> {c574} @dt=0x55a8abac5f10@(G/w30)
    1:2:2:2:1: SEL 0x55a8abc307f0 <e34770> {c574} @dt=0x55a8abac5f10@(G/w30) decl[31:0]]
    1:2:2:2:1:1: VARREF 0x55a8abc308c0 <e36624> {c574} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address [RV] <- VAR 0x55a8abc1c600 <e36068> {c168} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__data_address VAR
    1:2:2:2:1:2: CONST 0x55a8abc309e0 <e34789> {c574} @dt=0x55a8aba6c550@(G/sw5)  5'h2
    1:2:2:2:1:3: CONST 0x55a8abc30b50 <e36634> {c574} @dt=0x55a8ab701890@(G/w32)  32'h1e
    1:2:2:2:2: SEL 0x55a8abc30cc0 <e34724> {c574} @dt=0x55a8abac5f10@(G/w30) decl[31:0]]
    1:2:2:2:2:1: VARREF 0x55a8abc30d90 <e36635> {c574} @dt=0x55a8ab701890@(G/w32)  address [LV] => VAR 0x55a8abae8100 <e40630> {c13} @dt=0x55a8ab701890@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:2:2:2:2: CONST 0x55a8abc30eb0 <e34743> {c574} @dt=0x55a8aba6c550@(G/sw5)  5'h2
    1:2:2:2:2:3: CONST 0x55a8abc31020 <e36645> {c574} @dt=0x55a8ab701890@(G/w32)  32'h1e
    1:2:2:3: ASSIGN 0x55a8abc31190 <e41791> {c505} @dt=0x55a8ab705070@(G/w4)
    1:2:2:3:1: CONST 0x55a8abc31250 <e36440> {c505} @dt=0x55a8ab705070@(G/w4)  4'hf
    1:2:2:3:2: VARREF 0x55a8abc313c0 <e34185> {c505} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:2:3: ASSIGN 0x55a8abc314e0 <e34232> {c506} @dt=0x55a8abac5f10@(G/w30)
    1:2:2:3:1: SEL 0x55a8abc315a0 <e34254> {c506} @dt=0x55a8abac5f10@(G/w30) decl[31:0]]
    1:2:2:3:1:1: VARREF 0x55a8abc31670 <e36441> {c506} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instr_address [RV] <- VAR 0x55a8abc1ca80 <e36071> {c172} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instr_address VAR
    1:2:2:3:1:2: CONST 0x55a8abc31790 <e34273> {c506} @dt=0x55a8aba6c550@(G/sw5)  5'h2
    1:2:2:3:1:3: CONST 0x55a8abc31900 <e36451> {c506} @dt=0x55a8ab701890@(G/w32)  32'h1e
    1:2:2:3:2: SEL 0x55a8abc31a70 <e34208> {c506} @dt=0x55a8abac5f10@(G/w30) decl[31:0]]
    1:2:2:3:2:1: VARREF 0x55a8abc31b40 <e36452> {c506} @dt=0x55a8ab701890@(G/w32)  address [LV] => VAR 0x55a8abae8100 <e40630> {c13} @dt=0x55a8ab701890@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:2:3:2:2: CONST 0x55a8abc31c60 <e34227> {c506} @dt=0x55a8aba6c550@(G/sw5)  5'h2
    1:2:2:3:2:3: CONST 0x55a8abc31dd0 <e36462> {c506} @dt=0x55a8ab701890@(G/w32)  32'h1e
    1:2: ALWAYS 0x55a8abc31f40 <e5018> {c578} [always_ff]
    1:2:1: SENTREE 0x55a8abc32000 <e4676> {c578}
    1:2:1:1: SENITEM 0x55a8abc320c0 <e53208> {c578} [BOTH]
    1:2:1:1:1: VARREF 0x55a8abc32180 <e34795> {c578} @dt=0x55a8ab6dff80@(G/w1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:1:1: SENITEM 0x55a8abc32480 <e4675> {c578} [POS]
    1:2:1:1:1: VARREF 0x55a8abc32540 <e36646> {c578} @dt=0x55a8ab6dff80@(G/w1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x55a8abc32660 <e41836> {c579}
    1:2:2:1: VARREF 0x55a8abc32730 <e36647> {c579} @dt=0x55a8ab6dff80@(G/w1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x55a8abc32850 <e41797> {c580} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: VARREF 0x55a8abc32910 <e34800> {c580} @dt=0x55a8ab6dff80@(G/w1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2:2:2: VARREF 0x55a8abc32a30 <e36648> {c580} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2:2: ASSIGNDLY 0x55a8abc32b50 <e36652> {c581} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abc32c10 <e36650> {c581} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abc32d80 <e36651> {c581} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL [LV] => VAR 0x55a8abc0e880 <e35856> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:2:2: ASSIGNDLY 0x55a8abc32ea0 <e36655> {c582} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abc32f60 <e36653> {c582} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abc330d0 <e36654> {c582} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:2:2: ASSIGNDLY 0x55a8abc331f0 <e36658> {c583} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abc332b0 <e36656> {c583} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2: VARREF 0x55a8abc33420 <e36657> {c583} @dt=0x55a8ab6dff80@(G/w1)  read [LV] => VAR 0x55a8abae8840 <e40642> {c15} @dt=0x55a8ab6dff80@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:2:3: IF 0x55a8abc33540 <e41833> {c585}
    1:2:2:3:1: NOT 0x55a8abc33610 <e41669> {c585} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1:1: VARREF 0x55a8abc336d0 <e41667> {c585} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL [RV] <- VAR 0x55a8abc0e880 <e35856> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:2:3:2: ASSIGNDLY 0x55a8abc337f0 <e41812> {c586} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:1: VARREF 0x55a8abc338b0 <e34848> {c586} @dt=0x55a8ab6dff80@(G/w1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2:3:2:2: VARREF 0x55a8abc339d0 <e36661> {c586} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2:3:2: IF 0x55a8abc33af0 <e4762> {c587}
    1:2:2:3:2:1: AND 0x55a8abc33bc0 <e41687> {c587} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:1:1: VARREF 0x55a8abc33c80 <e41683> {c587} @dt=0x55a8ab6dff80@(G/w1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2:3:2:1:2: NOT 0x55a8abc33da0 <e41684> {c587} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:1:2:1: VARREF 0x55a8abc33e60 <e41675> {c587} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:2:3:2:2: ASSIGNDLY 0x55a8abc33f80 <e41800> {c588} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:2:1: CONST 0x55a8abc34040 <e36666> {c588} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:3:2:2:2: VARREF 0x55a8abc341b0 <e36667> {c588} @dt=0x55a8ab6dff80@(G/w1)  read [LV] => VAR 0x55a8abae8840 <e40642> {c15} @dt=0x55a8ab6dff80@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:2:3:2:2: ASSIGNDLY 0x55a8abc342d0 <e36671> {c589} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:2:1: CONST 0x55a8abc34390 <e36669> {c589} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:3:2:2:2: VARREF 0x55a8abc34500 <e36670> {c589} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL [LV] => VAR 0x55a8abc0e880 <e35856> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:2:3:2: IF 0x55a8abc34620 <e4855> {c591}
    1:2:2:3:2:1: AND 0x55a8abc346f0 <e41697> {c591} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:1:1: VARREF 0x55a8abc347b0 <e41693> {c591} @dt=0x55a8ab6dff80@(G/w1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2:3:2:1:2: VARREF 0x55a8abc348d0 <e41694> {c591} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:2:3:2:2: ASSIGNDLY 0x55a8abc349f0 <e41809> {c592} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:1: CONST 0x55a8abc34ab0 <e36683> {c592} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:2:3:2:2:2: VARREF 0x55a8abc34c20 <e36684> {c592} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [LV] => VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2:3:2:2: IF 0x55a8abc34d40 <e4852> {c593}
    1:2:2:3:2:2:1: VARREF 0x55a8abc34e10 <e36686> {c593} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read [RV] <- VAR 0x55a8abc1c900 <e36070> {c170} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read VAR
    1:2:2:3:2:2:2: ASSIGNDLY 0x55a8abc34f30 <e41803> {c594} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:2:2:1: CONST 0x55a8abc34ff0 <e36687> {c594} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:3:2:2:2:2: VARREF 0x55a8abc35160 <e36688> {c594} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL [LV] => VAR 0x55a8abc0e880 <e35856> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:2:3:2:2:2: ASSIGNDLY 0x55a8abc35280 <e36692> {c595} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:2:2:1: CONST 0x55a8abc35340 <e36690> {c595} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:3:2:2:2:2: VARREF 0x55a8abc354b0 <e36691> {c595} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:2:3:2:2:3: IF 0x55a8abc355d0 <e4848> {c596}
    1:2:2:3:2:2:3:1: VARREF 0x55a8abc356a0 <e36693> {c596} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_write [RV] <- VAR 0x55a8abc1c780 <e36069> {c169} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_write VAR
    1:2:2:3:2:2:3:2: ASSIGNDLY 0x55a8abc357c0 <e41806> {c597} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:2:3:2:1: CONST 0x55a8abc35880 <e36694> {c597} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:3:2:2:3:2:2: VARREF 0x55a8abc359f0 <e36695> {c597} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL [LV] => VAR 0x55a8abc0e880 <e35856> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:2:3:2:2:3:2: ASSIGNDLY 0x55a8abc35b10 <e36699> {c598} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:2:3:2:1: CONST 0x55a8abc35bd0 <e36697> {c598} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:3:2:2:3:2:2: VARREF 0x55a8abc35d40 <e36698> {c598} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:2:3:2:2:3:2: ASSIGNDLY 0x55a8abc35e60 <e36702> {c599} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:2:3:2:1: CONST 0x55a8abc35f20 <e36700> {c599} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:3:2:2:3:2:2: VARREF 0x55a8abc36090 <e36701> {c599} @dt=0x55a8ab6dff80@(G/w1)  write [LV] => VAR 0x55a8abae84a0 <e40636> {c14} @dt=0x55a8ab6dff80@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:2:3:2:2:3:2: ASSIGNDLY 0x55a8abc361b0 <e36705> {c600} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:2:3:2:1: CONST 0x55a8abc36270 <e36703> {c600} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:3:2:2:3:2:2: VARREF 0x55a8abc363e0 <e36704> {c600} @dt=0x55a8ab6dff80@(G/w1)  read [LV] => VAR 0x55a8abae8840 <e40642> {c15} @dt=0x55a8ab6dff80@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:2:3: IF 0x55a8abc36500 <e5014> {c604}
    1:2:2:3:1: AND 0x55a8abc365d0 <e41715> {c604} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1:1: VARREF 0x55a8abc36690 <e41711> {c604} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL [RV] <- VAR 0x55a8abc0e880 <e35856> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:2:3:1:2: NOT 0x55a8abc367b0 <e41712> {c604} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1:2:1: VARREF 0x55a8abc36870 <e41703> {c604} @dt=0x55a8ab6dff80@(G/w1)  waitrequest [RV] <- VAR 0x55a8abae8be0 <e40648> {c16} @dt=0x55a8ab6dff80@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2:2:3:2: IF 0x55a8abc36990 <e41830> {c605}
    1:2:2:3:2:1: AND 0x55a8abc36a60 <e41741> {c605} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:1:1: NOT 0x55a8abc36b20 <e41737> {c605} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:1:1:1: VARREF 0x55a8abc36be0 <e41721> {c605} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:2:3:2:1:2: NOT 0x55a8abc36d00 <e41738> {c605} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:1:2:1: VARREF 0x55a8abc36dc0 <e41729> {c605} @dt=0x55a8ab6dff80@(G/w1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2:3:2:2: ASSIGNDLY 0x55a8abc36ee0 <e41824> {c606} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:1: VARREF 0x55a8abc36fa0 <e36714> {c606} @dt=0x55a8ab701890@(G/w32)  readdata [RV] <- VAR 0x55a8abae96c0 <e40666> {c20} @dt=0x55a8ab701890@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:2:3:2:2:2: VARREF 0x55a8abc370c0 <e36715> {c606} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [LV] => VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2:3:2:2: IF 0x55a8abc371e0 <e4953> {c607}
    1:2:2:3:2:2:1: VARREF 0x55a8abc372b0 <e36717> {c607} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read [RV] <- VAR 0x55a8abc1c900 <e36070> {c170} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read VAR
    1:2:2:3:2:2:2: ASSIGNDLY 0x55a8abc373d0 <e41815> {c608} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:2:2:1: CONST 0x55a8abc37490 <e36718> {c608} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:3:2:2:2:2: VARREF 0x55a8abc37600 <e36719> {c608} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:2:3:2:2:3: IF 0x55a8abc37720 <e4949> {c609}
    1:2:2:3:2:2:3:1: VARREF 0x55a8abc377f0 <e36721> {c609} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_write [RV] <- VAR 0x55a8abc1c780 <e36069> {c169} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_write VAR
    1:2:2:3:2:2:3:2: ASSIGNDLY 0x55a8abc37910 <e41818> {c610} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:2:3:2:1: CONST 0x55a8abc379d0 <e36722> {c610} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:3:2:2:3:2:2: VARREF 0x55a8abc37b40 <e36723> {c610} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:2:3:2:2:3:2: ASSIGNDLY 0x55a8abc37c60 <e36727> {c611} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:2:3:2:1: CONST 0x55a8abc37d20 <e36725> {c611} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:3:2:2:3:2:2: VARREF 0x55a8abc37e90 <e36726> {c611} @dt=0x55a8ab6dff80@(G/w1)  write [LV] => VAR 0x55a8abae84a0 <e40636> {c14} @dt=0x55a8ab6dff80@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:2:3:2:2:3:2: ASSIGNDLY 0x55a8abc37fb0 <e36730> {c612} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:2:3:2:1: CONST 0x55a8abc38070 <e36728> {c612} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:3:2:2:3:2:2: VARREF 0x55a8abc381e0 <e36729> {c612} @dt=0x55a8ab6dff80@(G/w1)  read [LV] => VAR 0x55a8abae8840 <e40642> {c15} @dt=0x55a8ab6dff80@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:2:3:2:2:3:3: ASSIGNDLY 0x55a8abc38300 <e41821> {c614} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:2:3:3:1: CONST 0x55a8abc383c0 <e36731> {c614} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:3:2:2:3:3:2: VARREF 0x55a8abc38530 <e36732> {c614} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL [LV] => VAR 0x55a8abc0e880 <e35856> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:2:3:2:2:3:3: ASSIGNDLY 0x55a8abc38650 <e36735> {c615} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:2:3:3:1: VARREF 0x55a8abc38710 <e35062> {c615} @dt=0x55a8ab6dff80@(G/w1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2:3:2:2:3:3:2: VARREF 0x55a8abc38830 <e36734> {c615} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2:3:2:3: IF 0x55a8abc38950 <e5008> {c618}
    1:2:2:3:2:3:1: AND 0x55a8abc38a20 <e41759> {c618} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:3:1:1: VARREF 0x55a8abc38ae0 <e41755> {c618} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:2:3:2:3:1:2: NOT 0x55a8abc38c00 <e41756> {c618} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:3:1:2:1: VARREF 0x55a8abc38cc0 <e41747> {c618} @dt=0x55a8ab6dff80@(G/w1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2:3:2:3:2: ASSIGNDLY 0x55a8abc38de0 <e41827> {c619} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:3:2:1: VARREF 0x55a8abc38ea0 <e36739> {c619} @dt=0x55a8ab701890@(G/w32)  readdata [RV] <- VAR 0x55a8abae96c0 <e40666> {c20} @dt=0x55a8ab701890@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:2:3:2:3:2:2: VARREF 0x55a8abc38fc0 <e36740> {c619} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [LV] => VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:3:2: ASSIGNDLY 0x55a8abc390e0 <e36744> {c620} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:3:2:1: CONST 0x55a8abc391a0 <e36742> {c620} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:3:2:3:2:2: VARREF 0x55a8abc39310 <e36743> {c620} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL [LV] => VAR 0x55a8abc0e880 <e35856> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:2:3:2:3:2: ASSIGNDLY 0x55a8abc39430 <e36746> {c621} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:3:2:1: VARREF 0x55a8abc394f0 <e35085> {c621} @dt=0x55a8ab6dff80@(G/w1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [P] PORT
    1:2:2:3:2:3:2:2: VARREF 0x55a8abc39610 <e36745> {c621} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2:3:2:3:2: ASSIGNDLY 0x55a8abc39730 <e36749> {c622} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:3:2:1: CONST 0x55a8abc397f0 <e36747> {c622} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:3:2:3:2:2: VARREF 0x55a8abc39960 <e36748> {c622} @dt=0x55a8ab6dff80@(G/w1)  read [LV] => VAR 0x55a8abae8840 <e40642> {c15} @dt=0x55a8ab6dff80@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:2:3:2:3:2: ASSIGNDLY 0x55a8abc39a80 <e36752> {c623} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:3:2:1: CONST 0x55a8abc39b40 <e36750> {c623} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:3:2:3:2:2: VARREF 0x55a8abc39cb0 <e36751> {c623} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2: ASSIGNALIAS 0x55a8abc39dd0 <e44075> {l3} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc39e90 <e44072> {l3} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2: VARREF 0x55a8abc39fb0 <e44073> {l3} @dt=0x55a8ab6dff80@(G/w1)  register_file__DOT__clk [LV] => VAR 0x55a8abc3ce20 <e44214> {l3} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__clk PORT
    1:2: ASSIGNALIAS 0x55a8abc3a420 <e44091> {l5} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc3a4e0 <e44088> {l5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55a8abc1a500 <e36047> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2: VARREF 0x55a8abc3a600 <e44089> {l5} @dt=0x55a8ab6dff80@(G/w1)  register_file__DOT__write_enable [LV] => VAR 0x55a8abc3d120 <e38639> {l5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__write_enable PORT
    1:2: ASSIGNALIAS 0x55a8abc3a720 <e44100> {l5} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc3a7e0 <e44097> {l5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x55a8abc1a680 <e36048> {c141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2: VARREF 0x55a8abc3a900 <e44098> {l5} @dt=0x55a8ab6dff80@(G/w1)  register_file__DOT__HI_write_enable [LV] => VAR 0x55a8abc3d2a0 <e38640> {l5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__HI_write_enable PORT
    1:2: ASSIGNALIAS 0x55a8abc3aa20 <e44109> {l5} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc3aae0 <e44106> {l5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x55a8abc1a800 <e36049> {c142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2: VARREF 0x55a8abc3ac00 <e44107> {l5} @dt=0x55a8ab6dff80@(G/w1)  register_file__DOT__LO_write_enable [LV] => VAR 0x55a8abc3d420 <e38641> {l5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__LO_write_enable PORT
    1:2: ASSIGNALIAS 0x55a8abc3ad20 <e44118> {l6} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abc3ade0 <e44115> {l6} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__read_address_1 [RV] <- VAR 0x55a8abc114b0 <e32756> {c59} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__read_address_1 VAR
    1:2:2: VARREF 0x55a8abc3af00 <e44116> {l6} @dt=0x55a8ab717400@(G/w5)  register_file__DOT__read_address_1 [LV] => VAR 0x55a8abc3d5a0 <e38642> {l6} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__register_file__DOT__read_address_1 PORT
    1:2: ASSIGNALIAS 0x55a8abc3b020 <e44127> {l6} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abc3b0e0 <e44124> {l6} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__read_address_2 [RV] <- VAR 0x55a8abc12510 <e35920> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__read_address_2 VAR
    1:2:2: VARREF 0x55a8abc3b200 <e44125> {l6} @dt=0x55a8ab717400@(G/w5)  register_file__DOT__read_address_2 [LV] => VAR 0x55a8abc3d720 <e38643> {l6} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__register_file__DOT__read_address_2 PORT
    1:2: ASSIGNALIAS 0x55a8abc3b320 <e44136> {l6} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abc3b3e0 <e44133> {l6} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55a8abc1b100 <e36055> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2: VARREF 0x55a8abc3b500 <e44134> {l6} @dt=0x55a8ab717400@(G/w5)  register_file__DOT__write_address [LV] => VAR 0x55a8abc3d8a0 <e38644> {l6} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__register_file__DOT__write_address PORT
    1:2: ASSIGNALIAS 0x55a8abc3b620 <e44145> {l7} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc3b6e0 <e44142> {l7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55a8abc1b280 <e36056> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:2: VARREF 0x55a8abc3b800 <e44143> {l7} @dt=0x55a8ab701890@(G/w32)  register_file__DOT__write_data [LV] => VAR 0x55a8abc3da20 <e38645> {l7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__write_data PORT
    1:2: ASSIGNALIAS 0x55a8abc3b920 <e44154> {l7} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc3b9e0 <e44151> {l7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55a8abc1b400 <e36057> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2: VARREF 0x55a8abc3bb00 <e44152> {l7} @dt=0x55a8ab701890@(G/w32)  register_file__DOT__HI_write_data [LV] => VAR 0x55a8abc3dba0 <e38646> {l7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_write_data PORT
    1:2: ASSIGNALIAS 0x55a8abc3bc20 <e44163> {l7} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc3bce0 <e44160> {l7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55a8abc1b580 <e36058> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2: VARREF 0x55a8abc3be00 <e44161> {l7} @dt=0x55a8ab701890@(G/w32)  register_file__DOT__LO_write_data [LV] => VAR 0x55a8abc3dd20 <e38647> {l7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_write_data PORT
    1:2: ASSIGNALIAS 0x55a8abc3bf20 <e44172> {l8} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc3bfe0 <e44169> {l8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x55a8abc15280 <e35992> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:2: VARREF 0x55a8abc3c100 <e44170> {l8} @dt=0x55a8ab701890@(G/w32)  register_file__DOT__read_data_1 [LV] => VAR 0x55a8abc3dea0 <e38648> {l8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_1 PORT
    1:2: ASSIGNALIAS 0x55a8abc3c220 <e44181> {l8} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc3c2e0 <e44178> {l8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x55a8abc15400 <e35993> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:2: VARREF 0x55a8abc3c400 <e44179> {l8} @dt=0x55a8ab701890@(G/w32)  register_file__DOT__read_data_2 [LV] => VAR 0x55a8abc3e020 <e38649> {l8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_2 PORT
    1:2: ASSIGNALIAS 0x55a8abc3c520 <e44190> {l9} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc3c5e0 <e44187> {l9} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode [RV] <- VAR 0x55a8abc14e00 <e35989> {c72} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode VAR
    1:2:2: VARREF 0x55a8abc3c700 <e44188> {l9} @dt=0x55a8ab701890@(G/w32)  register_file__DOT__read_data_LO [LV] => VAR 0x55a8abc3e1a0 <e38650> {l9} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_LO PORT
    1:2: ASSIGNALIAS 0x55a8abc3c820 <e44199> {l9} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc3c8e0 <e44196> {l9} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode [RV] <- VAR 0x55a8abc14f80 <e35990> {c73} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode VAR
    1:2:2: VARREF 0x55a8abc3ca00 <e44197> {l9} @dt=0x55a8ab701890@(G/w32)  register_file__DOT__read_data_HI [LV] => VAR 0x55a8abc3e320 <e38651> {l9} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_HI PORT
    1:2: ASSIGNALIAS 0x55a8abc3cb20 <e44208> {l10} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc3cbe0 <e44205> {l10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_v0 [RV] <- VAR 0x55a8abc0db00 <e32527> {c10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_v0 PORT
    1:2:2: VARREF 0x55a8abc3cd00 <e44206> {l10} @dt=0x55a8ab701890@(G/w32)  register_file__DOT__read_register_2 [LV] => VAR 0x55a8abc3e4a0 <e38652> {l10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_register_2 PORT
    1:2: VAR 0x55a8abc3ce20 <e44214> {l3} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__clk PORT
    1:2: VAR 0x55a8abc3cfa0 <e38638> {l4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__pipelined PORT
    1:2:3: CONST 0x55a8abd4b2e0 <e53224> {c186} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2: VAR 0x55a8abc3d120 <e38639> {l5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__write_enable PORT
    1:2: VAR 0x55a8abc3d2a0 <e38640> {l5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__HI_write_enable PORT
    1:2: VAR 0x55a8abc3d420 <e38641> {l5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__LO_write_enable PORT
    1:2: VAR 0x55a8abc3d5a0 <e38642> {l6} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__register_file__DOT__read_address_1 PORT
    1:2: VAR 0x55a8abc3d720 <e38643> {l6} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__register_file__DOT__read_address_2 PORT
    1:2: VAR 0x55a8abc3d8a0 <e38644> {l6} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__register_file__DOT__write_address PORT
    1:2: VAR 0x55a8abc3da20 <e38645> {l7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__write_data PORT
    1:2: VAR 0x55a8abc3dba0 <e38646> {l7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_write_data PORT
    1:2: VAR 0x55a8abc3dd20 <e38647> {l7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_write_data PORT
    1:2: VAR 0x55a8abc3dea0 <e38648> {l8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_1 PORT
    1:2: VAR 0x55a8abc3e020 <e38649> {l8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_2 PORT
    1:2: VAR 0x55a8abc3e1a0 <e38650> {l9} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_LO PORT
    1:2: VAR 0x55a8abc3e320 <e38651> {l9} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_data_HI PORT
    1:2: VAR 0x55a8abc3e4a0 <e38652> {l10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__read_register_2 PORT
    1:2: VAR 0x55a8abc3e620 <e27039> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2: VAR 0x55a8abc3e7a0 <e38673> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2: VAR 0x55a8abc3e920 <e38674> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2: ASSIGNW 0x55a8abc3eaa0 <e38678> {l19} @dt=0x55a8ab701890@(G/w32)
    1:2:1: ARRAYSEL 0x55a8abc3eb60 <e38676> {l19} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1: VARREF 0x55a8abc3ec20 <e27072> {l19} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55a8abc3e620 <e27039> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:1:2: VARREF 0x55a8abc3ed40 <e38675> {l19} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__read_address_1 [RV] <- VAR 0x55a8abc114b0 <e32756> {c59} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__read_address_1 VAR
    1:2:2: VARREF 0x55a8abc3ee60 <e38677> {l19} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [LV] => VAR 0x55a8abc15280 <e35992> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2: ASSIGNW 0x55a8abc3ef80 <e38682> {l20} @dt=0x55a8ab701890@(G/w32)
    1:2:1: ARRAYSEL 0x55a8abc3f040 <e38680> {l20} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1: VARREF 0x55a8abc3f100 <e27096> {l20} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55a8abc3e620 <e27039> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:1:2: VARREF 0x55a8abc3f220 <e38679> {l20} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__read_address_2 [RV] <- VAR 0x55a8abc12510 <e35920> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__read_address_2 VAR
    1:2:2: VARREF 0x55a8abc3f340 <e38681> {l20} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [LV] => VAR 0x55a8abc15400 <e35993> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2: ASSIGNW 0x55a8abc3f460 <e38685> {l21} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc3f520 <e38683> {l21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x55a8abc3e920 <e38674> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:2: VARREF 0x55a8abc3f640 <e38684> {l21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode [LV] => VAR 0x55a8abc14e00 <e35989> {c72} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_LO_decode VAR
    1:2: ASSIGNW 0x55a8abc3f760 <e38688> {l22} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc3f820 <e38686> {l22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x55a8abc3e7a0 <e38673> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2:2: VARREF 0x55a8abc3f940 <e38687> {l22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode [LV] => VAR 0x55a8abc14f80 <e35990> {c73} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_HI_decode VAR
    1:2: ASSIGNW 0x55a8abc3fa60 <e38691> {l23} @dt=0x55a8ab701890@(G/w32)
    1:2:1: ARRAYSEL 0x55a8abc3fb20 <e38689> {l23} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1: VARREF 0x55a8abc3fbe0 <e27126> {l23} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55a8abc3e620 <e27039> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:1:2: CONST 0x55a8abc3fd00 <e27147> {l23} @dt=0x55a8aba6c550@(G/sw5)  5'h2
    1:2:2: VARREF 0x55a8abc3fe70 <e38690> {l23} @dt=0x55a8ab701890@(G/w32)  register_v0 [LV] => VAR 0x55a8abae7d60 <e40624> {c10} @dt=0x55a8ab701890@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x55a8abc3ff90 <e38692> {l28} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__modified_write_clk VAR
    1:2: ASSIGNW 0x55a8abc40110 <e38697> {l29} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: NOT 0x55a8abd4b450 <e53234> {l29} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1:1: VARREF 0x55a8abc40290 <e53232> {l29} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2: VARREF 0x55a8abc40520 <e38696> {l29} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__modified_write_clk [LV] => VAR 0x55a8abc3ff90 <e38692> {l28} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__modified_write_clk VAR
    1:2: ALWAYS 0x55a8abc40640 <e12253> {l30} [always_ff]
    1:2:1: SENTREE 0x55a8abc40700 <e12218> {l30}
    1:2:1:1: SENITEM 0x55a8abc407c0 <e12216> {l30} [POS]
    1:2:1:1:1: VARREF 0x55a8abc40880 <e38698> {l30} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__modified_write_clk [RV] <- VAR 0x55a8abc3ff90 <e38692> {l28} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__modified_write_clk VAR
    1:2:2: IF 0x55a8abc409a0 <e42010> {l31}
    1:2:2:1: VARREF 0x55a8abc40a70 <e38699> {l31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55a8abc1a500 <e36047> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55a8abc40b90 <e38703> {l31} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: VARREF 0x55a8abc40c50 <e38700> {l31} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55a8abc1b280 <e36056> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:2:2:2: ARRAYSEL 0x55a8abc40d70 <e38702> {l31} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abc40e30 <e27172> {l31} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [LV] => VAR 0x55a8abc3e620 <e27039> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:2:2:2:2: VARREF 0x55a8abc40f50 <e38701> {l31} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55a8abc1b100 <e36055> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2: IF 0x55a8abc41070 <e12241> {l32}
    1:2:2:1: VARREF 0x55a8abc41140 <e38704> {l32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x55a8abc1a680 <e36048> {c141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55a8abc41260 <e42004> {l33} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: VARREF 0x55a8abc41320 <e38705> {l33} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55a8abc1b400 <e36057> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:2: VARREF 0x55a8abc41440 <e38706> {l33} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [LV] => VAR 0x55a8abc3e7a0 <e38673> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2:2: IF 0x55a8abc41560 <e12251> {l35}
    1:2:2:1: VARREF 0x55a8abc41630 <e38708> {l35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x55a8abc1a800 <e36049> {c142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55a8abc41750 <e42007> {l36} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: VARREF 0x55a8abc41810 <e38709> {l36} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55a8abc1b580 <e36058> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:2: VARREF 0x55a8abc41930 <e38710> {l36} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [LV] => VAR 0x55a8abc3e920 <e38674> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2: ASSIGNALIAS 0x55a8abc41a50 <e44228> {k2} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc41b10 <e44225> {k2} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2: VARREF 0x55a8abc41c30 <e44226> {k2} @dt=0x55a8ab6dff80@(G/w1)  pc__DOT__clk [LV] => VAR 0x55a8abc42c50 <e44275> {k2} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__pc__DOT__clk PORT
    1:2: ASSIGNALIAS 0x55a8abc41d50 <e44237> {k3} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc41e10 <e44234> {k3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [RV] <- VAR 0x55a8abc0ea00 <e35857> {c27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2:2: VARREF 0x55a8abc41f30 <e44235> {k3} @dt=0x55a8ab701890@(G/w32)  pc__DOT__address_input [LV] => VAR 0x55a8abc42dd0 <e38597> {k3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__pc__DOT__address_input PORT
    1:2: ASSIGNALIAS 0x55a8abc42050 <e44246> {k4} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc42110 <e44243> {k4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_fetch [RV] <- VAR 0x55a8abc1bb80 <e36062> {c159} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:2: VARREF 0x55a8abc42230 <e44244> {k4} @dt=0x55a8ab6dff80@(G/w1)  pc__DOT__enable [LV] => VAR 0x55a8abc42f50 <e38598> {k4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__pc__DOT__enable PORT
    1:2: ASSIGNALIAS 0x55a8abc42350 <e44255> {k5} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc42410 <e44252> {k5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__reset [RV] <- VAR 0x55a8abc0d800 <e35847> {c8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2:2: VARREF 0x55a8abc42530 <e44253> {k5} @dt=0x55a8ab6dff80@(G/w1)  pc__DOT__reset [LV] => VAR 0x55a8abc430d0 <e38599> {k5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__pc__DOT__reset PORT
    1:2: ASSIGNALIAS 0x55a8abc42650 <e44264> {k6} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc42710 <e44261> {k6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x55a8abc0f000 <e35861> {c31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:2: VARREF 0x55a8abc42830 <e44262> {k6} @dt=0x55a8ab6dff80@(G/w1)  pc__DOT__halt [LV] => VAR 0x55a8abc43250 <e38600> {k6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__pc__DOT__halt PORT
    1:2: ASSIGNALIAS 0x55a8abc42950 <e44273> {k7} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc42a10 <e44270> {k7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:2: VARREF 0x55a8abc42b30 <e44271> {k7} @dt=0x55a8ab701890@(G/w32)  pc__DOT__address_output [LV] => VAR 0x55a8abc433d0 <e38601> {k7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__pc__DOT__address_output PORT
    1:2: VAR 0x55a8abc42c50 <e44275> {k2} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__pc__DOT__clk PORT
    1:2: VAR 0x55a8abc42dd0 <e38597> {k3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__pc__DOT__address_input PORT
    1:2: VAR 0x55a8abc42f50 <e38598> {k4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__pc__DOT__enable PORT
    1:2: VAR 0x55a8abc430d0 <e38599> {k5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__pc__DOT__reset PORT
    1:2: VAR 0x55a8abc43250 <e38600> {k6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__pc__DOT__halt PORT
    1:2: VAR 0x55a8abc433d0 <e38601> {k7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__pc__DOT__address_output PORT
    1:2: ALWAYS 0x55a8abc43550 <e11872> {k11} [always_ff]
    1:2:1: SENTREE 0x55a8abc43610 <e11790> {k11}
    1:2:1:1: SENITEM 0x55a8abc436d0 <e11784> {k11} [POS]
    1:2:1:1:1: VARREF 0x55a8abc43790 <e38602> {k11} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:1:1: SENITEM 0x55a8abc438b0 <e11789> {k11} [POS]
    1:2:1:1:1: VARREF 0x55a8abc43970 <e38603> {k11} @dt=0x55a8ab6dff80@(G/w1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x55a8abc43a90 <e42001> {k12}
    1:2:2:1: VARREF 0x55a8abc43b60 <e38604> {k12} @dt=0x55a8ab6dff80@(G/w1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x55a8abc43c80 <e41992> {k13} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: CONST 0x55a8abc43d40 <e38605> {k13} @dt=0x55a8ab701890@(G/w32)  32'hbfc00000
    1:2:2:2:2: VARREF 0x55a8abc43eb0 <e38606> {k13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [LV] => VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:2:2: ASSIGNDLY 0x55a8abc43fd0 <e38610> {k14} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abc44090 <e38608> {k14} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abc44200 <e38609> {k14} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch [LV] => VAR 0x55a8abc0f000 <e35861> {c31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:2: IF 0x55a8abc44320 <e11870> {k16}
    1:2:2:1: AND 0x55a8abc443f0 <e40811> {k16} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1: AND 0x55a8abc444b0 <e40807> {k16} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:1: NOT 0x55a8abc44570 <e40789> {k16} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x55a8abc44630 <e40773> {k16} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_fetch [RV] <- VAR 0x55a8abc1bb80 <e36062> {c159} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:2:1:1:2: NOT 0x55a8abc44750 <e40790> {k16} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55a8abc44810 <e40781> {k16} @dt=0x55a8ab6dff80@(G/w1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:1:2: NOT 0x55a8abc44930 <e40808> {k16} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:2:1: VARREF 0x55a8abc449f0 <e40799> {k16} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x55a8abc0f000 <e35861> {c31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:2:2: ASSIGNDLY 0x55a8abc44b10 <e41998> {k17} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: VARREF 0x55a8abc44bd0 <e38619> {k17} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [RV] <- VAR 0x55a8abc0ea00 <e35857> {c27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2:2:2:2: VARREF 0x55a8abc44cf0 <e38620> {k17} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [LV] => VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:2:2: IF 0x55a8abc44e10 <e11867> {k18}
    1:2:2:2:1: EQ 0x55a8abc44ee0 <e38633> {k18} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1:1: CONST 0x55a8abc44fa0 <e40816> {k18} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:2:2:1:2: VARREF 0x55a8abc45110 <e40817> {k18} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [RV] <- VAR 0x55a8abc0ea00 <e35857> {c27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2:2:2:2: ASSIGNDLY 0x55a8abc45230 <e41995> {k19} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc452f0 <e38634> {k19} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc454a0 <e38635> {k19} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch [LV] => VAR 0x55a8abc0f000 <e35861> {c31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2: ASSIGNALIAS 0x55a8abc455c0 <e44289> {d3} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc45680 <e44286> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:2: VARREF 0x55a8abc457c0 <e44287> {d3} @dt=0x55a8ab701890@(G/w32)  plus_four_adder__DOT__a [LV] => VAR 0x55a8abc45fa0 <e44311> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__plus_four_adder__DOT__a PORT
    1:2: ASSIGNALIAS 0x55a8abc45c70 <e44305> {d4} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc45d30 <e44302> {d4} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x55a8abc0ed00 <e35859> {c29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x55a8abc45e80 <e44303> {d4} @dt=0x55a8ab701890@(G/w32)  plus_four_adder__DOT__z [LV] => VAR 0x55a8abc462e0 <e36755> {d4} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__plus_four_adder__DOT__z PORT
    1:2: VAR 0x55a8abc45fa0 <e44311> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__plus_four_adder__DOT__a PORT
    1:2: VAR 0x55a8abc46140 <e36754> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__plus_four_adder__DOT__b PORT
    1:2:3: CONST 0x55a8abd4b690 <e53249> {c214} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2: VAR 0x55a8abc462e0 <e36755> {d4} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__plus_four_adder__DOT__z PORT
    1:2: ASSIGNW 0x55a8abc46480 <e36760> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:1: ADD 0x55a8abc46540 <e36758> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1: CONST 0x55a8abc46740 <e53252> {c214} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:1:2: VARREF 0x55a8abc46600 <e53253> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:2: VARREF 0x55a8abc468f0 <e36759> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch [LV] => VAR 0x55a8abc0ed00 <e35859> {c29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2: ASSIGNALIAS 0x55a8abc46a40 <e44325> {i6} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc46b00 <e44322> {i6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:2: VARREF 0x55a8abc46c50 <e44323> {i6} @dt=0x55a8ab6dff80@(G/w1)  program_counter_multiplexer__DOT__control [LV] => VAR 0x55a8abc47a70 <e38552> {i6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__control PORT
    1:2: ASSIGNALIAS 0x55a8abc46d70 <e44334> {i7} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc46e30 <e44331> {i7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x55a8abc0ed00 <e35859> {c29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x55a8abc46f80 <e44332> {i7} @dt=0x55a8ab701890@(G/w32)  program_counter_multiplexer__DOT__input_0 [LV] => VAR 0x55a8abc47c30 <e38553> {i7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x55a8abc470a0 <e44343> {i8} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc47160 <e44340> {i8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode [RV] <- VAR 0x55a8abc10800 <e35875> {c53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode VAR
    1:2:2: VARREF 0x55a8abc472b0 <e44341> {i8} @dt=0x55a8ab701890@(G/w32)  program_counter_multiplexer__DOT__input_1 [LV] => VAR 0x55a8abc47df0 <e38554> {i8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x55a8abc473d0 <e44352> {i10} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc47490 <e44349> {i10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out [RV] <- VAR 0x55a8abc0ee80 <e35860> {c30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out VAR
    1:2:2: VARREF 0x55a8abc475e0 <e44350> {i10} @dt=0x55a8ab701890@(G/w32)  program_counter_multiplexer__DOT__resolved [LV] => VAR 0x55a8abc47fb0 <e38555> {i10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__resolved PORT
    1:2: VAR 0x55a8abc47700 <e44354> {i3} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x55a8abc478c0 <e38550> {c218} @dt=0x55a8abad10a0@(G/sw32)  32'sh20
    1:2: VAR 0x55a8abc47a70 <e38552> {i6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__control PORT
    1:2: VAR 0x55a8abc47c30 <e38553> {i7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__input_0 PORT
    1:2: VAR 0x55a8abc47df0 <e38554> {i8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__input_1 PORT
    1:2: VAR 0x55a8abc47fb0 <e38555> {i10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer__DOT__resolved PORT
    1:2: ASSIGNW 0x55a8abc48170 <e38561> {i13} @dt=0x55a8ab701890@(G/w32)
    1:2:1: COND 0x55a8abc48230 <e38559> {i13} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1: VARREF 0x55a8abc482f0 <e38556> {i13} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:1:2: VARREF 0x55a8abc48440 <e38557> {i13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode [RV] <- VAR 0x55a8abc10800 <e35875> {c53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode VAR
    1:2:1:3: VARREF 0x55a8abc48590 <e38558> {i13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x55a8abc0ed00 <e35859> {c29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x55a8abc486e0 <e38560> {i13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out [LV] => VAR 0x55a8abc0ee80 <e35860> {c30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out VAR
    1:2: ASSIGNALIAS 0x55a8abc48830 <e44368> {i6} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc488f0 <e44365> {i6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55a8abc19300 <e36035> {c124} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:2: VARREF 0x55a8abc48a40 <e44366> {i6} @dt=0x55a8ab6dff80@(G/w1)  program_counter_multiplexer_two__DOT__control [LV] => VAR 0x55a8abc49850 <e38552> {i6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__control PORT
    1:2: ASSIGNALIAS 0x55a8abc48b60 <e44377> {i7} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc48c20 <e44374> {i7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out [RV] <- VAR 0x55a8abc0ee80 <e35860> {c30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out VAR
    1:2:2: VARREF 0x55a8abc48d70 <e44375> {i7} @dt=0x55a8ab701890@(G/w32)  program_counter_multiplexer_two__DOT__input_0 [LV] => VAR 0x55a8abc49a10 <e38553> {i7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x55a8abc48e90 <e44386> {i8} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc48f50 <e44383> {i8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved [RV] <- VAR 0x55a8abc1a080 <e36044> {c135} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved VAR
    1:2:2: VARREF 0x55a8abc490a0 <e44384> {i8} @dt=0x55a8ab701890@(G/w32)  program_counter_multiplexer_two__DOT__input_1 [LV] => VAR 0x55a8abc49bd0 <e38554> {i8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x55a8abc491c0 <e44395> {i10} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc49280 <e44392> {i10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [RV] <- VAR 0x55a8abc0ea00 <e35857> {c27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2:2: VARREF 0x55a8abc493c0 <e44393> {i10} @dt=0x55a8ab701890@(G/w32)  program_counter_multiplexer_two__DOT__resolved [LV] => VAR 0x55a8abc49d90 <e38555> {i10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__resolved PORT
    1:2: VAR 0x55a8abc494e0 <e44397> {i3} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x55a8abc496a0 <e38550> {c218} @dt=0x55a8abad10a0@(G/sw32)  32'sh20
    1:2: VAR 0x55a8abc49850 <e38552> {i6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__control PORT
    1:2: VAR 0x55a8abc49a10 <e38553> {i7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__input_0 PORT
    1:2: VAR 0x55a8abc49bd0 <e38554> {i8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__input_1 PORT
    1:2: VAR 0x55a8abc49d90 <e38555> {i10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_multiplexer_two__DOT__resolved PORT
    1:2: ASSIGNW 0x55a8abc49f50 <e38561> {i13} @dt=0x55a8ab701890@(G/w32)
    1:2:1: COND 0x55a8abc4a010 <e38559> {i13} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1: VARREF 0x55a8abc4a0d0 <e38556> {i13} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55a8abc19300 <e36035> {c124} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:1:2: VARREF 0x55a8abc4a220 <e38557> {i13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved [RV] <- VAR 0x55a8abc1a080 <e36044> {c135} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory_resolved VAR
    1:2:1:3: VARREF 0x55a8abc4a370 <e38558> {i13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out [RV] <- VAR 0x55a8abc0ee80 <e35860> {c30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_mux_1_out VAR
    1:2:2: VARREF 0x55a8abc4a4c0 <e38560> {i13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [LV] => VAR 0x55a8abc0ea00 <e35857> {c27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2: ASSIGNALIAS 0x55a8abc4a600 <e44411> {o3} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc4a6c0 <e44408> {o3} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2: VARREF 0x55a8abc4a7e0 <e44409> {o3} @dt=0x55a8ab6dff80@(G/w1)  fetch_decode_register__DOT__clk [LV] => VAR 0x55a8abc4bef0 <e44476> {o3} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x55a8abc4a900 <e44420> {o4} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc4a9c0 <e44417> {o4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55a8abc1bd00 <e36063> {c160} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:2: VARREF 0x55a8abc4aae0 <e44418> {o4} @dt=0x55a8ab6dff80@(G/w1)  fetch_decode_register__DOT__enable [LV] => VAR 0x55a8abc4c0a0 <e39175> {o4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__enable PORT
    1:2: ASSIGNALIAS 0x55a8abc4ac00 <e44429> {o5} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc4acc0 <e44426> {o5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:2: VARREF 0x55a8abc4ae10 <e44427> {o5} @dt=0x55a8ab6dff80@(G/w1)  fetch_decode_register__DOT__clear [LV] => VAR 0x55a8abc4c250 <e39176> {o5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__clear PORT
    1:2: ASSIGNALIAS 0x55a8abc4af30 <e44438> {o6} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc4aff0 <e44435> {o6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__reset [RV] <- VAR 0x55a8abc0d800 <e35847> {c8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2:2: VARREF 0x55a8abc4b110 <e44436> {o6} @dt=0x55a8ab6dff80@(G/w1)  fetch_decode_register__DOT__reset [LV] => VAR 0x55a8abc4c400 <e39177> {o6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__reset PORT
    1:2: ASSIGNALIAS 0x55a8abc4b230 <e44447> {o8} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc4b2f0 <e44444> {o8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x55a8abc0f000 <e35861> {c31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:2: VARREF 0x55a8abc4b410 <e44445> {o8} @dt=0x55a8ab6dff80@(G/w1)  fetch_decode_register__DOT__HALT_fetch [LV] => VAR 0x55a8abc4c5b0 <e39178> {o8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__HALT_fetch PORT
    1:2: ASSIGNALIAS 0x55a8abc4b530 <e44456> {o9} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc4b5f0 <e44453> {o9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode [RV] <- VAR 0x55a8abc10680 <e35874> {c48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:2: VARREF 0x55a8abc4b710 <e44454> {o9} @dt=0x55a8ab6dff80@(G/w1)  fetch_decode_register__DOT__HALT_decode [LV] => VAR 0x55a8abc4c760 <e39179> {o9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__HALT_decode PORT
    1:2: ASSIGNALIAS 0x55a8abc4b830 <e44465> {o11} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc4b8f0 <e44462> {o11} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x55a8abc0ed00 <e35859> {c29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2:2: VARREF 0x55a8abc4ba40 <e44463> {o11} @dt=0x55a8ab701890@(G/w32)  fetch_decode_register__DOT__program_counter_plus_four_fetch [LV] => VAR 0x55a8abc4c910 <e39180> {o11} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__program_counter_plus_four_fetch PORT
    1:2: ASSIGNALIAS 0x55a8abc4bb90 <e44474> {o13} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc4bc50 <e44471> {o13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x55a8abc4bda0 <e44472> {o13} @dt=0x55a8ab701890@(G/w32)  fetch_decode_register__DOT__program_counter_plus_four_decode [LV] => VAR 0x55a8abc4cac0 <e39181> {o13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__program_counter_plus_four_decode PORT
    1:2: VAR 0x55a8abc4bef0 <e44476> {o3} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__clk PORT
    1:2: VAR 0x55a8abc4c0a0 <e39175> {o4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__enable PORT
    1:2: VAR 0x55a8abc4c250 <e39176> {o5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__clear PORT
    1:2: VAR 0x55a8abc4c400 <e39177> {o6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__reset PORT
    1:2: VAR 0x55a8abc4c5b0 <e39178> {o8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__HALT_fetch PORT
    1:2: VAR 0x55a8abc4c760 <e39179> {o9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__fetch_decode_register__DOT__HALT_decode PORT
    1:2: VAR 0x55a8abc4c910 <e39180> {o11} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__program_counter_plus_four_fetch PORT
    1:2: VAR 0x55a8abc4cac0 <e39181> {o13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__fetch_decode_register__DOT__program_counter_plus_four_decode PORT
    1:2: ALWAYS 0x55a8abc4ccc0 <e14736> {o17} [always_ff]
    1:2:1: SENTREE 0x55a8abc4cd80 <e14636> {o17}
    1:2:1:1: SENITEM 0x55a8abc4ce40 <e14630> {o17} [POS]
    1:2:1:1:1: VARREF 0x55a8abc4cf00 <e39182> {o17} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:1:1: SENITEM 0x55a8abc4d020 <e14635> {o17} [POS]
    1:2:1:1:1: VARREF 0x55a8abc4d0e0 <e39183> {o17} @dt=0x55a8ab6dff80@(G/w1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x55a8abc4d200 <e42043> {o18}
    1:2:2:1: VARREF 0x55a8abc4d2d0 <e39184> {o18} @dt=0x55a8ab6dff80@(G/w1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x55a8abc4d3f0 <e42031> {o19} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: CONST 0x55a8abc4d4b0 <e40214> {o19} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55a8abc4d660 <e39197> {o19} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [LV] => VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2:2: ASSIGNDLY 0x55a8abc4d7b0 <e39201> {o20} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abc4d870 <e39199> {o20} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abc4da20 <e39200> {o20} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode [LV] => VAR 0x55a8abc10680 <e35874> {c48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:2:3: IF 0x55a8abc4db40 <e14731> {o22}
    1:2:2:3:1: NOT 0x55a8abc4dc10 <e40757> {o22} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1:1: VARREF 0x55a8abc4dcd0 <e40755> {o22} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55a8abc1bd00 <e36063> {c160} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:2:3:2: IF 0x55a8abc4ddf0 <e42040> {o23}
    1:2:2:3:2:1: VARREF 0x55a8abc4dec0 <e39204> {o23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:2:3:2:2: ASSIGNDLY 0x55a8abc4e010 <e42034> {o24} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:1: CONST 0x55a8abc4e0d0 <e40226> {o24} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:2:3:2:2:2: VARREF 0x55a8abc4e280 <e39217> {o24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [LV] => VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2:3:2:2: ASSIGNDLY 0x55a8abc4e3d0 <e39221> {o25} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:2:1: CONST 0x55a8abc4e490 <e39219> {o25} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:3:2:2:2: VARREF 0x55a8abc4e640 <e39220> {o25} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode [LV] => VAR 0x55a8abc10680 <e35874> {c48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:2:3:2:3: ASSIGNDLY 0x55a8abc4e760 <e42037> {o27} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:3:1: VARREF 0x55a8abc4e820 <e39222> {o27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch [RV] <- VAR 0x55a8abc0ed00 <e35859> {c29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_fetch VAR
    1:2:2:3:2:3:2: VARREF 0x55a8abc4e970 <e39223> {o27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [LV] => VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2:3:2:3: ASSIGNDLY 0x55a8abc4eac0 <e39227> {o28} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:2:3:1: VARREF 0x55a8abc4eb80 <e39225> {o28} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x55a8abc0f000 <e35861> {c31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:2:3:2:3:2: VARREF 0x55a8abc4eca0 <e39226> {o28} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode [LV] => VAR 0x55a8abc10680 <e35874> {c48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2: ASSIGNALIAS 0x55a8abc4edc0 <e44490> {f3} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc4ee80 <e44487> {f3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2: VARREF 0x55a8abc4efc0 <e44488> {f3} @dt=0x55a8ab701890@(G/w32)  control_unit__DOT__instruction [LV] => VAR 0x55a8abc51740 <e44600> {f3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__control_unit__DOT__instruction PORT
    1:2: ASSIGNALIAS 0x55a8abc4f0e0 <e44499> {f5} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc4f1a0 <e44496> {f5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [RV] <- VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2: VARREF 0x55a8abc4f2e0 <e44497> {f5} @dt=0x55a8ab6dff80@(G/w1)  control_unit__DOT__register_write [LV] => VAR 0x55a8abc518f0 <e37323> {f5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__register_write PORT
    1:2: ASSIGNALIAS 0x55a8abc4f400 <e44508> {f6} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc4f4c0 <e44505> {f6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [RV] <- VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2: VARREF 0x55a8abc4f610 <e44506> {f6} @dt=0x55a8ab6dff80@(G/w1)  control_unit__DOT__memory_to_register [LV] => VAR 0x55a8abc51aa0 <e37324> {f6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__memory_to_register PORT
    1:2: ASSIGNALIAS 0x55a8abc4f750 <e44517> {f7} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc4f810 <e44514> {f7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [RV] <- VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2: VARREF 0x55a8abc4f950 <e44515> {f7} @dt=0x55a8ab6dff80@(G/w1)  control_unit__DOT__memory_write [LV] => VAR 0x55a8abc51c70 <e37325> {f7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__memory_write PORT
    1:2: ASSIGNALIAS 0x55a8abc4fa70 <e44526> {f8} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:1: VARREF 0x55a8abc4fb30 <e44523> {f8} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [RV] <- VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2: VARREF 0x55a8abc4fc70 <e44524> {f8} @dt=0x55a8ab70d3b0@(G/w2)  control_unit__DOT__ALU_src_B [LV] => VAR 0x55a8abc51e20 <e37326> {f8} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__control_unit__DOT__ALU_src_B PORT
    1:2: ASSIGNALIAS 0x55a8abc4fd90 <e44535> {f9} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:1: VARREF 0x55a8abc4fe50 <e44532> {f9} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [RV] <- VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2: VARREF 0x55a8abc4ffa0 <e44533> {f9} @dt=0x55a8ab70d3b0@(G/w2)  control_unit__DOT__register_destination [LV] => VAR 0x55a8abc51fd0 <e37327> {f9} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__control_unit__DOT__register_destination PORT
    1:2: ASSIGNALIAS 0x55a8abc500e0 <e44544> {f10} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc501a0 <e44541> {f10} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2: VARREF 0x55a8abc502c0 <e44542> {f10} @dt=0x55a8ab6dff80@(G/w1)  control_unit__DOT__branch [LV] => VAR 0x55a8abc521a0 <e37328> {f10} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__branch PORT
    1:2: ASSIGNALIAS 0x55a8abc503e0 <e44553> {f11} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:1: VARREF 0x55a8abc504a0 <e44550> {f11} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [RV] <- VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2: VARREF 0x55a8abc505e0 <e44551> {f11} @dt=0x55a8ab70f9b0@(G/w6)  control_unit__DOT__ALU_function [LV] => VAR 0x55a8abc52350 <e37329> {f11} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__ALU_function PORT
    1:2: ASSIGNALIAS 0x55a8abc50700 <e44562> {f12} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc507c0 <e44559> {f12} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2: VARREF 0x55a8abc50910 <e44560> {f12} @dt=0x55a8ab6dff80@(G/w1)  control_unit__DOT__program_counter_multiplexer_jump [LV] => VAR 0x55a8abc52500 <e37330> {f12} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__program_counter_multiplexer_jump PORT
    1:2: ASSIGNALIAS 0x55a8abc50a60 <e44571> {f13} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc50b20 <e44568> {f13} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [RV] <- VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2: VARREF 0x55a8abc50c60 <e44569> {f13} @dt=0x55a8ab6dff80@(G/w1)  control_unit__DOT__j_instruction [LV] => VAR 0x55a8abc526f0 <e37331> {f13} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__j_instruction PORT
    1:2: ASSIGNALIAS 0x55a8abc50d80 <e44580> {f14} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc50e40 <e44577> {f14} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [RV] <- VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2: VARREF 0x55a8abc50f90 <e44578> {f14} @dt=0x55a8ab6dff80@(G/w1)  control_unit__DOT__LO_register_write [LV] => VAR 0x55a8abc528a0 <e37332> {f14} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__LO_register_write PORT
    1:2: ASSIGNALIAS 0x55a8abc510d0 <e44589> {f15} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc51190 <e44586> {f15} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2: VARREF 0x55a8abc512e0 <e44587> {f15} @dt=0x55a8ab6dff80@(G/w1)  control_unit__DOT__HI_register_write [LV] => VAR 0x55a8abc52a70 <e37333> {f15} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__HI_register_write PORT
    1:2: ASSIGNALIAS 0x55a8abc51420 <e44598> {f16} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc514e0 <e44595> {f16} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2: VARREF 0x55a8abc51620 <e44596> {f16} @dt=0x55a8ab6dff80@(G/w1)  control_unit__DOT__using_HI_LO [LV] => VAR 0x55a8abc52c40 <e37334> {f16} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__using_HI_LO PORT
    1:2: VAR 0x55a8abc51740 <e44600> {f3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__control_unit__DOT__instruction PORT
    1:2: VAR 0x55a8abc518f0 <e37323> {f5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__register_write PORT
    1:2: VAR 0x55a8abc51aa0 <e37324> {f6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__memory_to_register PORT
    1:2: VAR 0x55a8abc51c70 <e37325> {f7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__memory_write PORT
    1:2: VAR 0x55a8abc51e20 <e37326> {f8} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__control_unit__DOT__ALU_src_B PORT
    1:2: VAR 0x55a8abc51fd0 <e37327> {f9} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__control_unit__DOT__register_destination PORT
    1:2: VAR 0x55a8abc521a0 <e37328> {f10} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__branch PORT
    1:2: VAR 0x55a8abc52350 <e37329> {f11} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__ALU_function PORT
    1:2: VAR 0x55a8abc52500 <e37330> {f12} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__program_counter_multiplexer_jump PORT
    1:2: VAR 0x55a8abc526f0 <e37331> {f13} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__j_instruction PORT
    1:2: VAR 0x55a8abc528a0 <e37332> {f14} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__LO_register_write PORT
    1:2: VAR 0x55a8abc52a70 <e37333> {f15} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__HI_register_write PORT
    1:2: VAR 0x55a8abc52c40 <e37334> {f16} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__control_unit__DOT__using_HI_LO PORT
    1:2: VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2: VAR 0x55a8abc52f90 <e37336> {f20} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2: VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2: ALWAYS 0x55a8abc532e0 <e10067> {f23} [always_comb]
    1:2:2: ASSIGN 0x55a8abc533a0 <e41926> {f24} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:1: SEL 0x55a8abc53460 <e37349> {f24} @dt=0x55a8ab70f9b0@(G/w6) decl[31:0]]
    1:2:2:1:1: VARREF 0x55a8abc53530 <e37338> {f24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2:1:2: CONST 0x55a8abc53670 <e28300> {f24} @dt=0x55a8aba6c550@(G/sw5)  5'h1a
    1:2:2:1:3: CONST 0x55a8abc53820 <e37348> {f24} @dt=0x55a8ab701890@(G/w32)  32'h6
    1:2:2:2: VARREF 0x55a8abc539d0 <e37350> {f24} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op [LV] => VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:2: ASSIGN 0x55a8abc53b10 <e37365> {f25} @dt=0x55a8ab717400@(G/w5)
    1:2:2:1: SEL 0x55a8abc53bd0 <e37363> {f25} @dt=0x55a8ab717400@(G/w5) decl[31:0]]
    1:2:2:1:1: VARREF 0x55a8abc53ca0 <e37352> {f25} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2:1:2: CONST 0x55a8abc53de0 <e28347> {f25} @dt=0x55a8aba6c550@(G/sw5)  5'h10
    1:2:2:1:3: CONST 0x55a8abc53f90 <e37362> {f25} @dt=0x55a8ab701890@(G/w32)  32'h5
    1:2:2:2: VARREF 0x55a8abc54140 <e37364> {f25} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt [LV] => VAR 0x55a8abc52f90 <e37336> {f20} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:2: ASSIGN 0x55a8abc54280 <e37379> {f26} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:1: SEL 0x55a8abc54340 <e37377> {f26} @dt=0x55a8ab70f9b0@(G/w6) decl[31:0]]
    1:2:2:1:1: VARREF 0x55a8abc54410 <e37366> {f26} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:2:1:2: CONST 0x55a8abc54550 <e28394> {f26} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:1:3: CONST 0x55a8abc54700 <e37376> {f26} @dt=0x55a8ab701890@(G/w32)  32'h6
    1:2:2:2: VARREF 0x55a8abc548b0 <e37378> {f26} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [LV] => VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2: CASE 0x55a8abc54a00 <e10065> {f27}
    1:2:2:1: VARREF 0x55a8abc54ad0 <e37380> {f27} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:2:2: CASEITEM 0x55a8abc54c10 <e7438> {f28}
    1:2:2:2:1: CONST 0x55a8abc54cd0 <e37381> {f28} @dt=0x55a8ab70f9b0@(G/w6)  6'h0
    1:2:2:2:2: ASSIGN 0x55a8abc54e80 <e41863> {f29} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc54f40 <e37382> {f29} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc550f0 <e37383> {f29} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc55230 <e37387> {f30} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc552f0 <e37385> {f30} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc554a0 <e37386> {f30} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc555f0 <e37390> {f31} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc556b0 <e37388> {f31} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc55860 <e37389> {f31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc559a0 <e37393> {f32} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc55a60 <e37391> {f32} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc55c10 <e37392> {f32} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc55d50 <e37396> {f33} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc55e10 <e37394> {f33} @dt=0x55a8ab70d3b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55a8abc55fc0 <e37395> {f33} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc56110 <e37399> {f34} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc561d0 <e37397> {f34} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc56380 <e37398> {f34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc564a0 <e37420> {f35} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: OR 0x55a8abc56560 <e41368> {f35} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1: OR 0x55a8abc56620 <e41364> {f35} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1:1: OR 0x55a8abc566e0 <e41350> {f35} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1:1:1: OR 0x55a8abc567a0 <e41336> {f35} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1:1:1:1: EQ 0x55a8abc56860 <e41322> {f35} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1:1:1:1:1: CONST 0x55a8abc56920 <e41313> {f35} @dt=0x55a8ab70f9b0@(G/w6)  6'h18
    1:2:2:2:2:1:1:1:1:1:2: VARREF 0x55a8abc56ad0 <e41314> {f35} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:1:1:2: EQ 0x55a8abc56c20 <e41323> {f35} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1:1:1:2:1: CONST 0x55a8abc56ce0 <e41317> {f35} @dt=0x55a8ab70f9b0@(G/w6)  6'h19
    1:2:2:2:2:1:1:1:1:2:2: VARREF 0x55a8abc56e90 <e41318> {f35} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:1:2: EQ 0x55a8abc56fe0 <e41337> {f35} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1:1:2:1: CONST 0x55a8abc570a0 <e41331> {f35} @dt=0x55a8ab70f9b0@(G/w6)  6'h1a
    1:2:2:2:2:1:1:1:2:2: VARREF 0x55a8abc57250 <e41332> {f35} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:2: EQ 0x55a8abc573a0 <e41351> {f35} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1:2:1: CONST 0x55a8abc57460 <e41345> {f35} @dt=0x55a8ab70f9b0@(G/w6)  6'h1b
    1:2:2:2:2:1:1:2:2: VARREF 0x55a8abc57610 <e41346> {f35} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:2: EQ 0x55a8abc57760 <e41365> {f35} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x55a8abc57820 <e41359> {f35} @dt=0x55a8ab70f9b0@(G/w6)  6'h11
    1:2:2:2:2:1:2:2: VARREF 0x55a8abc579d0 <e41360> {f35} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: VARREF 0x55a8abc57b20 <e37419> {f35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc57c70 <e37441> {f36} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: OR 0x55a8abc57d30 <e41428> {f36} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1: OR 0x55a8abc57df0 <e41424> {f36} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1:1: OR 0x55a8abc57eb0 <e41410> {f36} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1:1:1: OR 0x55a8abc57f70 <e41396> {f36} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1:1:1:1: EQ 0x55a8abc58030 <e41382> {f36} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1:1:1:1:1: CONST 0x55a8abc580f0 <e41373> {f36} @dt=0x55a8ab70f9b0@(G/w6)  6'h18
    1:2:2:2:2:1:1:1:1:1:2: VARREF 0x55a8abc582a0 <e41374> {f36} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:1:1:2: EQ 0x55a8abc583f0 <e41383> {f36} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1:1:1:2:1: CONST 0x55a8abc584b0 <e41377> {f36} @dt=0x55a8ab70f9b0@(G/w6)  6'h19
    1:2:2:2:2:1:1:1:1:2:2: VARREF 0x55a8abc58660 <e41378> {f36} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:1:2: EQ 0x55a8abc587b0 <e41397> {f36} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1:1:2:1: CONST 0x55a8abc58870 <e41391> {f36} @dt=0x55a8ab70f9b0@(G/w6)  6'h1a
    1:2:2:2:2:1:1:1:2:2: VARREF 0x55a8abc58a20 <e41392> {f36} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:1:2: EQ 0x55a8abc58b70 <e41411> {f36} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1:2:1: CONST 0x55a8abc58c30 <e41405> {f36} @dt=0x55a8ab70f9b0@(G/w6)  6'h1b
    1:2:2:2:2:1:1:2:2: VARREF 0x55a8abc58de0 <e41406> {f36} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:2: EQ 0x55a8abc58f30 <e41425> {f36} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x55a8abc58ff0 <e41419> {f36} @dt=0x55a8ab70f9b0@(G/w6)  6'h13
    1:2:2:2:2:1:2:2: VARREF 0x55a8abc591a0 <e41420> {f36} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: VARREF 0x55a8abc592f0 <e37440> {f36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: CASE 0x55a8abc59440 <e7364> {f37}
    1:2:2:2:2:1: VARREF 0x55a8abc59510 <e37442> {f37} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: CASEITEM 0x55a8abc59660 <e7298> {f38}
    1:2:2:2:2:2:1: CONST 0x55a8abc59720 <e37443> {f38} @dt=0x55a8ab70f9b0@(G/w6)  6'h11
    1:2:2:2:2:2:2: ASSIGN 0x55a8abc598d0 <e41848> {f39} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:2:2:1: CONST 0x55a8abc59990 <e37444> {f39} @dt=0x55a8ab70f9b0@(G/w6)  6'h3f
    1:2:2:2:2:2:2:2: VARREF 0x55a8abc59b40 <e37445> {f39} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2:2: CASEITEM 0x55a8abc59c80 <e7317> {f41}
    1:2:2:2:2:2:1: CONST 0x55a8abc59d40 <e37447> {f41} @dt=0x55a8ab70f9b0@(G/w6)  6'h13
    1:2:2:2:2:2:2: ASSIGN 0x55a8abc59ef0 <e41851> {f42} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:2:2:1: CONST 0x55a8abc59fb0 <e37448> {f42} @dt=0x55a8ab70f9b0@(G/w6)  6'h3e
    1:2:2:2:2:2:2:2: VARREF 0x55a8abc5a160 <e37449> {f42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2:2: CASEITEM 0x55a8abc5a2a0 <e7336> {f44}
    1:2:2:2:2:2:1: CONST 0x55a8abc5a360 <e37451> {f44} @dt=0x55a8ab70f9b0@(G/w6)  6'h10
    1:2:2:2:2:2:2: ASSIGN 0x55a8abc5a510 <e41854> {f45} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:2:2:1: CONST 0x55a8abc5a5d0 <e37452> {f45} @dt=0x55a8ab70f9b0@(G/w6)  6'h3e
    1:2:2:2:2:2:2:2: VARREF 0x55a8abc5a780 <e37453> {f45} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2:2: CASEITEM 0x55a8abc5a8c0 <e7355> {f47}
    1:2:2:2:2:2:1: CONST 0x55a8abc5a980 <e37455> {f47} @dt=0x55a8ab70f9b0@(G/w6)  6'h12
    1:2:2:2:2:2:2: ASSIGN 0x55a8abc5ab30 <e41857> {f48} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:2:2:1: CONST 0x55a8abc5abf0 <e37456> {f48} @dt=0x55a8ab70f9b0@(G/w6)  6'h3f
    1:2:2:2:2:2:2:2: VARREF 0x55a8abc5ada0 <e37457> {f48} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2:2: CASEITEM 0x55a8abc5aee0 <e7363> {f50}
    1:2:2:2:2:2:2: ASSIGN 0x55a8abc5afa0 <e41860> {f51} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:2:2:1: VARREF 0x55a8abc5b060 <e37459> {f51} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2:2:2: VARREF 0x55a8abc5b1b0 <e37460> {f51} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc5b2f0 <e37470> {f54} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: OR 0x55a8abc5b3b0 <e41446> {f54} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1: EQ 0x55a8abc5b470 <e41442> {f54} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1:1: CONST 0x55a8abc5b530 <e41433> {f54} @dt=0x55a8ab70f9b0@(G/w6)  6'h8
    1:2:2:2:2:1:1:2: VARREF 0x55a8abc5b6e0 <e41434> {f54} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:2: EQ 0x55a8abc5b830 <e41443> {f54} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x55a8abc5b8f0 <e41437> {f54} @dt=0x55a8ab70f9b0@(G/w6)  6'h9
    1:2:2:2:2:1:2:2: VARREF 0x55a8abc5baa0 <e41438> {f54} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: VARREF 0x55a8abc5bbf0 <e37469> {f54} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc5bd40 <e37473> {f55} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc5be00 <e37471> {f55} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc5bfb0 <e37472> {f55} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc5c0f0 <e37482> {f56} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: OR 0x55a8abc5c1b0 <e41464> {f56} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1: EQ 0x55a8abc5c270 <e41460> {f56} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1:1: CONST 0x55a8abc5c330 <e41451> {f56} @dt=0x55a8ab70f9b0@(G/w6)  6'h10
    1:2:2:2:2:1:1:2: VARREF 0x55a8abc5c4e0 <e41452> {f56} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:1:2: EQ 0x55a8abc5c630 <e41461> {f56} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x55a8abc5c6f0 <e41455> {f56} @dt=0x55a8ab70f9b0@(G/w6)  6'h12
    1:2:2:2:2:1:2:2: VARREF 0x55a8abc5c8a0 <e41456> {f56} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:2:2:2:2: VARREF 0x55a8abc5c9f0 <e37481> {f56} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc5cb30 <e7593> {f59}
    1:2:2:2:1: CONST 0x55a8abc5cbf0 <e37483> {f59} @dt=0x55a8ab70f9b0@(G/w6)  6'h1
    1:2:2:2:2: ASSIGN 0x55a8abc5cda0 <e41866> {f60} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: OR 0x55a8abc5ce60 <e41482> {f60} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1: EQ 0x55a8abc5cf20 <e41478> {f60} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1:1: CONST 0x55a8abc5cfe0 <e41469> {f60} @dt=0x55a8ab717400@(G/w5)  5'h11
    1:2:2:2:2:1:1:2: VARREF 0x55a8abc5d190 <e41470> {f60} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x55a8abc52f90 <e37336> {f20} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:2:2:2:1:2: EQ 0x55a8abc5d2d0 <e41479> {f60} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x55a8abc5d390 <e41473> {f60} @dt=0x55a8ab717400@(G/w5)  5'h10
    1:2:2:2:2:1:2:2: VARREF 0x55a8abc5d540 <e41474> {f60} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x55a8abc52f90 <e37336> {f20} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:2:2:2:2: VARREF 0x55a8abc5d680 <e37491> {f60} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc5d7c0 <e37495> {f61} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc5d880 <e37493> {f61} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc5da30 <e37494> {f61} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc5db80 <e37498> {f62} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc5dc40 <e37496> {f62} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc5ddf0 <e37497> {f62} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc5df30 <e37501> {f63} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc5dff0 <e37499> {f63} @dt=0x55a8ab70d3b0@(G/w2)  2'h2
    1:2:2:2:2:2: VARREF 0x55a8abc5e1a0 <e37500> {f63} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc5e2e0 <e37504> {f64} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc5e3a0 <e37502> {f64} @dt=0x55a8ab70d3b0@(G/w2)  2'h2
    1:2:2:2:2:2: VARREF 0x55a8abc5e550 <e37503> {f64} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc5e6a0 <e37507> {f65} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc5e760 <e37505> {f65} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc5e910 <e37506> {f65} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc5ea30 <e37510> {f66} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc5eaf0 <e37508> {f66} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc5eca0 <e37509> {f66} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc5edf0 <e37513> {f67} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: VARREF 0x55a8abc5eeb0 <e37511> {f67} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55a8abc5f000 <e37512> {f67} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc5f150 <e37516> {f68} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:1: CONST 0x55a8abc5f210 <e37514> {f68} @dt=0x55a8ab70f9b0@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55a8abc5f3c0 <e37515> {f68} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc5f500 <e37519> {f69} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc5f5c0 <e37517> {f69} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc5f770 <e37518> {f69} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc5f8c0 <e37522> {f70} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc5f980 <e37520> {f70} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc5fb30 <e37521> {f70} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc5fc70 <e37525> {f71} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc5fd30 <e37523> {f71} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc5fee0 <e37524> {f71} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc60020 <e7728> {f75}
    1:2:2:2:1: CONST 0x55a8abc600e0 <e37526> {f75} @dt=0x55a8ab70f9b0@(G/w6)  6'h2
    1:2:2:2:2: ASSIGN 0x55a8abc60290 <e41869> {f76} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc60350 <e37527> {f76} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc60500 <e37528> {f76} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc60640 <e37532> {f77} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc60700 <e37530> {f77} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc608b0 <e37531> {f77} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc60a00 <e37535> {f78} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc60ac0 <e37533> {f78} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc60c70 <e37534> {f78} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc60db0 <e37538> {f79} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc60e70 <e37536> {f79} @dt=0x55a8ab70d3b0@(G/w2)  2'h2
    1:2:2:2:2:2: VARREF 0x55a8abc61020 <e37537> {f79} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc61160 <e37541> {f80} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc61220 <e37539> {f80} @dt=0x55a8ab70d3b0@(G/w2)  2'h2
    1:2:2:2:2:2: VARREF 0x55a8abc613d0 <e37540> {f80} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc61520 <e37544> {f81} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc615e0 <e37542> {f81} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc61790 <e37543> {f81} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc618b0 <e37547> {f82} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc61970 <e37545> {f82} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc61b20 <e37546> {f82} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc61c70 <e37550> {f83} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: VARREF 0x55a8abc61d30 <e37548> {f83} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55a8abc61e80 <e37549> {f83} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc61fd0 <e37553> {f84} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:1: CONST 0x55a8abc62090 <e37551> {f84} @dt=0x55a8ab70f9b0@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55a8abc62240 <e37552> {f84} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc62380 <e37556> {f85} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc62440 <e37554> {f85} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc625f0 <e37555> {f85} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc62740 <e37559> {f86} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc62800 <e37557> {f86} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc629b0 <e37558> {f86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc62af0 <e37562> {f87} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc62bb0 <e37560> {f87} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc62d60 <e37561> {f87} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc62ea0 <e7863> {f89}
    1:2:2:2:1: CONST 0x55a8abc62f60 <e37563> {f89} @dt=0x55a8ab70f9b0@(G/w6)  6'h3
    1:2:2:2:2: ASSIGN 0x55a8abc63110 <e41872> {f90} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc631d0 <e37564> {f90} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc63380 <e37565> {f90} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc634c0 <e37569> {f91} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc63580 <e37567> {f91} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc63730 <e37568> {f91} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc63880 <e37572> {f92} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc63940 <e37570> {f92} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc63af0 <e37571> {f92} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc63c30 <e37575> {f93} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc63cf0 <e37573> {f93} @dt=0x55a8ab70d3b0@(G/w2)  2'h2
    1:2:2:2:2:2: VARREF 0x55a8abc63ea0 <e37574> {f93} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc63fe0 <e37578> {f94} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc640a0 <e37576> {f94} @dt=0x55a8ab70d3b0@(G/w2)  2'h2
    1:2:2:2:2:2: VARREF 0x55a8abc64250 <e37577> {f94} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc643a0 <e37581> {f95} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc64460 <e37579> {f95} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc64610 <e37580> {f95} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc64730 <e37584> {f96} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc647f0 <e37582> {f96} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc649a0 <e37583> {f96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc64af0 <e37587> {f97} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: VARREF 0x55a8abc64bb0 <e37585> {f97} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55a8abc64d00 <e37586> {f97} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc64e50 <e37590> {f98} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:1: CONST 0x55a8abc64f10 <e37588> {f98} @dt=0x55a8ab70f9b0@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55a8abc650c0 <e37589> {f98} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc65200 <e37593> {f99} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc652c0 <e37591> {f99} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc65470 <e37592> {f99} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc655c0 <e37596> {f100} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc65680 <e37594> {f100} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc65830 <e37595> {f100} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc65970 <e37599> {f101} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc65a30 <e37597> {f101} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc65be0 <e37598> {f101} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc65d20 <e7998> {f103}
    1:2:2:2:1: CONST 0x55a8abc65de0 <e37600> {f103} @dt=0x55a8ab70f9b0@(G/w6)  6'h4
    1:2:2:2:2: ASSIGN 0x55a8abc65f90 <e41875> {f104} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc66050 <e37601> {f104} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc66200 <e37602> {f104} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc66340 <e37606> {f105} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc66400 <e37604> {f105} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc665b0 <e37605> {f105} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc66700 <e37609> {f106} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc667c0 <e37607> {f106} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc66970 <e37608> {f106} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc66ab0 <e37612> {f107} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc66b70 <e37610> {f107} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc66d20 <e37611> {f107} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc66e60 <e37615> {f108} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc66f20 <e37613> {f108} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc670d0 <e37614> {f108} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc67220 <e37618> {f109} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc672e0 <e37616> {f109} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc67490 <e37617> {f109} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc675b0 <e37621> {f110} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc67670 <e37619> {f110} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc67820 <e37620> {f110} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc67970 <e37624> {f111} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: VARREF 0x55a8abc67a30 <e37622> {f111} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55a8abc67b80 <e37623> {f111} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc67cd0 <e37627> {f112} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:1: CONST 0x55a8abc67d90 <e37625> {f112} @dt=0x55a8ab70f9b0@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55a8abc67f40 <e37626> {f112} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc68080 <e37630> {f113} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc68140 <e37628> {f113} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc682f0 <e37629> {f113} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc68440 <e37633> {f114} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc68500 <e37631> {f114} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc686b0 <e37632> {f114} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc687f0 <e37636> {f115} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc688b0 <e37634> {f115} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc68a60 <e37635> {f115} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc68ba0 <e8133> {f118}
    1:2:2:2:1: CONST 0x55a8abc68c60 <e37637> {f118} @dt=0x55a8ab70f9b0@(G/w6)  6'h5
    1:2:2:2:2: ASSIGN 0x55a8abc68e10 <e41878> {f119} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc68ed0 <e37638> {f119} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc69080 <e37639> {f119} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc691c0 <e37643> {f120} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc69280 <e37641> {f120} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc69430 <e37642> {f120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc69580 <e37646> {f121} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc69640 <e37644> {f121} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc697f0 <e37645> {f121} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc69930 <e37649> {f122} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc699f0 <e37647> {f122} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc69ba0 <e37648> {f122} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc69ce0 <e37652> {f123} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc69da0 <e37650> {f123} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc69f50 <e37651> {f123} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6a0a0 <e37655> {f124} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc6a160 <e37653> {f124} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc6a310 <e37654> {f124} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6a430 <e37658> {f125} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc6a4f0 <e37656> {f125} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc6a6a0 <e37657> {f125} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6a7f0 <e37661> {f126} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: VARREF 0x55a8abc6a8b0 <e37659> {f126} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55a8abc6aa00 <e37660> {f126} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6ab50 <e37664> {f127} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:1: CONST 0x55a8abc6ac10 <e37662> {f127} @dt=0x55a8ab70f9b0@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55a8abc6adc0 <e37663> {f127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6af00 <e37667> {f128} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc6afc0 <e37665> {f128} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc6b170 <e37666> {f128} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6b2c0 <e37670> {f129} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc6b380 <e37668> {f129} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc6b530 <e37669> {f129} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6b670 <e37673> {f130} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc6b730 <e37671> {f130} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc6b8e0 <e37672> {f130} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc6ba20 <e8268> {f134}
    1:2:2:2:1: CONST 0x55a8abc6bae0 <e37674> {f134} @dt=0x55a8ab70f9b0@(G/w6)  6'h6
    1:2:2:2:2: ASSIGN 0x55a8abc6bc90 <e41881> {f135} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc6bd50 <e37675> {f135} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc6bf00 <e37676> {f135} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6c040 <e37680> {f136} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc6c100 <e37678> {f136} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc6c2b0 <e37679> {f136} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6c400 <e37683> {f137} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc6c4c0 <e37681> {f137} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc6c670 <e37682> {f137} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6c7b0 <e37686> {f138} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc6c870 <e37684> {f138} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc6ca20 <e37685> {f138} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6cb60 <e37689> {f139} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc6cc20 <e37687> {f139} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc6cdd0 <e37688> {f139} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6cf20 <e37692> {f140} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc6cfe0 <e37690> {f140} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc6d190 <e37691> {f140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6d2b0 <e37695> {f141} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc6d370 <e37693> {f141} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc6d520 <e37694> {f141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6d670 <e37698> {f142} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: VARREF 0x55a8abc6d730 <e37696> {f142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55a8abc6d880 <e37697> {f142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6d9d0 <e37701> {f143} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:1: CONST 0x55a8abc6da90 <e37699> {f143} @dt=0x55a8ab70f9b0@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55a8abc6dc40 <e37700> {f143} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6dd80 <e37704> {f144} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc6de40 <e37702> {f144} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc6dff0 <e37703> {f144} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6e140 <e37707> {f145} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc6e200 <e37705> {f145} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc6e3b0 <e37706> {f145} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6e4f0 <e37710> {f146} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc6e5b0 <e37708> {f146} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc6e760 <e37709> {f146} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc6e8a0 <e8403> {f148}
    1:2:2:2:1: CONST 0x55a8abc6e960 <e37711> {f148} @dt=0x55a8ab70f9b0@(G/w6)  6'h7
    1:2:2:2:2: ASSIGN 0x55a8abc6eb10 <e41884> {f149} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc6ebd0 <e37712> {f149} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc6ed80 <e37713> {f149} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6eec0 <e37717> {f150} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc6ef80 <e37715> {f150} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc6f130 <e37716> {f150} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6f280 <e37720> {f151} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc6f340 <e37718> {f151} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc6f4f0 <e37719> {f151} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6f630 <e37723> {f152} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc6f6f0 <e37721> {f152} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc6f8a0 <e37722> {f152} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6f9e0 <e37726> {f153} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc6faa0 <e37724> {f153} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc6fc50 <e37725> {f153} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc6fda0 <e37729> {f154} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc6fe60 <e37727> {f154} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc70010 <e37728> {f154} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc70130 <e37732> {f155} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc701f0 <e37730> {f155} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc703a0 <e37731> {f155} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc704f0 <e37735> {f156} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: VARREF 0x55a8abc705b0 <e37733> {f156} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55a8abc70700 <e37734> {f156} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc70850 <e37738> {f157} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:1: CONST 0x55a8abc70910 <e37736> {f157} @dt=0x55a8ab70f9b0@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55a8abc70ac0 <e37737> {f157} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc70c00 <e37741> {f158} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc70cc0 <e37739> {f158} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc70e70 <e37740> {f158} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc70fc0 <e37744> {f159} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc71080 <e37742> {f159} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc71230 <e37743> {f159} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc71370 <e37747> {f160} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc71430 <e37745> {f160} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc715e0 <e37746> {f160} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc71720 <e8538> {f163}
    1:2:2:2:1: CONST 0x55a8abc717e0 <e37748> {f163} @dt=0x55a8ab70f9b0@(G/w6)  6'h8
    1:2:2:2:2: ASSIGN 0x55a8abc71990 <e41887> {f164} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc71a50 <e37749> {f164} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc71c00 <e37750> {f164} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc71d40 <e37754> {f165} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc71e00 <e37752> {f165} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc71fb0 <e37753> {f165} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc72100 <e37757> {f166} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc721c0 <e37755> {f166} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc72370 <e37756> {f166} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc724b0 <e37760> {f167} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc72570 <e37758> {f167} @dt=0x55a8ab70d3b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55a8abc72720 <e37759> {f167} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc72860 <e37763> {f168} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc72920 <e37761> {f168} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc72ad0 <e37762> {f168} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc72c20 <e37766> {f169} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc72ce0 <e37764> {f169} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc72e90 <e37765> {f169} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc72fb0 <e37769> {f170} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc73070 <e37767> {f170} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc73220 <e37768> {f170} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc73370 <e37772> {f171} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: VARREF 0x55a8abc73430 <e37770> {f171} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55a8abc73580 <e37771> {f171} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc736d0 <e37775> {f172} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:1: CONST 0x55a8abc73790 <e37773> {f172} @dt=0x55a8ab70f9b0@(G/w6)  6'h20
    1:2:2:2:2:2: VARREF 0x55a8abc73940 <e37774> {f172} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc73a80 <e37778> {f173} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc73b40 <e37776> {f173} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc73cf0 <e37777> {f173} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc73e40 <e37781> {f174} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc73f00 <e37779> {f174} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc740b0 <e37780> {f174} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc741f0 <e37784> {f175} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc742b0 <e37782> {f175} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc74460 <e37783> {f175} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc745a0 <e8673> {f178}
    1:2:2:2:1: CONST 0x55a8abc74660 <e37785> {f178} @dt=0x55a8ab70f9b0@(G/w6)  6'h9
    1:2:2:2:2: ASSIGN 0x55a8abc74810 <e41890> {f179} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc748d0 <e37786> {f179} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc74a80 <e37787> {f179} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc74bc0 <e37791> {f180} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc74c80 <e37789> {f180} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc74e30 <e37790> {f180} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc74f80 <e37794> {f181} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc75040 <e37792> {f181} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc751f0 <e37793> {f181} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc75330 <e37797> {f182} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc753f0 <e37795> {f182} @dt=0x55a8ab70d3b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55a8abc755a0 <e37796> {f182} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc756e0 <e37800> {f183} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc757a0 <e37798> {f183} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc75950 <e37799> {f183} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc75aa0 <e37803> {f184} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc75b60 <e37801> {f184} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc75d10 <e37802> {f184} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc75e30 <e37806> {f185} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc75ef0 <e37804> {f185} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc760a0 <e37805> {f185} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc761f0 <e37809> {f186} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: VARREF 0x55a8abc762b0 <e37807> {f186} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55a8abc76400 <e37808> {f186} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc76550 <e37812> {f187} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:1: CONST 0x55a8abc76610 <e37810> {f187} @dt=0x55a8ab70f9b0@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x55a8abc767c0 <e37811> {f187} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc76900 <e37815> {f188} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc769c0 <e37813> {f188} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc76b70 <e37814> {f188} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc76cc0 <e37818> {f189} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc76d80 <e37816> {f189} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc76f30 <e37817> {f189} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc77070 <e37821> {f190} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc77130 <e37819> {f190} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc772e0 <e37820> {f190} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc77420 <e8808> {f193}
    1:2:2:2:1: CONST 0x55a8abc774e0 <e37822> {f193} @dt=0x55a8ab70f9b0@(G/w6)  6'ha
    1:2:2:2:2: ASSIGN 0x55a8abc77690 <e41893> {f194} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc77750 <e37823> {f194} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc77900 <e37824> {f194} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc77a40 <e37828> {f195} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc77b00 <e37826> {f195} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc77cb0 <e37827> {f195} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc77e00 <e37831> {f196} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc77ec0 <e37829> {f196} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc78070 <e37830> {f196} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc781b0 <e37834> {f197} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc78270 <e37832> {f197} @dt=0x55a8ab70d3b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55a8abc78420 <e37833> {f197} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc78560 <e37837> {f198} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc78620 <e37835> {f198} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc787d0 <e37836> {f198} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc78920 <e37840> {f199} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc789e0 <e37838> {f199} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc78b90 <e37839> {f199} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc78cb0 <e37843> {f200} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc78d70 <e37841> {f200} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc78f20 <e37842> {f200} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc79070 <e37846> {f201} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: VARREF 0x55a8abc79130 <e37844> {f201} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55a8abc79280 <e37845> {f201} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc793d0 <e37849> {f202} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:1: CONST 0x55a8abc79490 <e37847> {f202} @dt=0x55a8ab70f9b0@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x55a8abc79640 <e37848> {f202} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc79780 <e37852> {f203} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc79840 <e37850> {f203} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc799f0 <e37851> {f203} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc79b40 <e37855> {f204} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc79c00 <e37853> {f204} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc79db0 <e37854> {f204} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc79ef0 <e37858> {f205} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc79fb0 <e37856> {f205} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc7a160 <e37857> {f205} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc7a2a0 <e8943> {f222}
    1:2:2:2:1: CONST 0x55a8abc7a360 <e37859> {f222} @dt=0x55a8ab70f9b0@(G/w6)  6'hc
    1:2:2:2:2: ASSIGN 0x55a8abc7a510 <e41896> {f223} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc7a5d0 <e37860> {f223} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc7a780 <e37861> {f223} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7a8c0 <e37865> {f224} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc7a980 <e37863> {f224} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc7ab30 <e37864> {f224} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7ac80 <e37868> {f225} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc7ad40 <e37866> {f225} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc7aef0 <e37867> {f225} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7b030 <e37871> {f226} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc7b0f0 <e37869> {f226} @dt=0x55a8ab70d3b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55a8abc7b2a0 <e37870> {f226} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7b3e0 <e37874> {f227} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc7b4a0 <e37872> {f227} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc7b650 <e37873> {f227} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7b7a0 <e37877> {f228} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc7b860 <e37875> {f228} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc7ba10 <e37876> {f228} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7bb30 <e37880> {f229} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc7bbf0 <e37878> {f229} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc7bda0 <e37879> {f229} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7bef0 <e37883> {f230} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: VARREF 0x55a8abc7bfb0 <e37881> {f230} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55a8abc7c100 <e37882> {f230} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7c250 <e37886> {f231} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:1: CONST 0x55a8abc7c310 <e37884> {f231} @dt=0x55a8ab70f9b0@(G/w6)  6'h24
    1:2:2:2:2:2: VARREF 0x55a8abc7c4c0 <e37885> {f231} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7c600 <e37889> {f232} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc7c6c0 <e37887> {f232} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc7c870 <e37888> {f232} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7c9c0 <e37892> {f233} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc7ca80 <e37890> {f233} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc7cc30 <e37891> {f233} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7cd70 <e37895> {f234} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc7ce30 <e37893> {f234} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc7cfe0 <e37894> {f234} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc7d120 <e9078> {f236}
    1:2:2:2:1: CONST 0x55a8abc7d1e0 <e37896> {f236} @dt=0x55a8ab70f9b0@(G/w6)  6'hd
    1:2:2:2:2: ASSIGN 0x55a8abc7d390 <e41899> {f237} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc7d450 <e37897> {f237} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc7d600 <e37898> {f237} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7d740 <e37902> {f238} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc7d800 <e37900> {f238} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc7d9b0 <e37901> {f238} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7db00 <e37905> {f239} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc7dbc0 <e37903> {f239} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc7dd70 <e37904> {f239} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7deb0 <e37908> {f240} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc7df70 <e37906> {f240} @dt=0x55a8ab70d3b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55a8abc7e120 <e37907> {f240} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7e260 <e37911> {f241} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc7e320 <e37909> {f241} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc7e4d0 <e37910> {f241} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7e620 <e37914> {f242} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc7e6e0 <e37912> {f242} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc7e890 <e37913> {f242} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7e9b0 <e37917> {f243} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc7ea70 <e37915> {f243} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc7ec20 <e37916> {f243} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7ed70 <e37920> {f244} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: VARREF 0x55a8abc7ee30 <e37918> {f244} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55a8abc7ef80 <e37919> {f244} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7f0d0 <e37923> {f245} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:1: CONST 0x55a8abc7f190 <e37921> {f245} @dt=0x55a8ab70f9b0@(G/w6)  6'h25
    1:2:2:2:2:2: VARREF 0x55a8abc7f340 <e37922> {f245} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7f480 <e37926> {f246} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc7f540 <e37924> {f246} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc7f6f0 <e37925> {f246} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7f840 <e37929> {f247} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc7f900 <e37927> {f247} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc7fab0 <e37928> {f247} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc7fbf0 <e37932> {f248} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc7fcb0 <e37930> {f248} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc7fe60 <e37931> {f248} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc7ffa0 <e9213> {f250}
    1:2:2:2:1: CONST 0x55a8abc80060 <e37933> {f250} @dt=0x55a8ab70f9b0@(G/w6)  6'he
    1:2:2:2:2: ASSIGN 0x55a8abc80210 <e41902> {f251} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc802d0 <e37934> {f251} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc80480 <e37935> {f251} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc805c0 <e37939> {f252} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc80680 <e37937> {f252} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc80830 <e37938> {f252} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc80980 <e37942> {f253} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc80a40 <e37940> {f253} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc80bf0 <e37941> {f253} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc80d30 <e37945> {f254} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc80df0 <e37943> {f254} @dt=0x55a8ab70d3b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55a8abc80fa0 <e37944> {f254} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc810e0 <e37948> {f255} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc811a0 <e37946> {f255} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc81350 <e37947> {f255} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc814a0 <e37951> {f256} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc81560 <e37949> {f256} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc81710 <e37950> {f256} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc81830 <e37954> {f257} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc818f0 <e37952> {f257} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc81aa0 <e37953> {f257} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc81bf0 <e37957> {f258} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: VARREF 0x55a8abc81cb0 <e37955> {f258} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55a8abc81e00 <e37956> {f258} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc81f50 <e37960> {f259} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:1: CONST 0x55a8abc82010 <e37958> {f259} @dt=0x55a8ab70f9b0@(G/w6)  6'h26
    1:2:2:2:2:2: VARREF 0x55a8abc821c0 <e37959> {f259} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc82300 <e37963> {f260} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc823c0 <e37961> {f260} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc82570 <e37962> {f260} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc826c0 <e37966> {f261} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc82780 <e37964> {f261} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc82930 <e37965> {f261} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc82a70 <e37969> {f262} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc82b30 <e37967> {f262} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc82ce0 <e37968> {f262} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc82e20 <e9348> {f264}
    1:2:2:2:1: CONST 0x55a8abc82ee0 <e37970> {f264} @dt=0x55a8ab70f9b0@(G/w6)  6'hf
    1:2:2:2:2: ASSIGN 0x55a8abc83090 <e41905> {f265} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc83150 <e37971> {f265} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc83300 <e37972> {f265} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc83440 <e37976> {f266} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc83500 <e37974> {f266} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc836b0 <e37975> {f266} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc83800 <e37979> {f267} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc838c0 <e37977> {f267} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc83a70 <e37978> {f267} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc83bb0 <e37982> {f268} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc83c70 <e37980> {f268} @dt=0x55a8ab70d3b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55a8abc83e20 <e37981> {f268} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc83f60 <e37985> {f269} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc84020 <e37983> {f269} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc841d0 <e37984> {f269} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc84320 <e37988> {f270} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc843e0 <e37986> {f270} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc84590 <e37987> {f270} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc846b0 <e37991> {f271} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc84770 <e37989> {f271} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc84920 <e37990> {f271} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc84a70 <e37994> {f272} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: VARREF 0x55a8abc84b30 <e37992> {f272} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55a8abc84c80 <e37993> {f272} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc84dd0 <e37997> {f273} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:1: CONST 0x55a8abc84e90 <e37995> {f273} @dt=0x55a8ab70f9b0@(G/w6)  6'h3f
    1:2:2:2:2:2: VARREF 0x55a8abc85040 <e37996> {f273} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc85180 <e38000> {f274} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc85240 <e37998> {f274} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc853f0 <e37999> {f274} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc85540 <e38003> {f275} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc85600 <e38001> {f275} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc857b0 <e38002> {f275} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc858f0 <e38006> {f276} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc859b0 <e38004> {f276} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc85b60 <e38005> {f276} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc85ca0 <e9461> {f280}
    1:2:2:2:1: CONST 0x55a8abc85d60 <e38007> {f280} @dt=0x55a8ab70f9b0@(G/w6)  6'h20
    1:2:2:2:2: ASSIGN 0x55a8abc85f10 <e41908> {f281} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc85fd0 <e38008> {f281} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc86180 <e38009> {f281} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc862c0 <e38013> {f282} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc86380 <e38011> {f282} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc86530 <e38012> {f282} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc86680 <e38016> {f283} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc86740 <e38014> {f283} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc868f0 <e38015> {f283} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc86a30 <e38019> {f284} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc86af0 <e38017> {f284} @dt=0x55a8ab70d3b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55a8abc86ca0 <e38018> {f284} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc86de0 <e38022> {f285} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc86ea0 <e38020> {f285} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc87050 <e38021> {f285} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc871a0 <e38025> {f286} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc87260 <e38023> {f286} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc87410 <e38024> {f286} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc87530 <e38028> {f287} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc875f0 <e38026> {f287} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc877a0 <e38027> {f287} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc878f0 <e38031> {f288} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: VARREF 0x55a8abc879b0 <e38029> {f288} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55a8abc87b00 <e38030> {f288} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc87c50 <e38034> {f289} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:1: CONST 0x55a8abc87d10 <e38032> {f289} @dt=0x55a8ab70f9b0@(G/w6)  6'h20
    1:2:2:2:2:2: VARREF 0x55a8abc87ec0 <e38033> {f289} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc88000 <e38037> {f290} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc880c0 <e38035> {f290} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc88270 <e38036> {f290} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc883c0 <e9574> {f292}
    1:2:2:2:1: CONST 0x55a8abc88480 <e38038> {f292} @dt=0x55a8ab70f9b0@(G/w6)  6'h21
    1:2:2:2:2: ASSIGN 0x55a8abc88630 <e41911> {f293} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc886f0 <e38039> {f293} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc888a0 <e38040> {f293} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc889e0 <e38044> {f294} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc88aa0 <e38042> {f294} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc88c50 <e38043> {f294} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc88da0 <e38047> {f295} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc88e60 <e38045> {f295} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc89010 <e38046> {f295} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc89150 <e38050> {f296} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc89210 <e38048> {f296} @dt=0x55a8ab70d3b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55a8abc893c0 <e38049> {f296} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc89500 <e38053> {f297} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc895c0 <e38051> {f297} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc89770 <e38052> {f297} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc898c0 <e38056> {f298} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc89980 <e38054> {f298} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc89b30 <e38055> {f298} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc89c50 <e38059> {f299} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc89d10 <e38057> {f299} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc89ec0 <e38058> {f299} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8a010 <e38062> {f300} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: VARREF 0x55a8abc8a0d0 <e38060> {f300} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55a8abc8a220 <e38061> {f300} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8a370 <e38065> {f301} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:1: CONST 0x55a8abc8a430 <e38063> {f301} @dt=0x55a8ab70f9b0@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x55a8abc8a5e0 <e38064> {f301} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8a720 <e38068> {f302} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc8a7e0 <e38066> {f302} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc8a990 <e38067> {f302} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc8aae0 <e9687> {f305}
    1:2:2:2:1: CONST 0x55a8abc8aba0 <e38069> {f305} @dt=0x55a8ab70f9b0@(G/w6)  6'h23
    1:2:2:2:2: ASSIGN 0x55a8abc8ad50 <e41914> {f306} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc8ae10 <e38070> {f306} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc8afc0 <e38071> {f306} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8b100 <e38075> {f307} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc8b1c0 <e38073> {f307} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc8b370 <e38074> {f307} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8b4c0 <e38078> {f308} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc8b580 <e38076> {f308} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc8b730 <e38077> {f308} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8b870 <e38081> {f309} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc8b930 <e38079> {f309} @dt=0x55a8ab70d3b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55a8abc8bae0 <e38080> {f309} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8bc20 <e38084> {f310} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc8bce0 <e38082> {f310} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc8be90 <e38083> {f310} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8bfe0 <e38087> {f311} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc8c0a0 <e38085> {f311} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc8c250 <e38086> {f311} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8c370 <e38090> {f312} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc8c430 <e38088> {f312} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc8c5e0 <e38089> {f312} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8c730 <e38093> {f313} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: VARREF 0x55a8abc8c7f0 <e38091> {f313} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55a8abc8c940 <e38092> {f313} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8ca90 <e38096> {f314} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:1: CONST 0x55a8abc8cb50 <e38094> {f314} @dt=0x55a8ab70f9b0@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x55a8abc8cd00 <e38095> {f314} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8ce40 <e38099> {f315} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc8cf00 <e38097> {f315} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc8d0b0 <e38098> {f315} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc8d200 <e9800> {f318}
    1:2:2:2:1: CONST 0x55a8abc8d2c0 <e38100> {f318} @dt=0x55a8ab70f9b0@(G/w6)  6'h24
    1:2:2:2:2: ASSIGN 0x55a8abc8d470 <e41917> {f319} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc8d530 <e38101> {f319} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc8d6e0 <e38102> {f319} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8d820 <e38106> {f320} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc8d8e0 <e38104> {f320} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc8da90 <e38105> {f320} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8dbe0 <e38109> {f321} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc8dca0 <e38107> {f321} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc8de50 <e38108> {f321} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8df90 <e38112> {f322} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc8e050 <e38110> {f322} @dt=0x55a8ab70d3b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55a8abc8e200 <e38111> {f322} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8e340 <e38115> {f323} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc8e400 <e38113> {f323} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc8e5b0 <e38114> {f323} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8e700 <e38118> {f324} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc8e7c0 <e38116> {f324} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc8e970 <e38117> {f324} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8ea90 <e38121> {f325} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc8eb50 <e38119> {f325} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc8ed00 <e38120> {f325} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8ee50 <e38124> {f326} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: VARREF 0x55a8abc8ef10 <e38122> {f326} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55a8abc8f060 <e38123> {f326} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8f1b0 <e38127> {f327} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:1: CONST 0x55a8abc8f270 <e38125> {f327} @dt=0x55a8ab70f9b0@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x55a8abc8f420 <e38126> {f327} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8f560 <e38130> {f328} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc8f620 <e38128> {f328} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc8f7d0 <e38129> {f328} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc8f920 <e9935> {f334}
    1:2:2:2:1: CONST 0x55a8abc8f9e0 <e38131> {f334} @dt=0x55a8ab70f9b0@(G/w6)  6'h2b
    1:2:2:2:2: ASSIGN 0x55a8abc8fb90 <e41920> {f335} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc8fc50 <e38132> {f335} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc8fe00 <e38133> {f335} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc8ff40 <e38137> {f336} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc90000 <e38135> {f336} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc901b0 <e38136> {f336} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc90300 <e38140> {f337} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc903c0 <e38138> {f337} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:2:2:2:2: VARREF 0x55a8abc90570 <e38139> {f337} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc906b0 <e38143> {f338} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc90770 <e38141> {f338} @dt=0x55a8ab70d3b0@(G/w2)  2'h1
    1:2:2:2:2:2: VARREF 0x55a8abc90920 <e38142> {f338} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc90a60 <e38146> {f339} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc90b20 <e38144> {f339} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc90cd0 <e38145> {f339} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc90e20 <e38149> {f340} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc90ee0 <e38147> {f340} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc91090 <e38148> {f340} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc911b0 <e38152> {f341} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc91270 <e38150> {f341} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc91420 <e38151> {f341} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc91570 <e38155> {f342} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: VARREF 0x55a8abc91630 <e38153> {f342} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55a8abc91780 <e38154> {f342} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc918d0 <e38158> {f343} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:1: CONST 0x55a8abc91990 <e38156> {f343} @dt=0x55a8ab70f9b0@(G/w6)  6'h21
    1:2:2:2:2:2: VARREF 0x55a8abc91b40 <e38157> {f343} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc91c80 <e38161> {f344} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc91d40 <e38159> {f344} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc91ef0 <e38160> {f344} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc92040 <e38164> {f345} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc92100 <e38162> {f345} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc922b0 <e38163> {f345} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc923f0 <e38167> {f346} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc924b0 <e38165> {f346} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc92660 <e38166> {f346} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc927a0 <e10064> {f351}
    1:2:2:2:2: ASSIGN 0x55a8abc92860 <e41923> {f352} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc92920 <e43325> {f352} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc92ad0 <e38169> {f352} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc92c10 <e38173> {f353} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc92cd0 <e43335> {f353} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc92e80 <e38172> {f353} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc92fd0 <e38176> {f354} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc93090 <e43345> {f354} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc93240 <e38175> {f354} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc93380 <e38179> {f355} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc93440 <e43355> {f355} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc935f0 <e38178> {f355} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc93730 <e38182> {f356} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:2:1: CONST 0x55a8abc937f0 <e43365> {f356} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2:2: VARREF 0x55a8abc939a0 <e38181> {f356} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc93af0 <e38185> {f357} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc93bb0 <e43375> {f357} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc93d60 <e38184> {f357} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc93e80 <e38188> {f358} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc93f40 <e43385> {f358} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc940f0 <e38187> {f358} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc94240 <e38191> {f359} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: VARREF 0x55a8abc94300 <e38189> {f359} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:2:2:2: VARREF 0x55a8abc94450 <e38190> {f359} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc945a0 <e38194> {f360} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:2:1: CONST 0x55a8abc94660 <e43395> {f360} @dt=0x55a8ab70f9b0@(G/w6)  6'h0
    1:2:2:2:2:2: VARREF 0x55a8abc94810 <e38193> {f360} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc94950 <e38197> {f361} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc94a10 <e43405> {f361} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc94bc0 <e38196> {f361} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc94d10 <e38200> {f362} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc94dd0 <e43415> {f362} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc94f80 <e38199> {f362} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:2:2: ASSIGN 0x55a8abc950c0 <e38203> {f363} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc95180 <e43425> {f363} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc95330 <e38202> {f363} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2: ASSIGNALIAS 0x55a8abc95470 <e44614> {g3} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:1: VARREF 0x55a8abc95530 <e44611> {g3} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op [RV] <- VAR 0x55a8abc10c80 <e35878> {c57} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op VAR
    1:2:2: VARREF 0x55a8abc95650 <e44612> {g3} @dt=0x55a8ab70f9b0@(G/w6)  reg_output_comparator__DOT__op [LV] => VAR 0x55a8abc96370 <e44652> {g3} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__reg_output_comparator__DOT__op PORT
    1:2: ASSIGNALIAS 0x55a8abc95770 <e44623> {g4} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abc95830 <e44620> {g4} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55a8abc12690 <e35921> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2: VARREF 0x55a8abc95950 <e44621> {g4} @dt=0x55a8ab717400@(G/w5)  reg_output_comparator__DOT__rt [LV] => VAR 0x55a8abc96520 <e38205> {g4} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__reg_output_comparator__DOT__rt PORT
    1:2: ASSIGNALIAS 0x55a8abc95a70 <e44632> {g5} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc95b30 <e44629> {g5} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2: VARREF 0x55a8abc95c50 <e44630> {g5} @dt=0x55a8ab701890@(G/w32)  reg_output_comparator__DOT__a [LV] => VAR 0x55a8abc966d0 <e38206> {g5} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__reg_output_comparator__DOT__a PORT
    1:2: ASSIGNALIAS 0x55a8abc95d70 <e44641> {g6} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc95e30 <e44638> {g6} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55a8abc15b80 <e35998> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:2: VARREF 0x55a8abc95f50 <e44639> {g6} @dt=0x55a8ab701890@(G/w32)  reg_output_comparator__DOT__b [LV] => VAR 0x55a8abc96880 <e38207> {g6} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__reg_output_comparator__DOT__b PORT
    1:2: ASSIGNALIAS 0x55a8abc96070 <e44650> {g7} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc96130 <e44647> {g7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode [RV] <- VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2: VARREF 0x55a8abc96250 <e44648> {g7} @dt=0x55a8ab6dff80@(G/w1)  reg_output_comparator__DOT__c [LV] => VAR 0x55a8abc96a30 <e38208> {g7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__reg_output_comparator__DOT__c PORT
    1:2: VAR 0x55a8abc96370 <e44652> {g3} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__reg_output_comparator__DOT__op PORT
    1:2: VAR 0x55a8abc96520 <e38205> {g4} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__reg_output_comparator__DOT__rt PORT
    1:2: VAR 0x55a8abc966d0 <e38206> {g5} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__reg_output_comparator__DOT__a PORT
    1:2: VAR 0x55a8abc96880 <e38207> {g6} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__reg_output_comparator__DOT__b PORT
    1:2: VAR 0x55a8abc96a30 <e38208> {g7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__reg_output_comparator__DOT__c PORT
    1:2: ALWAYS 0x55a8abc96be0 <e10416> {g9} [always_comb]
    1:2:2: CASE 0x55a8abc96ca0 <e41953> {g10}
    1:2:2:1: VARREF 0x55a8abc96d70 <e38209> {g10} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op [RV] <- VAR 0x55a8abc10c80 <e35878> {c57} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op VAR
    1:2:2:2: CASEITEM 0x55a8abc96e90 <e10305> {g11}
    1:2:2:2:1: CONST 0x55a8abc96f50 <e38210> {g11} @dt=0x55a8ab70f9b0@(G/w6)  6'h1
    1:2:2:2:2: IF 0x55a8abc97100 <e41935> {g12}
    1:2:2:2:2:1: OR 0x55a8abc971d0 <e41247> {g12} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1: EQ 0x55a8abc97290 <e41243> {g12} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1:1: CONST 0x55a8abc97350 <e41234> {g12} @dt=0x55a8ab717400@(G/w5)  5'h1
    1:2:2:2:2:1:1:2: VARREF 0x55a8abc97500 <e41235> {g12} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55a8abc12690 <e35921> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:2:2:1:2: EQ 0x55a8abc97620 <e41244> {g12} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:2:1: CONST 0x55a8abc976e0 <e41238> {g12} @dt=0x55a8ab717400@(G/w5)  5'h11
    1:2:2:2:2:1:2:2: VARREF 0x55a8abc97890 <e41239> {g12} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55a8abc12690 <e35921> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:2:2:2: ASSIGN 0x55a8abc979b0 <e41929> {g13} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:2:1: LTES 0x55a8abc97a70 <e41260> {g13} @dt=0x55a8abaec700@(G/nw1)
    1:2:2:2:2:2:1:1: CONST 0x55a8abc97b30 <e41253> {g13} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:2:2:2:2:1:2: VARREF 0x55a8abc97ce0 <e41254> {g13} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2:2:2:2:2: VARREF 0x55a8abc97e00 <e38230> {g13} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2:2:2:3: IF 0x55a8abc97f20 <e10301> {g15}
    1:2:2:2:2:3:1: OR 0x55a8abc97ff0 <e41278> {g15} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:3:1:1: EQ 0x55a8abc980b0 <e41274> {g15} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:3:1:1:1: CONST 0x55a8abc98170 <e41265> {g15} @dt=0x55a8ab717400@(G/w5)  5'h0
    1:2:2:2:2:3:1:1:2: VARREF 0x55a8abc98320 <e41266> {g15} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55a8abc12690 <e35921> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:2:2:3:1:2: EQ 0x55a8abc98440 <e41275> {g15} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:3:1:2:1: CONST 0x55a8abc98500 <e41269> {g15} @dt=0x55a8ab717400@(G/w5)  5'h10
    1:2:2:2:2:3:1:2:2: VARREF 0x55a8abc986b0 <e41270> {g15} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55a8abc12690 <e35921> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:2:2:3:2: ASSIGN 0x55a8abc987d0 <e41932> {g16} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:3:2:1: GTS 0x55a8abc98890 <e41288> {g16} @dt=0x55a8abaec700@(G/nw1)
    1:2:2:2:2:3:2:1:1: CONST 0x55a8abc98950 <e41284> {g16} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:2:2:2:3:2:1:2: VARREF 0x55a8abc98b00 <e41285> {g16} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2:2:2:3:2:2: VARREF 0x55a8abc98c20 <e38251> {g16} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc98d40 <e10324> {g19}
    1:2:2:2:1: CONST 0x55a8abc98e00 <e38253> {g19} @dt=0x55a8ab70f9b0@(G/w6)  6'h4
    1:2:2:2:2: ASSIGN 0x55a8abc98fb0 <e41938> {g20} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: EQ 0x55a8abc99070 <e38256> {g20} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1: VARREF 0x55a8abc99130 <e38254> {g20} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2:2:2:1:2: VARREF 0x55a8abc99250 <e38255> {g20} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55a8abc15b80 <e35998> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:2:2:2:2: VARREF 0x55a8abc99370 <e38257> {g20} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc99490 <e10343> {g22}
    1:2:2:2:1: CONST 0x55a8abc99550 <e38259> {g22} @dt=0x55a8ab70f9b0@(G/w6)  6'h5
    1:2:2:2:2: ASSIGN 0x55a8abc99700 <e41941> {g23} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: NEQ 0x55a8abc997c0 <e38262> {g23} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1: VARREF 0x55a8abc99880 <e38260> {g23} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2:2:2:1:2: VARREF 0x55a8abc999a0 <e38261> {g23} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55a8abc15b80 <e35998> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:2:2:2:2: VARREF 0x55a8abc99ac0 <e38263> {g23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc99be0 <e10372> {g25}
    1:2:2:2:1: CONST 0x55a8abc99ca0 <e38265> {g25} @dt=0x55a8ab70f9b0@(G/w6)  6'h6
    1:2:2:2:2: ASSIGN 0x55a8abc99e50 <e41944> {g26} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: GTES 0x55a8abc99f10 <e41298> {g26} @dt=0x55a8abaec700@(G/nw1)
    1:2:2:2:2:1:1: CONST 0x55a8abc99fd0 <e41294> {g26} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: VARREF 0x55a8abc9a180 <e41295> {g26} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2:2:2:2: VARREF 0x55a8abc9a2a0 <e38278> {g26} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc9a3c0 <e10401> {g28}
    1:2:2:2:1: CONST 0x55a8abc9a480 <e38280> {g28} @dt=0x55a8ab70f9b0@(G/w6)  6'h7
    1:2:2:2:2: ASSIGN 0x55a8abc9a630 <e41947> {g29} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: LTS 0x55a8abc9a6f0 <e41308> {g29} @dt=0x55a8abaec700@(G/nw1)
    1:2:2:2:2:1:1: CONST 0x55a8abc9a7b0 <e41304> {g29} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:2:2:2:1:2: VARREF 0x55a8abc9a960 <e41305> {g29} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:2:2:2:2: VARREF 0x55a8abc9aa80 <e38293> {g29} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:2:2: CASEITEM 0x55a8abc9aba0 <e10414> {g31}
    1:2:2:2:2: ASSIGN 0x55a8abc9ac60 <e41950> {g32} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1: CONST 0x55a8abc9ad20 <e38295> {g32} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2:2: VARREF 0x55a8abc9aed0 <e38296> {g32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2: ASSIGNALIAS 0x55a8abc9aff0 <e44666> {d3} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc9b0b0 <e44663> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode [RV] <- VAR 0x55a8abc15100 <e35991> {c74} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode VAR
    1:2:2: VARREF 0x55a8abc9b1f0 <e44664> {d3} @dt=0x55a8ab701890@(G/w32)  adder_decode__DOT__a [LV] => VAR 0x55a8abc9b970 <e44686> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__adder_decode__DOT__a PORT
    1:2: ASSIGNALIAS 0x55a8abc9b310 <e44675> {d3} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc9b3d0 <e44672> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x55a8abc9b520 <e44673> {d3} @dt=0x55a8ab701890@(G/w32)  adder_decode__DOT__b [LV] => VAR 0x55a8abc9bb10 <e36754> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__adder_decode__DOT__b PORT
    1:2: ASSIGNALIAS 0x55a8abc9b640 <e44684> {d4} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abc9b700 <e44681> {d4} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode [RV] <- VAR 0x55a8abc10800 <e35875> {c53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode VAR
    1:2:2: VARREF 0x55a8abc9b850 <e44682> {d4} @dt=0x55a8ab701890@(G/w32)  adder_decode__DOT__z [LV] => VAR 0x55a8abc9bcb0 <e36755> {d4} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__adder_decode__DOT__z PORT
    1:2: VAR 0x55a8abc9b970 <e44686> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__adder_decode__DOT__a PORT
    1:2: VAR 0x55a8abc9bb10 <e36754> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__adder_decode__DOT__b PORT
    1:2: VAR 0x55a8abc9bcb0 <e36755> {d4} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__adder_decode__DOT__z PORT
    1:2: ASSIGNW 0x55a8abc9be50 <e36760> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:1: ADD 0x55a8abc9bf10 <e36758> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1: VARREF 0x55a8abc9bfd0 <e36756> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode [RV] <- VAR 0x55a8abc15100 <e35991> {c74} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__shifter_output_decode VAR
    1:2:1:2: VARREF 0x55a8abc9c110 <e36757> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x55a8abc9c260 <e36759> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode [LV] => VAR 0x55a8abc10800 <e35875> {c53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_branch_decode VAR
    1:2: ASSIGNALIAS 0x55a8abc9c3b0 <e44700> {m3} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc9c470 <e44697> {m3} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2: VARREF 0x55a8abc9c590 <e44698> {m3} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__clk [LV] => VAR 0x55a8abca5370 <e45098> {m3} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x55a8abc9c6b0 <e44709> {m4} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc9c770 <e44706> {m4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:2: VARREF 0x55a8abc9c8b0 <e44707> {m4} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__clear [LV] => VAR 0x55a8abca5520 <e38713> {m4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__clear PORT
    1:2: ASSIGNALIAS 0x55a8abc9c9d0 <e44718> {m5} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc9ca90 <e44715> {m5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__reset [RV] <- VAR 0x55a8abc0d800 <e35847> {c8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2:2: VARREF 0x55a8abc9cbb0 <e44716> {m5} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__reset [LV] => VAR 0x55a8abca56d0 <e38714> {m5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__reset PORT
    1:2: ASSIGNALIAS 0x55a8abc9ccd0 <e44727> {m8} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc9cd90 <e44724> {m8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [RV] <- VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2: VARREF 0x55a8abc9ced0 <e44725> {m8} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__register_write_decode [LV] => VAR 0x55a8abca5880 <e38715> {m8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_write_decode PORT
    1:2: ASSIGNALIAS 0x55a8abc9d010 <e44736> {m9} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc9d0d0 <e44733> {m9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [RV] <- VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2: VARREF 0x55a8abc9d220 <e44734> {m9} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__memory_to_register_decode [LV] => VAR 0x55a8abca5a60 <e38716> {m9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_to_register_decode PORT
    1:2: ASSIGNALIAS 0x55a8abc9d370 <e44745> {m10} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc9d430 <e44742> {m10} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [RV] <- VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2: VARREF 0x55a8abc9d570 <e44743> {m10} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__memory_write_decode [LV] => VAR 0x55a8abca5c50 <e38717> {m10} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_write_decode PORT
    1:2: ASSIGNALIAS 0x55a8abc9d6b0 <e44754> {m11} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:1: VARREF 0x55a8abc9d770 <e44751> {m11} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [RV] <- VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2: VARREF 0x55a8abc9d8b0 <e44752> {m11} @dt=0x55a8ab70d3b0@(G/w2)  decode_execute_register__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abca5e30 <e38718> {m11} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_src_B_decode PORT
    1:2: ASSIGNALIAS 0x55a8abc9d9f0 <e44763> {m12} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:1: VARREF 0x55a8abc9dab0 <e44760> {m12} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [RV] <- VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2: VARREF 0x55a8abc9dc00 <e44761> {m12} @dt=0x55a8ab70d3b0@(G/w2)  decode_execute_register__DOT__register_destination_decode [LV] => VAR 0x55a8abca6010 <e38719> {m12} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_destination_decode PORT
    1:2: ASSIGNALIAS 0x55a8abc9dd50 <e44772> {m13} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc9de10 <e44769> {m13} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2: VARREF 0x55a8abc9df60 <e44770> {m13} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__HI_register_write_decode [LV] => VAR 0x55a8abca6210 <e38720> {m13} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HI_register_write_decode PORT
    1:2: ASSIGNALIAS 0x55a8abc9e0b0 <e44781> {m14} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc9e170 <e44778> {m14} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [RV] <- VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2: VARREF 0x55a8abc9e2c0 <e44779> {m14} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__LO_register_write_decode [LV] => VAR 0x55a8abca6400 <e38721> {m14} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__LO_register_write_decode PORT
    1:2: ASSIGNALIAS 0x55a8abc9e410 <e44790> {m15} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:1: VARREF 0x55a8abc9e4d0 <e44787> {m15} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [RV] <- VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2: VARREF 0x55a8abc9e610 <e44788> {m15} @dt=0x55a8ab70f9b0@(G/w6)  decode_execute_register__DOT__ALU_function_decode [LV] => VAR 0x55a8abca65f0 <e38722> {m15} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_function_decode PORT
    1:2: ASSIGNALIAS 0x55a8abc9e750 <e44799> {m16} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc9e810 <e44796> {m16} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2: VARREF 0x55a8abc9e960 <e44797> {m16} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abca67d0 <e38723> {m16} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_multiplexer_jump_decode PORT
    1:2: ASSIGNALIAS 0x55a8abc9eab0 <e44808> {m17} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc9eb70 <e44805> {m17} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [RV] <- VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2: VARREF 0x55a8abc9ecb0 <e44806> {m17} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__j_instruction_decode [LV] => VAR 0x55a8abca69d0 <e38724> {m17} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_instruction_decode PORT
    1:2: ASSIGNALIAS 0x55a8abc9edf0 <e44817> {m18} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc9eeb0 <e44814> {m18} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2: VARREF 0x55a8abc9eff0 <e44815> {m18} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abca6bb0 <e38725> {m18} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__using_HI_LO_decode PORT
    1:2: ASSIGNALIAS 0x55a8abc9f130 <e44826> {m19} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc9f1f0 <e44823> {m19} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode [RV] <- VAR 0x55a8abc10680 <e35874> {c48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:2: VARREF 0x55a8abc9f310 <e44824> {m19} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__HALT_decode [LV] => VAR 0x55a8abca6d90 <e38726> {m19} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HALT_decode PORT
    1:2: ASSIGNALIAS 0x55a8abc9f430 <e44835> {m20} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:1: VARREF 0x55a8abc9f4f0 <e44832> {m20} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op [RV] <- VAR 0x55a8abc10c80 <e35878> {c57} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op VAR
    1:2:2: VARREF 0x55a8abc9f610 <e44833> {m20} @dt=0x55a8ab70f9b0@(G/w6)  decode_execute_register__DOT__op_decode [LV] => VAR 0x55a8abca6f50 <e38727> {m20} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__decode_execute_register__DOT__op_decode PORT
    1:2: ASSIGNALIAS 0x55a8abc9f730 <e44844> {m22} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc9f7f0 <e44841> {m22} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x55a8abc16a80 <e36008> {c93} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2: VARREF 0x55a8abc9f930 <e44842> {m22} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__register_write_execute [LV] => VAR 0x55a8abca7100 <e38728> {m22} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_write_execute PORT
    1:2: ASSIGNALIAS 0x55a8abc9fa70 <e44853> {m23} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc9fb30 <e44850> {m23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x55a8abc16000 <e36001> {c86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2: VARREF 0x55a8abc9fc80 <e44851> {m23} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__memory_to_register_execute [LV] => VAR 0x55a8abca72e0 <e38729> {m23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_to_register_execute PORT
    1:2: ASSIGNALIAS 0x55a8abc9fdd0 <e44862> {m24} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abc9fe90 <e44859> {m24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_execute [RV] <- VAR 0x55a8abc16180 <e36002> {c87} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:2: VARREF 0x55a8abc9ffd0 <e44860> {m24} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__memory_write_execute [LV] => VAR 0x55a8abca74e0 <e38730> {m24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_write_execute PORT
    1:2: ASSIGNALIAS 0x55a8abca0110 <e44871> {m25} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:1: VARREF 0x55a8abca01d0 <e44868> {m25} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55a8abc16480 <e36004> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:2: VARREF 0x55a8abca0310 <e44869> {m25} @dt=0x55a8ab70d3b0@(G/w2)  decode_execute_register__DOT__ALU_src_B_execute [LV] => VAR 0x55a8abca76c0 <e38731> {m25} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_src_B_execute PORT
    1:2: ASSIGNALIAS 0x55a8abca0450 <e44880> {m26} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:1: VARREF 0x55a8abca0510 <e44877> {m26} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55a8abc15e80 <e36000> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:2: VARREF 0x55a8abca0660 <e44878> {m26} @dt=0x55a8ab70d3b0@(G/w2)  decode_execute_register__DOT__register_destination_execute [LV] => VAR 0x55a8abca78a0 <e38732> {m26} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_destination_execute PORT
    1:2: ASSIGNALIAS 0x55a8abca07b0 <e44889> {m27} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abca0870 <e44886> {m27} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute [RV] <- VAR 0x55a8abc16780 <e36006> {c91} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:2: VARREF 0x55a8abca09c0 <e44887> {m27} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__HI_register_write_execute [LV] => VAR 0x55a8abca7aa0 <e38733> {m27} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HI_register_write_execute PORT
    1:2: ASSIGNALIAS 0x55a8abca0b10 <e44898> {m28} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abca0bd0 <e44895> {m28} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute [RV] <- VAR 0x55a8abc16900 <e36007> {c92} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:2: VARREF 0x55a8abca0d20 <e44896> {m28} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__LO_register_write_execute [LV] => VAR 0x55a8abca7c90 <e38734> {m28} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__LO_register_write_execute PORT
    1:2: ASSIGNALIAS 0x55a8abca0e70 <e44907> {m29} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:1: VARREF 0x55a8abca0f30 <e44904> {m29} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:2: VARREF 0x55a8abca1070 <e44905> {m29} @dt=0x55a8ab70f9b0@(G/w6)  decode_execute_register__DOT__ALU_function_execute [LV] => VAR 0x55a8abca7e80 <e38735> {m29} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_function_execute PORT
    1:2: ASSIGNALIAS 0x55a8abca11b0 <e44916> {m30} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abca1270 <e44913> {m30} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55a8abc16c00 <e36009> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2: VARREF 0x55a8abca13d0 <e44914> {m30} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x55a8abca8060 <e38736> {m30} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: ASSIGNALIAS 0x55a8abca1530 <e44925> {m31} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abca15f0 <e44922> {m31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute [RV] <- VAR 0x55a8abc16d80 <e36010> {c95} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:2: VARREF 0x55a8abca1730 <e44923> {m31} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__j_instruction_execute [LV] => VAR 0x55a8abca8270 <e38737> {m31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_instruction_execute PORT
    1:2: ASSIGNALIAS 0x55a8abca1870 <e44934> {m32} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abca1930 <e44931> {m32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2: VARREF 0x55a8abca1a70 <e44932> {m32} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__using_HI_LO_execute [LV] => VAR 0x55a8abca8450 <e38738> {m32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__using_HI_LO_execute PORT
    1:2: ASSIGNALIAS 0x55a8abca1bb0 <e44943> {m33} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abca1c70 <e44940> {m33} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_execute [RV] <- VAR 0x55a8abc17080 <e36012> {c97} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:2: VARREF 0x55a8abca1d90 <e44941> {m33} @dt=0x55a8ab6dff80@(G/w1)  decode_execute_register__DOT__HALT_execute [LV] => VAR 0x55a8abca8630 <e38739> {m33} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HALT_execute PORT
    1:2: ASSIGNALIAS 0x55a8abca1eb0 <e44952> {m34} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:1: VARREF 0x55a8abca1f70 <e44949> {m34} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_execute [RV] <- VAR 0x55a8abc17200 <e36013> {c98} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2:2: VARREF 0x55a8abca2090 <e44950> {m34} @dt=0x55a8ab70f9b0@(G/w6)  decode_execute_register__DOT__op_execute [LV] => VAR 0x55a8abca87f0 <e38740> {m34} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__decode_execute_register__DOT__op_execute PORT
    1:2: ASSIGNALIAS 0x55a8abca21b0 <e44961> {m36} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abca2270 <e44958> {m36} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x55a8abc11630 <e35893> {c59} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2: VARREF 0x55a8abca2390 <e44959> {m36} @dt=0x55a8ab717400@(G/w5)  decode_execute_register__DOT__Rs_decode [LV] => VAR 0x55a8abca89b0 <e38741> {m36} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rs_decode PORT
    1:2: ASSIGNALIAS 0x55a8abca24b0 <e44970> {m37} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abca2570 <e44967> {m37} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55a8abc12690 <e35921> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2: VARREF 0x55a8abca2690 <e44968> {m37} @dt=0x55a8ab717400@(G/w5)  decode_execute_register__DOT__Rt_decode [LV] => VAR 0x55a8abca8b60 <e38742> {m37} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rt_decode PORT
    1:2: ASSIGNALIAS 0x55a8abca27b0 <e44979> {m38} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abca2870 <e44976> {m38} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_decode [RV] <- VAR 0x55a8abc13570 <e35950> {c65} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_decode VAR
    1:2:2: VARREF 0x55a8abca2990 <e44977> {m38} @dt=0x55a8ab717400@(G/w5)  decode_execute_register__DOT__Rd_decode [LV] => VAR 0x55a8abca8d10 <e38743> {m38} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rd_decode PORT
    1:2: ASSIGNALIAS 0x55a8abca2ab0 <e44988> {m39} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abca2b70 <e44985> {m39} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55a8abc15880 <e35996> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:2: VARREF 0x55a8abca2c90 <e44986> {m39} @dt=0x55a8ab701890@(G/w32)  decode_execute_register__DOT__sign_imm_decode [LV] => VAR 0x55a8abca8ec0 <e38744> {m39} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__sign_imm_decode PORT
    1:2: ASSIGNALIAS 0x55a8abca2db0 <e44997> {m41} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abca2e70 <e44994> {m41} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2: VARREF 0x55a8abca2f90 <e44995> {m41} @dt=0x55a8ab717400@(G/w5)  decode_execute_register__DOT__Rs_execute [LV] => VAR 0x55a8abca9080 <e38745> {m41} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rs_execute PORT
    1:2: ASSIGNALIAS 0x55a8abca30b0 <e45006> {m42} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abca3170 <e45003> {m42} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2: VARREF 0x55a8abca3290 <e45004> {m42} @dt=0x55a8ab717400@(G/w5)  decode_execute_register__DOT__Rt_execute [LV] => VAR 0x55a8abca9240 <e38746> {m42} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rt_execute PORT
    1:2: ASSIGNALIAS 0x55a8abca33b0 <e45015> {m43} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abca3470 <e45012> {m43} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x55a8abc18280 <e36024> {c111} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:2: VARREF 0x55a8abca3590 <e45013> {m43} @dt=0x55a8ab717400@(G/w5)  decode_execute_register__DOT__Rd_execute [LV] => VAR 0x55a8abca9400 <e38747> {m43} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rd_execute PORT
    1:2: ASSIGNALIAS 0x55a8abca36b0 <e45024> {m44} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abca3770 <e45021> {m44} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x55a8abc18400 <e36025> {c112} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:2: VARREF 0x55a8abca38b0 <e45022> {m44} @dt=0x55a8ab701890@(G/w32)  decode_execute_register__DOT__sign_imm_execute [LV] => VAR 0x55a8abca95c0 <e38748> {m44} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__sign_imm_execute PORT
    1:2: ASSIGNALIAS 0x55a8abca39f0 <e45033> {m47} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abca3ab0 <e45030> {m47} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_decode [RV] <- VAR 0x55a8abc15580 <e35994> {c77} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_decode VAR
    1:2:2: VARREF 0x55a8abca3bd0 <e45031> {m47} @dt=0x55a8ab701890@(G/w32)  decode_execute_register__DOT__src_A_decode [LV] => VAR 0x55a8abca97a0 <e38749> {m47} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_A_decode PORT
    1:2: ASSIGNALIAS 0x55a8abca3cf0 <e45042> {m48} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abca3db0 <e45039> {m48} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_decode [RV] <- VAR 0x55a8abc15700 <e35995> {c78} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_decode VAR
    1:2:2: VARREF 0x55a8abca3ed0 <e45040> {m48} @dt=0x55a8ab701890@(G/w32)  decode_execute_register__DOT__src_B_decode [LV] => VAR 0x55a8abca9960 <e38750> {m48} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_B_decode PORT
    1:2: ASSIGNALIAS 0x55a8abca3ff0 <e45051> {m49} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abca40b0 <e45048> {m49} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2: VARREF 0x55a8abca4200 <e45049> {m49} @dt=0x55a8ab701890@(G/w32)  decode_execute_register__DOT__program_counter_plus_four_decode [LV] => VAR 0x55a8abca9b20 <e38751> {m49} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_plus_four_decode PORT
    1:2: ASSIGNALIAS 0x55a8abca4350 <e45060> {m50} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abca4410 <e45057> {m50} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode [RV] <- VAR 0x55a8abc15d00 <e35999> {c82} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode VAR
    1:2:2: VARREF 0x55a8abca4560 <e45058> {m50} @dt=0x55a8ab701890@(G/w32)  decode_execute_register__DOT__j_program_counter_decode [LV] => VAR 0x55a8abca9d20 <e38752> {m50} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_program_counter_decode PORT
    1:2: ASSIGNALIAS 0x55a8abca46b0 <e45069> {m52} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abca4770 <e45066> {m52} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x55a8abc17380 <e36014> {c101} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:2: VARREF 0x55a8abca4890 <e45067> {m52} @dt=0x55a8ab701890@(G/w32)  decode_execute_register__DOT__src_A_execute [LV] => VAR 0x55a8abca9f10 <e38753> {m52} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_A_execute PORT
    1:2: ASSIGNALIAS 0x55a8abca49b0 <e45078> {m53} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abca4a70 <e45075> {m53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x55a8abc17500 <e36015> {c102} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:2: VARREF 0x55a8abca4b90 <e45076> {m53} @dt=0x55a8ab701890@(G/w32)  decode_execute_register__DOT__src_B_execute [LV] => VAR 0x55a8abcaa0d0 <e38754> {m53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_B_execute PORT
    1:2: ASSIGNALIAS 0x55a8abca4cb0 <e45087> {m54} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abca4d70 <e45084> {m54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x55a8abc18700 <e36027> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:2: VARREF 0x55a8abca4ec0 <e45085> {m54} @dt=0x55a8ab701890@(G/w32)  decode_execute_register__DOT__program_counter_plus_four_execute [LV] => VAR 0x55a8abcaa290 <e38755> {m54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_plus_four_execute PORT
    1:2: ASSIGNALIAS 0x55a8abca5010 <e45096> {m55} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abca50d0 <e45093> {m55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [RV] <- VAR 0x55a8abc18880 <e36028> {c115} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:2: VARREF 0x55a8abca5220 <e45094> {m55} @dt=0x55a8ab701890@(G/w32)  decode_execute_register__DOT__j_program_counter_execute [LV] => VAR 0x55a8abcaa490 <e38756> {m55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_program_counter_execute PORT
    1:2: VAR 0x55a8abca5370 <e45098> {m3} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__clk PORT
    1:2: VAR 0x55a8abca5520 <e38713> {m4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__clear PORT
    1:2: VAR 0x55a8abca56d0 <e38714> {m5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__reset PORT
    1:2: VAR 0x55a8abca5880 <e38715> {m8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_write_decode PORT
    1:2: VAR 0x55a8abca5a60 <e38716> {m9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_to_register_decode PORT
    1:2: VAR 0x55a8abca5c50 <e38717> {m10} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_write_decode PORT
    1:2: VAR 0x55a8abca5e30 <e38718> {m11} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_src_B_decode PORT
    1:2: VAR 0x55a8abca6010 <e38719> {m12} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_destination_decode PORT
    1:2: VAR 0x55a8abca6210 <e38720> {m13} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HI_register_write_decode PORT
    1:2: VAR 0x55a8abca6400 <e38721> {m14} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__LO_register_write_decode PORT
    1:2: VAR 0x55a8abca65f0 <e38722> {m15} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_function_decode PORT
    1:2: VAR 0x55a8abca67d0 <e38723> {m16} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_multiplexer_jump_decode PORT
    1:2: VAR 0x55a8abca69d0 <e38724> {m17} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_instruction_decode PORT
    1:2: VAR 0x55a8abca6bb0 <e38725> {m18} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__using_HI_LO_decode PORT
    1:2: VAR 0x55a8abca6d90 <e38726> {m19} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HALT_decode PORT
    1:2: VAR 0x55a8abca6f50 <e38727> {m20} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__decode_execute_register__DOT__op_decode PORT
    1:2: VAR 0x55a8abca7100 <e38728> {m22} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_write_execute PORT
    1:2: VAR 0x55a8abca72e0 <e38729> {m23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_to_register_execute PORT
    1:2: VAR 0x55a8abca74e0 <e38730> {m24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__memory_write_execute PORT
    1:2: VAR 0x55a8abca76c0 <e38731> {m25} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_src_B_execute PORT
    1:2: VAR 0x55a8abca78a0 <e38732> {m26} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__decode_execute_register__DOT__register_destination_execute PORT
    1:2: VAR 0x55a8abca7aa0 <e38733> {m27} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HI_register_write_execute PORT
    1:2: VAR 0x55a8abca7c90 <e38734> {m28} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__LO_register_write_execute PORT
    1:2: VAR 0x55a8abca7e80 <e38735> {m29} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__decode_execute_register__DOT__ALU_function_execute PORT
    1:2: VAR 0x55a8abca8060 <e38736> {m30} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: VAR 0x55a8abca8270 <e38737> {m31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_instruction_execute PORT
    1:2: VAR 0x55a8abca8450 <e38738> {m32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__using_HI_LO_execute PORT
    1:2: VAR 0x55a8abca8630 <e38739> {m33} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__decode_execute_register__DOT__HALT_execute PORT
    1:2: VAR 0x55a8abca87f0 <e38740> {m34} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__decode_execute_register__DOT__op_execute PORT
    1:2: VAR 0x55a8abca89b0 <e38741> {m36} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rs_decode PORT
    1:2: VAR 0x55a8abca8b60 <e38742> {m37} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rt_decode PORT
    1:2: VAR 0x55a8abca8d10 <e38743> {m38} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rd_decode PORT
    1:2: VAR 0x55a8abca8ec0 <e38744> {m39} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__sign_imm_decode PORT
    1:2: VAR 0x55a8abca9080 <e38745> {m41} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rs_execute PORT
    1:2: VAR 0x55a8abca9240 <e38746> {m42} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rt_execute PORT
    1:2: VAR 0x55a8abca9400 <e38747> {m43} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__decode_execute_register__DOT__Rd_execute PORT
    1:2: VAR 0x55a8abca95c0 <e38748> {m44} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__sign_imm_execute PORT
    1:2: VAR 0x55a8abca97a0 <e38749> {m47} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_A_decode PORT
    1:2: VAR 0x55a8abca9960 <e38750> {m48} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_B_decode PORT
    1:2: VAR 0x55a8abca9b20 <e38751> {m49} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_plus_four_decode PORT
    1:2: VAR 0x55a8abca9d20 <e38752> {m50} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_program_counter_decode PORT
    1:2: VAR 0x55a8abca9f10 <e38753> {m52} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_A_execute PORT
    1:2: VAR 0x55a8abcaa0d0 <e38754> {m53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__src_B_execute PORT
    1:2: VAR 0x55a8abcaa290 <e38755> {m54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__program_counter_plus_four_execute PORT
    1:2: VAR 0x55a8abcaa490 <e38756> {m55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__decode_execute_register__DOT__j_program_counter_execute PORT
    1:2: ALWAYS 0x55a8abcaa680 <e13620> {m60} [always_ff]
    1:2:1: SENTREE 0x55a8abcaa740 <e13126> {m60}
    1:2:1:1: SENITEM 0x55a8abcaa800 <e13120> {m60} [POS]
    1:2:1:1:1: VARREF 0x55a8abcaa8c0 <e38757> {m60} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:1:1: SENITEM 0x55a8abcaa9e0 <e13125> {m60} [POS]
    1:2:1:1:1: VARREF 0x55a8abcaaaa0 <e38758> {m60} @dt=0x55a8ab6dff80@(G/w1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x55a8abcaabc0 <e42019> {m61}
    1:2:2:1: OR 0x55a8abcaac90 <e40767> {m61} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1: VARREF 0x55a8abcaad50 <e40763> {m61} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:2:1:2: VARREF 0x55a8abcaae90 <e40764> {m61} @dt=0x55a8ab6dff80@(G/w1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x55a8abcaafb0 <e42013> {m62} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abcab070 <e38762> {m62} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abcab220 <e38763> {m62} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute [LV] => VAR 0x55a8abc16a80 <e36008> {c93} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x55a8abcab360 <e38767> {m63} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abcab420 <e38765> {m63} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abcab5d0 <e38766> {m63} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [LV] => VAR 0x55a8abc16000 <e36001> {c86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2:2: ASSIGNDLY 0x55a8abcab720 <e38770> {m64} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abcab7e0 <e38768> {m64} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abcab990 <e38769> {m64} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_execute [LV] => VAR 0x55a8abc16180 <e36002> {c87} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x55a8abcabad0 <e38773> {m65} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:1: CONST 0x55a8abcabb90 <e38771> {m65} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2: VARREF 0x55a8abcabd40 <e38772> {m65} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute [LV] => VAR 0x55a8abc16480 <e36004> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:2:2: ASSIGNDLY 0x55a8abcabe80 <e38776> {m66} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:2:1: CONST 0x55a8abcabf40 <e38774> {m66} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2: VARREF 0x55a8abcac0f0 <e38775> {m66} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute [LV] => VAR 0x55a8abc15e80 <e36000> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:2:2: ASSIGNDLY 0x55a8abcac240 <e38779> {m67} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abcac300 <e38777> {m67} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abcac4b0 <e38778> {m67} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute [LV] => VAR 0x55a8abc16780 <e36006> {c91} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x55a8abcac600 <e38782> {m68} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abcac6c0 <e38780> {m68} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abcac870 <e38781> {m68} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute [LV] => VAR 0x55a8abc16900 <e36007> {c92} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:2:2: ASSIGNDLY 0x55a8abcac9c0 <e38796> {m69} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:1: CONST 0x55a8abcaca80 <e40238> {m69} @dt=0x55a8ab70f9b0@(G/w6)  6'h0
    1:2:2:2:2: VARREF 0x55a8abcacc30 <e38795> {m69} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute [LV] => VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:2:2: ASSIGNDLY 0x55a8abcacd70 <e38810> {m70} @dt=0x55a8ab717400@(G/w5)
    1:2:2:2:1: CONST 0x55a8abcace30 <e40250> {m70} @dt=0x55a8ab717400@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x55a8abcacfe0 <e38809> {m70} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute [LV] => VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:2: ASSIGNDLY 0x55a8abcad100 <e38824> {m71} @dt=0x55a8ab717400@(G/w5)
    1:2:2:2:1: CONST 0x55a8abcad1c0 <e40262> {m71} @dt=0x55a8ab717400@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x55a8abcad370 <e38823> {m71} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_execute [LV] => VAR 0x55a8abc18280 <e36024> {c111} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:2:2: ASSIGNDLY 0x55a8abcad490 <e38838> {m72} @dt=0x55a8ab717400@(G/w5)
    1:2:2:2:1: CONST 0x55a8abcad550 <e40274> {m72} @dt=0x55a8ab717400@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x55a8abcad700 <e38837> {m72} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute [LV] => VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2:2: ASSIGNDLY 0x55a8abcad820 <e38852> {m73} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: CONST 0x55a8abcad8e0 <e40286> {m73} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55a8abcada90 <e38851> {m73} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [LV] => VAR 0x55a8abc18400 <e36025> {c112} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:2:2: ASSIGNDLY 0x55a8abcadbd0 <e38855> {m74} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abcadc90 <e38853> {m74} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abcade40 <e38854> {m74} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x55a8abc16c00 <e36009> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2:2: ASSIGNDLY 0x55a8abcadfa0 <e38858> {m75} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abcae060 <e38856> {m75} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abcae210 <e38857> {m75} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute [LV] => VAR 0x55a8abc16d80 <e36010> {c95} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:2:2: ASSIGNDLY 0x55a8abcae350 <e38861> {m76} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abcae410 <e38859> {m76} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abcae5c0 <e38860> {m76} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [LV] => VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2:2: ASSIGNDLY 0x55a8abcae700 <e38864> {m77} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:1: CONST 0x55a8abcae7c0 <e38862> {m77} @dt=0x55a8ab70f9b0@(G/w6)  6'h0
    1:2:2:2:2: VARREF 0x55a8abcae970 <e38863> {m77} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_execute [LV] => VAR 0x55a8abc17200 <e36013> {c98} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2:2:2: ASSIGNDLY 0x55a8abcaea90 <e38878> {m79} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: CONST 0x55a8abcaeb50 <e40298> {m79} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55a8abcaed00 <e38877> {m79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [LV] => VAR 0x55a8abc18700 <e36027> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:2:2: ASSIGNDLY 0x55a8abcaee50 <e38892> {m80} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: CONST 0x55a8abcaef10 <e40310> {m80} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55a8abcaf0c0 <e38891> {m80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [LV] => VAR 0x55a8abc18880 <e36028> {c115} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:2:2: ASSIGNDLY 0x55a8abcaf210 <e38906> {m81} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: CONST 0x55a8abcaf2d0 <e40322> {m81} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55a8abcaf480 <e38905> {m81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute [LV] => VAR 0x55a8abc17380 <e36014> {c101} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:2:2: ASSIGNDLY 0x55a8abcaf5a0 <e38920> {m82} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: CONST 0x55a8abcaf660 <e40334> {m82} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:2:2:2: VARREF 0x55a8abcaf810 <e38919> {m82} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute [LV] => VAR 0x55a8abc17500 <e36015> {c102} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:2:2: ASSIGNDLY 0x55a8abcaf930 <e38923> {m84} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abcaf9f0 <e38921> {m84} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abcafba0 <e38922> {m84} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_execute [LV] => VAR 0x55a8abc17080 <e36012> {c97} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcafcc0 <e42016> {m86} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abcafd80 <e38924> {m86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [RV] <- VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:2:3:2: VARREF 0x55a8abcafec0 <e38925> {m86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute [LV] => VAR 0x55a8abc16a80 <e36008> {c93} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcb0000 <e38929> {m87} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abcb00c0 <e38927> {m87} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [RV] <- VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:2:3:2: VARREF 0x55a8abcb0210 <e38928> {m87} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [LV] => VAR 0x55a8abc16000 <e36001> {c86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcb0360 <e38932> {m88} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abcb0420 <e38930> {m88} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [RV] <- VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:2:3:2: VARREF 0x55a8abcb0560 <e38931> {m88} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_execute [LV] => VAR 0x55a8abc16180 <e36002> {c87} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcb06a0 <e38935> {m89} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:3:1: VARREF 0x55a8abcb0760 <e38933> {m89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [RV] <- VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:2:3:2: VARREF 0x55a8abcb08a0 <e38934> {m89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute [LV] => VAR 0x55a8abc16480 <e36004> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcb09e0 <e38938> {m90} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:2:3:1: VARREF 0x55a8abcb0aa0 <e38936> {m90} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [RV] <- VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:2:3:2: VARREF 0x55a8abcb0bf0 <e38937> {m90} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute [LV] => VAR 0x55a8abc15e80 <e36000> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcb0d40 <e38941> {m91} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abcb0e00 <e38939> {m91} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:2:3:2: VARREF 0x55a8abcb0f50 <e38940> {m91} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute [LV] => VAR 0x55a8abc16780 <e36006> {c91} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcb10a0 <e38944> {m92} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abcb1160 <e38942> {m92} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [RV] <- VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:2:3:2: VARREF 0x55a8abcb12b0 <e38943> {m92} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute [LV] => VAR 0x55a8abc16900 <e36007> {c92} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcb1400 <e38947> {m93} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:3:1: VARREF 0x55a8abcb14c0 <e38945> {m93} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [RV] <- VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:2:3:2: VARREF 0x55a8abcb1600 <e38946> {m93} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute [LV] => VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcb1740 <e38950> {m94} @dt=0x55a8ab717400@(G/w5)
    1:2:2:3:1: VARREF 0x55a8abcb1800 <e38948> {m94} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x55a8abc11630 <e35893> {c59} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2:3:2: VARREF 0x55a8abcb1920 <e38949> {m94} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute [LV] => VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcb1a40 <e38953> {m95} @dt=0x55a8ab717400@(G/w5)
    1:2:2:3:1: VARREF 0x55a8abcb1b00 <e38951> {m95} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55a8abc12690 <e35921> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:3:2: VARREF 0x55a8abcb1c20 <e38952> {m95} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute [LV] => VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcb1d40 <e38956> {m96} @dt=0x55a8ab717400@(G/w5)
    1:2:2:3:1: VARREF 0x55a8abcb1e00 <e38954> {m96} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_decode [RV] <- VAR 0x55a8abc13570 <e35950> {c65} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_decode VAR
    1:2:2:3:2: VARREF 0x55a8abcb1f20 <e38955> {m96} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_execute [LV] => VAR 0x55a8abc18280 <e36024> {c111} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcb2040 <e38959> {m97} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:1: VARREF 0x55a8abcb2100 <e38957> {m97} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55a8abc15880 <e35996> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:2:3:2: VARREF 0x55a8abcb2220 <e38958> {m97} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [LV] => VAR 0x55a8abc18400 <e36025> {c112} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcb2360 <e38962> {m98} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abcb2420 <e38960> {m98} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:2:3:2: VARREF 0x55a8abcb2570 <e38961> {m98} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x55a8abc16c00 <e36009> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcb26d0 <e38965> {m99} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abcb2790 <e38963> {m99} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [RV] <- VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:2:3:2: VARREF 0x55a8abcb28d0 <e38964> {m99} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute [LV] => VAR 0x55a8abc16d80 <e36010> {c95} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcb2a10 <e38968> {m100} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abcb2ad0 <e38966> {m100} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:2:3:2: VARREF 0x55a8abcb2c10 <e38967> {m100} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [LV] => VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcb2d50 <e38971> {m101} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:3:1: VARREF 0x55a8abcb2e10 <e38969> {m101} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op [RV] <- VAR 0x55a8abc10c80 <e35878> {c57} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op VAR
    1:2:2:3:2: VARREF 0x55a8abcb2f30 <e38970> {m101} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_execute [LV] => VAR 0x55a8abc17200 <e36013> {c98} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcb3050 <e38974> {m103} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:1: VARREF 0x55a8abcb3110 <e38972> {m103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:2:3:2: VARREF 0x55a8abcb3260 <e38973> {m103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [LV] => VAR 0x55a8abc18700 <e36027> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcb33b0 <e38977> {m104} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:1: VARREF 0x55a8abcb3470 <e38975> {m104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode [RV] <- VAR 0x55a8abc15d00 <e35999> {c82} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_decode VAR
    1:2:2:3:2: VARREF 0x55a8abcb35c0 <e38976> {m104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [LV] => VAR 0x55a8abc18880 <e36028> {c115} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcb3710 <e38980> {m105} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:1: VARREF 0x55a8abcb37d0 <e38978> {m105} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_decode [RV] <- VAR 0x55a8abc15580 <e35994> {c77} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_decode VAR
    1:2:2:3:2: VARREF 0x55a8abcb38f0 <e38979> {m105} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute [LV] => VAR 0x55a8abc17380 <e36014> {c101} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcb3a10 <e38983> {m106} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:1: VARREF 0x55a8abcb3ad0 <e38981> {m106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_decode [RV] <- VAR 0x55a8abc15700 <e35995> {c78} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_decode VAR
    1:2:2:3:2: VARREF 0x55a8abcb3bf0 <e38982> {m106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute [LV] => VAR 0x55a8abc17500 <e36015> {c102} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcb3d10 <e38986> {m108} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abcb3dd0 <e38984> {m108} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode [RV] <- VAR 0x55a8abc10680 <e35874> {c48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:2:3:2: VARREF 0x55a8abcb3ef0 <e38985> {m108} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_execute [LV] => VAR 0x55a8abc17080 <e36012> {c97} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2: ASSIGNALIAS 0x55a8abcb43a0 <e45119> {d3} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcb4460 <e45116> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x55a8abc18700 <e36027> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:2: VARREF 0x55a8abcb45b0 <e45117> {d3} @dt=0x55a8ab701890@(G/w32)  plus_four_adder_execute__DOT__b [LV] => VAR 0x55a8abcb4bb0 <e36754> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__plus_four_adder_execute__DOT__b PORT
    1:2: ASSIGNALIAS 0x55a8abcb46d0 <e45128> {d4} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcb4790 <e45125> {d4} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute [RV] <- VAR 0x55a8abc18580 <e36026> {c113} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute VAR
    1:2:2: VARREF 0x55a8abcb48e0 <e45126> {d4} @dt=0x55a8ab701890@(G/w32)  plus_four_adder_execute__DOT__z [LV] => VAR 0x55a8abcb4d60 <e36755> {d4} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__plus_four_adder_execute__DOT__z PORT
    1:2: VAR 0x55a8abcb4a00 <e45134> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__plus_four_adder_execute__DOT__a PORT
    1:2:3: CONST 0x55a8abd4b980 <e53265> {c334} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2: VAR 0x55a8abcb4bb0 <e36754> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__plus_four_adder_execute__DOT__b PORT
    1:2: VAR 0x55a8abcb4d60 <e36755> {d4} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__plus_four_adder_execute__DOT__z PORT
    1:2: ASSIGNW 0x55a8abcb4f10 <e36760> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:1: ADD 0x55a8abcb4fd0 <e36758> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1: CONST 0x55a8abcb5090 <e45130> {c334} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:1:2: VARREF 0x55a8abcb5240 <e36757> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x55a8abc18700 <e36027> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:2: VARREF 0x55a8abcb5390 <e36759> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute [LV] => VAR 0x55a8abc18580 <e36026> {c113} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute VAR
    1:2: ASSIGNALIAS 0x55a8abcb54e0 <e45148> {j6} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:1: VARREF 0x55a8abcb55a0 <e45145> {j6} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55a8abc15e80 <e36000> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:2: VARREF 0x55a8abcb56f0 <e45146> {j6} @dt=0x55a8ab70d3b0@(G/w2)  write_register_execute_mux__DOT__control [LV] => VAR 0x55a8abcb6bc0 <e38573> {j6} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x55a8abcb5810 <e45157> {j7} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abcb58d0 <e45154> {j7} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2: VARREF 0x55a8abcb59f0 <e45155> {j7} @dt=0x55a8ab717400@(G/w5)  write_register_execute_mux__DOT__input_0 [LV] => VAR 0x55a8abcb6d80 <e38574> {j7} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x55a8abcb5b10 <e45166> {j8} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abcb5bd0 <e45163> {j8} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x55a8abc18280 <e36024> {c111} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:2: VARREF 0x55a8abcb5cf0 <e45164> {j8} @dt=0x55a8ab717400@(G/w5)  write_register_execute_mux__DOT__input_1 [LV] => VAR 0x55a8abcb6f40 <e38575> {j8} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x55a8abcb6530 <e45189> {j12} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abcb65f0 <e45186> {j12} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2: VARREF 0x55a8abcb6730 <e45187> {j12} @dt=0x55a8ab717400@(G/w5)  write_register_execute_mux__DOT__resolved [LV] => VAR 0x55a8abcb7480 <e38578> {j12} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__resolved PORT
    1:2: VAR 0x55a8abcb6850 <e45199> {j3} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x55a8abcb6a10 <e38571> {c339} @dt=0x55a8abad10a0@(G/sw32)  32'sh5
    1:2: VAR 0x55a8abcb6bc0 <e38573> {j6} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__control PORT
    1:2: VAR 0x55a8abcb6d80 <e38574> {j7} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_0 PORT
    1:2: VAR 0x55a8abcb6f40 <e38575> {j8} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_1 PORT
    1:2: VAR 0x55a8abcb7100 <e38576> {j9} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_2 PORT
    1:2:3: CONST 0x55a8abd4bc70 <e53277> {c343} @dt=0x55a8ab717400@(G/w5)  5'h1f
    1:2: VAR 0x55a8abcb72c0 <e38577> {j10} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_3 PORT
    1:2:3: CONST 0x55a8abd4bf60 <e53289> {c344} @dt=0x55a8ab717400@(G/w5)  5'h0
    1:2: VAR 0x55a8abcb7480 <e38578> {j12} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__resolved PORT
    1:2: ALWAYS 0x55a8abcb7640 <e11689> {j15} [always_comb]
    1:2:2: CASE 0x55a8abcb7700 <e41989> {j16}
    1:2:2:1: VARREF 0x55a8abcb77d0 <e38579> {j16} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55a8abc15e80 <e36000> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcb7920 <e11647> {j17}
    1:2:2:2:1: CONST 0x55a8abcb79e0 <e38580> {j17} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2: ASSIGN 0x55a8abcb7b90 <e38583> {j17} @dt=0x55a8ab717400@(G/w5)
    1:2:2:2:2:1: VARREF 0x55a8abcb7c50 <e38581> {j17} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcb7d70 <e38582> {j17} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute [LV] => VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcb7eb0 <e11660> {j18}
    1:2:2:2:1: CONST 0x55a8abcb7f70 <e38584> {j18} @dt=0x55a8ab70d3b0@(G/w2)  2'h1
    1:2:2:2:2: ASSIGN 0x55a8abcb8120 <e38587> {j18} @dt=0x55a8ab717400@(G/w5)
    1:2:2:2:2:1: VARREF 0x55a8abcb81e0 <e38585> {j18} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x55a8abc18280 <e36024> {c111} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcb8300 <e38586> {j18} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute [LV] => VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcb8440 <e11673> {j19}
    1:2:2:2:1: CONST 0x55a8abcb8500 <e38588> {j19} @dt=0x55a8ab70d3b0@(G/w2)  2'h2
    1:2:2:2:2: ASSIGN 0x55a8abcb86b0 <e38591> {j19} @dt=0x55a8ab717400@(G/w5)
    1:2:2:2:2:1: CONST 0x55a8abcb8770 <e45191> {c343} @dt=0x55a8ab717400@(G/w5)  5'h1f
    1:2:2:2:2:2: VARREF 0x55a8abcb8920 <e38590> {j19} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute [LV] => VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcb8a60 <e11686> {j20}
    1:2:2:2:1: CONST 0x55a8abcb8b20 <e38592> {j20} @dt=0x55a8ab70d3b0@(G/w2)  2'h3
    1:2:2:2:2: ASSIGN 0x55a8abcb8cd0 <e38595> {j20} @dt=0x55a8ab717400@(G/w5)
    1:2:2:2:2:1: CONST 0x55a8abcb8d90 <e45195> {c344} @dt=0x55a8ab717400@(G/w5)  5'h0
    1:2:2:2:2:2: VARREF 0x55a8abcb8f40 <e38594> {j20} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute [LV] => VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2: ASSIGNALIAS 0x55a8abcb9080 <e45213> {q2} @dt=0x55a8ab70d3b0@(G/w2)
    1:2:1: VARREF 0x55a8abcb9140 <e45210> {q2} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55a8abc16480 <e36004> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:2: VARREF 0x55a8abcb9280 <e45211> {q2} @dt=0x55a8ab70d3b0@(G/w2)  alu_input_mux__DOT__ALU_src_B_execute [LV] => VAR 0x55a8abcbc0e0 <e45341> {q2} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_src_B_execute PORT
    1:2: ASSIGNALIAS 0x55a8abcb93c0 <e45222> {q3} @dt=0x55a8ab763860@(G/w3)
    1:2:1: VARREF 0x55a8abcb9480 <e45219> {q3} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:2: VARREF 0x55a8abcb95c0 <e45220> {q3} @dt=0x55a8ab763860@(G/w3)  alu_input_mux__DOT__forward_one_execute [LV] => VAR 0x55a8abcbc2b0 <e39366> {q3} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__alu_input_mux__DOT__forward_one_execute PORT
    1:2: ASSIGNALIAS 0x55a8abcb9700 <e45231> {q4} @dt=0x55a8ab763860@(G/w3)
    1:2:1: VARREF 0x55a8abcb97c0 <e45228> {q4} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:2: VARREF 0x55a8abcb9900 <e45229> {q4} @dt=0x55a8ab763860@(G/w3)  alu_input_mux__DOT__forward_two_execute [LV] => VAR 0x55a8abcbc480 <e39367> {q4} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__alu_input_mux__DOT__forward_two_execute PORT
    1:2: ASSIGNALIAS 0x55a8abcb9a40 <e45240> {q6} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcb9b00 <e45237> {q6} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x55a8abc17380 <e36014> {c101} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:2: VARREF 0x55a8abcb9c20 <e45238> {q6} @dt=0x55a8ab701890@(G/w32)  alu_input_mux__DOT__read_data_1_reg [LV] => VAR 0x55a8abcbc650 <e39368> {q6} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__read_data_1_reg PORT
    1:2: ASSIGNALIAS 0x55a8abcb9d40 <e45249> {q7} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcb9e00 <e45246> {q7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55a8abc1b280 <e36056> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:2: VARREF 0x55a8abcb9f40 <e45247> {q7} @dt=0x55a8ab701890@(G/w32)  alu_input_mux__DOT__result_writeback [LV] => VAR 0x55a8abcbc800 <e39369> {q7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__result_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abcba080 <e45258> {q8} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcba140 <e45255> {q8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x55a8abcba280 <e45256> {q8} @dt=0x55a8ab701890@(G/w32)  alu_input_mux__DOT__ALU_output_memory [LV] => VAR 0x55a8abcbc9d0 <e39370> {q8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_output_memory PORT
    1:2: ASSIGNALIAS 0x55a8abcba3c0 <e45267> {q9} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcba480 <e45264> {q9} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55a8abc1b580 <e36058> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2: VARREF 0x55a8abcba5c0 <e45265> {q9} @dt=0x55a8ab701890@(G/w32)  alu_input_mux__DOT__LO_result_writeback [LV] => VAR 0x55a8abcbcba0 <e39371> {q9} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__LO_result_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abcba700 <e45276> {q10} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcba7c0 <e45273> {q10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x55a8abc19d80 <e36042> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2: VARREF 0x55a8abcba900 <e45274> {q10} @dt=0x55a8ab701890@(G/w32)  alu_input_mux__DOT__ALU_LO_output_memory [LV] => VAR 0x55a8abcbcd70 <e39372> {q10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_LO_output_memory PORT
    1:2: ASSIGNALIAS 0x55a8abcbaa40 <e45285> {q11} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcbab00 <e45282> {q11} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x55a8abc17500 <e36015> {c102} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:2: VARREF 0x55a8abcbac20 <e45283> {q11} @dt=0x55a8ab701890@(G/w32)  alu_input_mux__DOT__read_data_2_reg [LV] => VAR 0x55a8abcbcf50 <e39373> {q11} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__read_data_2_reg PORT
    1:2: ASSIGNALIAS 0x55a8abcbad40 <e45294> {q12} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcbae00 <e45291> {q12} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x55a8abc19c00 <e36041> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2: VARREF 0x55a8abcbaf40 <e45292> {q12} @dt=0x55a8ab701890@(G/w32)  alu_input_mux__DOT__ALU_HI_output_memory [LV] => VAR 0x55a8abcbd100 <e39374> {q12} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_HI_output_memory PORT
    1:2: ASSIGNALIAS 0x55a8abcbb080 <e45303> {q13} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcbb140 <e45300> {q13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55a8abc1b400 <e36057> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2: VARREF 0x55a8abcbb280 <e45301> {q13} @dt=0x55a8ab701890@(G/w32)  alu_input_mux__DOT__HI_result_writeback [LV] => VAR 0x55a8abcbd2e0 <e39375> {q13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__HI_result_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abcbb3c0 <e45312> {q14} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcbb480 <e45309> {q14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x55a8abc18400 <e36025> {c112} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:2: VARREF 0x55a8abcbb5c0 <e45310> {q14} @dt=0x55a8ab701890@(G/w32)  alu_input_mux__DOT__sign_imm_execute [LV] => VAR 0x55a8abcbd4b0 <e39376> {q14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__sign_imm_execute PORT
    1:2: ASSIGNALIAS 0x55a8abcbb700 <e45321> {q15} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcbb7c0 <e45318> {q15} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute [RV] <- VAR 0x55a8abc18580 <e36026> {c113} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute VAR
    1:2:2: VARREF 0x55a8abcbb910 <e45319> {q15} @dt=0x55a8ab701890@(G/w32)  alu_input_mux__DOT__program_counter_plus_eight_execute [LV] => VAR 0x55a8abcbd680 <e39377> {q15} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__program_counter_plus_eight_execute PORT
    1:2: ASSIGNALIAS 0x55a8abcbba60 <e45330> {q17} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcbbb20 <e45327> {q17} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2: VARREF 0x55a8abcbbc60 <e45328> {q17} @dt=0x55a8ab701890@(G/w32)  alu_input_mux__DOT__src_A_ALU_execute [LV] => VAR 0x55a8abcbd870 <e39378> {q17} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_A_ALU_execute PORT
    1:2: ASSIGNALIAS 0x55a8abcbbda0 <e45339> {q18} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcbbe60 <e45336> {q18} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2: VARREF 0x55a8abcbbfa0 <e45337> {q18} @dt=0x55a8ab701890@(G/w32)  alu_input_mux__DOT__src_B_ALU_execute [LV] => VAR 0x55a8abcbda40 <e39379> {q18} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_B_ALU_execute PORT
    1:2: VAR 0x55a8abcbc0e0 <e45341> {q2} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_src_B_execute PORT
    1:2: VAR 0x55a8abcbc2b0 <e39366> {q3} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__alu_input_mux__DOT__forward_one_execute PORT
    1:2: VAR 0x55a8abcbc480 <e39367> {q4} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__alu_input_mux__DOT__forward_two_execute PORT
    1:2: VAR 0x55a8abcbc650 <e39368> {q6} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__read_data_1_reg PORT
    1:2: VAR 0x55a8abcbc800 <e39369> {q7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__result_writeback PORT
    1:2: VAR 0x55a8abcbc9d0 <e39370> {q8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_output_memory PORT
    1:2: VAR 0x55a8abcbcba0 <e39371> {q9} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__LO_result_writeback PORT
    1:2: VAR 0x55a8abcbcd70 <e39372> {q10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_LO_output_memory PORT
    1:2: VAR 0x55a8abcbcf50 <e39373> {q11} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__read_data_2_reg PORT
    1:2: VAR 0x55a8abcbd100 <e39374> {q12} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__ALU_HI_output_memory PORT
    1:2: VAR 0x55a8abcbd2e0 <e39375> {q13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__HI_result_writeback PORT
    1:2: VAR 0x55a8abcbd4b0 <e39376> {q14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__sign_imm_execute PORT
    1:2: VAR 0x55a8abcbd680 <e39377> {q15} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__program_counter_plus_eight_execute PORT
    1:2: VAR 0x55a8abcbd870 <e39378> {q17} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_A_ALU_execute PORT
    1:2: VAR 0x55a8abcbda40 <e39379> {q18} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_B_ALU_execute PORT
    1:2: VAR 0x55a8abcbdc10 <e39380> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2: ALWAYS 0x55a8abcbddc0 <e16112> {q22} [always_comb]
    1:2:2: CASE 0x55a8abcbde80 <e42055> {q23}
    1:2:2:1: VARREF 0x55a8abcbdf50 <e39381> {q23} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcbe090 <e15912> {q24}
    1:2:2:2:1: CONST 0x55a8abcbe150 <e39382> {q24} @dt=0x55a8ab763860@(G/w3)  3'h0
    1:2:2:2:2: ASSIGN 0x55a8abcbe300 <e39385> {q24} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abcbe3c0 <e39383> {q24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x55a8abc17380 <e36014> {c101} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcbe4e0 <e39384> {q24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcbe620 <e15925> {q25}
    1:2:2:2:1: CONST 0x55a8abcbe6e0 <e39386> {q25} @dt=0x55a8ab763860@(G/w3)  3'h1
    1:2:2:2:2: ASSIGN 0x55a8abcbe890 <e39389> {q25} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abcbe950 <e39387> {q25} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55a8abc1b280 <e36056> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:2:2:2:2: VARREF 0x55a8abcbea90 <e39388> {q25} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcbebd0 <e15938> {q26}
    1:2:2:2:1: CONST 0x55a8abcbec90 <e39390> {q26} @dt=0x55a8ab763860@(G/w3)  3'h2
    1:2:2:2:2: ASSIGN 0x55a8abcbee40 <e39393> {q26} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abcbef00 <e39391> {q26} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2:2:2:2: VARREF 0x55a8abcbf040 <e39392> {q26} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcbf180 <e15951> {q27}
    1:2:2:2:1: CONST 0x55a8abcbf240 <e39394> {q27} @dt=0x55a8ab763860@(G/w3)  3'h3
    1:2:2:2:2: ASSIGN 0x55a8abcbf3f0 <e39397> {q27} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abcbf4b0 <e39395> {q27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55a8abc1b580 <e36058> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2:2:2:2: VARREF 0x55a8abcbf5f0 <e39396> {q27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcbf730 <e15964> {q28}
    1:2:2:2:1: CONST 0x55a8abcbf7f0 <e39398> {q28} @dt=0x55a8ab763860@(G/w3)  3'h4
    1:2:2:2:2: ASSIGN 0x55a8abcbf9a0 <e39401> {q28} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abcbfa60 <e39399> {q28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x55a8abc19d80 <e36042> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2:2:2:2: VARREF 0x55a8abcbfba0 <e39400> {q28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcbfce0 <e15976> {q29}
    1:2:2:2:2: ASSIGN 0x55a8abcbfda0 <e39413> {q29} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: CONST 0x55a8abcbfe60 <e39411> {q29} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:2:2:2:2: VARREF 0x55a8abcc0010 <e39412> {q29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2: CASE 0x55a8abcc0150 <e16056> {q31}
    1:2:2:1: VARREF 0x55a8abcc0220 <e39414> {q31} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcc0360 <e15991> {q32}
    1:2:2:2:1: CONST 0x55a8abcc0420 <e39415> {q32} @dt=0x55a8ab763860@(G/w3)  3'h0
    1:2:2:2:2: ASSIGN 0x55a8abcc05d0 <e39418> {q32} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abcc0690 <e39416> {q32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x55a8abc17500 <e36015> {c102} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcc07b0 <e39417> {q32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x55a8abcbdc10 <e39380> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2:2: CASEITEM 0x55a8abcc0900 <e16004> {q33}
    1:2:2:2:1: CONST 0x55a8abcc09c0 <e39419> {q33} @dt=0x55a8ab763860@(G/w3)  3'h1
    1:2:2:2:2: ASSIGN 0x55a8abcc0b70 <e39422> {q33} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abcc0c30 <e39420> {q33} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55a8abc1b280 <e36056> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:2:2:2:2: VARREF 0x55a8abcc0d70 <e39421> {q33} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x55a8abcbdc10 <e39380> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2:2: CASEITEM 0x55a8abcc0ec0 <e16017> {q34}
    1:2:2:2:1: CONST 0x55a8abcc0f80 <e39423> {q34} @dt=0x55a8ab763860@(G/w3)  3'h2
    1:2:2:2:2: ASSIGN 0x55a8abcc1130 <e39426> {q34} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abcc11f0 <e39424> {q34} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2:2:2:2: VARREF 0x55a8abcc1330 <e39425> {q34} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x55a8abcbdc10 <e39380> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2:2: CASEITEM 0x55a8abcc1480 <e16030> {q35}
    1:2:2:2:1: CONST 0x55a8abcc1540 <e39427> {q35} @dt=0x55a8ab763860@(G/w3)  3'h3
    1:2:2:2:2: ASSIGN 0x55a8abcc16f0 <e39430> {q35} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abcc17b0 <e39428> {q35} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55a8abc1b400 <e36057> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2:2:2:2: VARREF 0x55a8abcc18f0 <e39429> {q35} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x55a8abcbdc10 <e39380> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2:2: CASEITEM 0x55a8abcc1a40 <e16043> {q36}
    1:2:2:2:1: CONST 0x55a8abcc1b00 <e39431> {q36} @dt=0x55a8ab763860@(G/w3)  3'h4
    1:2:2:2:2: ASSIGN 0x55a8abcc1cb0 <e39434> {q36} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abcc1d70 <e39432> {q36} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x55a8abc19c00 <e36041> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2:2:2:2: VARREF 0x55a8abcc1eb0 <e39433> {q36} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x55a8abcbdc10 <e39380> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2:2: CASEITEM 0x55a8abcc2000 <e16055> {q37}
    1:2:2:2:2: ASSIGN 0x55a8abcc20c0 <e39446> {q37} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: CONST 0x55a8abcc2180 <e39444> {q37} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:2:2:2:2: VARREF 0x55a8abcc2330 <e39445> {q37} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x55a8abcbdc10 <e39380> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2: CASE 0x55a8abcc2480 <e16110> {q39}
    1:2:2:1: VARREF 0x55a8abcc2550 <e39447> {q39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55a8abc16480 <e36004> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcc2690 <e16071> {q40}
    1:2:2:2:1: CONST 0x55a8abcc2750 <e39448> {q40} @dt=0x55a8ab70d3b0@(G/w2)  2'h0
    1:2:2:2:2: ASSIGN 0x55a8abcc2900 <e39451> {q40} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abcc29c0 <e39449> {q40} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [RV] <- VAR 0x55a8abcbdc10 <e39380> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:2:2:2:2: VARREF 0x55a8abcc2b10 <e39450> {q40} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [LV] => VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcc2c50 <e16084> {q41}
    1:2:2:2:1: CONST 0x55a8abcc2d10 <e39452> {q41} @dt=0x55a8ab70d3b0@(G/w2)  2'h1
    1:2:2:2:2: ASSIGN 0x55a8abcc2ec0 <e39455> {q41} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abcc2f80 <e39453> {q41} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x55a8abc18400 <e36025> {c112} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcc30c0 <e39454> {q41} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [LV] => VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcc3200 <e16097> {q42}
    1:2:2:2:1: CONST 0x55a8abcc32c0 <e39456> {q42} @dt=0x55a8ab70d3b0@(G/w2)  2'h2
    1:2:2:2:2: ASSIGN 0x55a8abcc3470 <e39459> {q42} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abcc3530 <e39457> {q42} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute [RV] <- VAR 0x55a8abc18580 <e36026> {c113} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_eight_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcc3680 <e39458> {q42} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [LV] => VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcc37c0 <e16109> {q43}
    1:2:2:2:2: ASSIGN 0x55a8abcc3880 <e39471> {q43} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: CONST 0x55a8abcc3940 <e39469> {q43} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:2:2:2:2: VARREF 0x55a8abcc3af0 <e39470> {q43} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [LV] => VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2: ASSIGNALIAS 0x55a8abcc3c30 <e45355> {e4} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:1: VARREF 0x55a8abcc3cf0 <e45352> {e4} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:2: VARREF 0x55a8abcc3e30 <e45353> {e4} @dt=0x55a8ab70f9b0@(G/w6)  alu__DOT__ALU_operation [LV] => VAR 0x55a8abcc4ef0 <e45402> {e4} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__alu__DOT__ALU_operation PORT
    1:2: ASSIGNALIAS 0x55a8abcc3f50 <e45364> {e5} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcc4010 <e45361> {e5} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2: VARREF 0x55a8abcc4150 <e45362> {e5} @dt=0x55a8ab701890@(G/w32)  alu__DOT__input_1 [LV] => VAR 0x55a8abcc5090 <e36762> {e5} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x55a8abcc4270 <e45373> {e6} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcc4330 <e45370> {e6} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2: VARREF 0x55a8abcc4470 <e45371> {e6} @dt=0x55a8ab701890@(G/w32)  alu__DOT__input_2 [LV] => VAR 0x55a8abcc5230 <e36763> {e6} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu__DOT__input_2 PORT
    1:2: ASSIGNALIAS 0x55a8abcc4590 <e45382> {e8} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcc4650 <e45379> {e8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [RV] <- VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2: VARREF 0x55a8abcc4790 <e45380> {e8} @dt=0x55a8ab701890@(G/w32)  alu__DOT__ALU_output [LV] => VAR 0x55a8abcc53d0 <e36764> {e8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu__DOT__ALU_output PORT
    1:2: ASSIGNALIAS 0x55a8abcc48b0 <e45391> {e9} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcc4970 <e45388> {e9} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [RV] <- VAR 0x55a8abc17c80 <e36020> {c107} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:2: VARREF 0x55a8abcc4ab0 <e45389> {e9} @dt=0x55a8ab701890@(G/w32)  alu__DOT__ALU_HI_output [LV] => VAR 0x55a8abcc5570 <e36765> {e9} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_output PORT
    1:2: ASSIGNALIAS 0x55a8abcc4bd0 <e45400> {e10} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcc4c90 <e45397> {e10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [RV] <- VAR 0x55a8abc17e00 <e36021> {c108} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:2: VARREF 0x55a8abcc4dd0 <e45398> {e10} @dt=0x55a8ab701890@(G/w32)  alu__DOT__ALU_LO_output [LV] => VAR 0x55a8abcc5710 <e36766> {e10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu__DOT__ALU_LO_output PORT
    1:2: VAR 0x55a8abcc4ef0 <e45402> {e4} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__alu__DOT__ALU_operation PORT
    1:2: VAR 0x55a8abcc5090 <e36762> {e5} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu__DOT__input_1 PORT
    1:2: VAR 0x55a8abcc5230 <e36763> {e6} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu__DOT__input_2 PORT
    1:2: VAR 0x55a8abcc53d0 <e36764> {e8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu__DOT__ALU_output PORT
    1:2: VAR 0x55a8abcc5570 <e36765> {e9} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_output PORT
    1:2: VAR 0x55a8abcc5710 <e36766> {e10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu__DOT__ALU_LO_output PORT
    1:2: VAR 0x55a8abcc58b0 <e36767> {e14} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount VAR
    1:2: VAR 0x55a8abcc5a50 <e31430> {e15} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_1 VAR
    1:2: VAR 0x55a8abcc5c20 <e36768> {e16} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_2 VAR
    1:2: VAR 0x55a8abcc5df0 <e36769> {e17} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_1 VAR
    1:2: VAR 0x55a8abcc5fc0 <e36770> {e18} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_2 VAR
    1:2: VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2: ASSIGNW 0x55a8abcc6360 <e36785> {e21} @dt=0x55a8ab717400@(G/w5)
    1:2:1: SEL 0x55a8abcc6420 <e36783> {e21} @dt=0x55a8ab717400@(G/w5) decl[31:0]]
    1:2:1:1: VARREF 0x55a8abcc64f0 <e36772> {e21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:1:2: CONST 0x55a8abcc6630 <e31510> {e21} @dt=0x55a8aba6c550@(G/sw5)  5'h6
    1:2:1:3: CONST 0x55a8abcc67e0 <e36782> {e21} @dt=0x55a8ab701890@(G/w32)  32'h5
    1:2:2: VARREF 0x55a8abcc6990 <e36784> {e21} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount [LV] => VAR 0x55a8abcc58b0 <e36767> {e14} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount VAR
    1:2: ASSIGNW 0x55a8abcc6ad0 <e31516> {e22} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:1: CONCAT 0x55a8abcc6b90 <e41494> {e22} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:1:1: REPLICATE 0x55a8abcc6c50 <e36808> {e22} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1:1: SEL 0x55a8abcc6d10 <e36797> {e22} @dt=0x55a8ab6dff80@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x55a8abcc6de0 <e36786> {e22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:1:1:1:2: CONST 0x55a8abcc6f20 <e31554> {e22} @dt=0x55a8aba6c550@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x55a8abcc70d0 <e36796> {e22} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x55a8abcc7280 <e36807> {e22} @dt=0x55a8abad10a0@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x55a8abcc7430 <e41487> {e22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2: VARREF 0x55a8abcc7570 <e31515> {e22} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_1 [LV] => VAR 0x55a8abcc5a50 <e31430> {e15} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_1 VAR
    1:2: ASSIGNW 0x55a8abcc76c0 <e36863> {e23} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:1: CONCAT 0x55a8abcc7780 <e41507> {e23} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:1:1: REPLICATE 0x55a8abcc7840 <e36846> {e23} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1:1: SEL 0x55a8abcc7900 <e36835> {e23} @dt=0x55a8ab6dff80@(G/w1) decl[31:0]]
    1:2:1:1:1:1: VARREF 0x55a8abcc79d0 <e36824> {e23} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:1:1:1:2: CONST 0x55a8abcc7b10 <e31649> {e23} @dt=0x55a8aba6c550@(G/sw5)  5'h1f
    1:2:1:1:1:3: CONST 0x55a8abcc7cc0 <e36834> {e23} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:1:1:2: CONST 0x55a8abcc7e70 <e36845> {e23} @dt=0x55a8abad10a0@(G/sw32)  32'sh20
    1:2:1:2: VARREF 0x55a8abcc8020 <e41500> {e23} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2: VARREF 0x55a8abcc8160 <e36862> {e23} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_2 [LV] => VAR 0x55a8abcc5c20 <e36768> {e16} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_2 VAR
    1:2: ASSIGNW 0x55a8abcc82b0 <e36881> {e24} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:1: EXTEND 0x55a8abcc8370 <e41523> {e24} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:1:1: VARREF 0x55a8abcc8430 <e41514> {e24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2: VARREF 0x55a8abcc8570 <e36880> {e24} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_1 [LV] => VAR 0x55a8abcc5df0 <e36769> {e17} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_1 VAR
    1:2: ASSIGNW 0x55a8abcc86c0 <e36899> {e25} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:1: EXTEND 0x55a8abcc8780 <e41539> {e25} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:1:1: VARREF 0x55a8abcc8840 <e41530> {e25} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2: VARREF 0x55a8abcc8980 <e36898> {e25} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_2 [LV] => VAR 0x55a8abcc5fc0 <e36770> {e18} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_2 VAR
    1:2: ALWAYS 0x55a8abcc8ad0 <e6712> {e29} [always_comb]
    1:2:2: ASSIGN 0x55a8abcc8b90 <e41845> {e30} @dt=0x55a8ab701890@(G/w32)
    1:2:2:1: CONST 0x55a8abcc8c50 <e43063> {e30} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:2:2: VARREF 0x55a8abcc8e00 <e36912> {e30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2: ASSIGN 0x55a8abcc8f40 <e36927> {e31} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:2:1: CONST 0x55a8abcc9000 <e43073> {e31} @dt=0x55a8ab7f3f80@(G/w64)  64'h0
    1:2:2:2: VARREF 0x55a8abcc91b0 <e36926> {e31} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2: CASE 0x55a8abcc9300 <e6666> {e32}
    1:2:2:1: VARREF 0x55a8abcc93d0 <e36928> {e32} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcc9510 <e5713> {e33}
    1:2:2:2:1: CONST 0x55a8abcc95d0 <e36929> {e33} @dt=0x55a8ab70f9b0@(G/w6)  6'h0
    1:2:2:2:2: ASSIGN 0x55a8abcc9780 <e36934> {e33} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: SHIFTL 0x55a8abcc9840 <e36932> {e33} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55a8abcc9900 <e36930> {e33} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55a8abcc9a40 <e36931> {e33} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount [RV] <- VAR 0x55a8abcc58b0 <e36767> {e14} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount VAR
    1:2:2:2:2:2: VARREF 0x55a8abcc9b80 <e36933> {e33} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcc9cc0 <e5730> {e34}
    1:2:2:2:1: CONST 0x55a8abcc9d80 <e36935> {e34} @dt=0x55a8ab70f9b0@(G/w6)  6'h1
    1:2:2:2:2: ASSIGN 0x55a8abcc9f30 <e36940> {e34} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x55a8abcc9ff0 <e36938> {e34} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55a8abcca0b0 <e36936> {e34} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55a8abcca1f0 <e36937> {e34} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount [RV] <- VAR 0x55a8abcc58b0 <e36767> {e14} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount VAR
    1:2:2:2:2:2: VARREF 0x55a8abcca330 <e36939> {e34} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcca470 <e5747> {e35}
    1:2:2:2:1: CONST 0x55a8abcca530 <e36941> {e35} @dt=0x55a8ab70f9b0@(G/w6)  6'h3
    1:2:2:2:2: ASSIGN 0x55a8abcca6e0 <e36946> {e35} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x55a8abcca7a0 <e36944> {e35} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55a8abcca860 <e36942> {e35} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55a8abcca9a0 <e36943> {e35} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount [RV] <- VAR 0x55a8abcc58b0 <e36767> {e14} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__alu__DOT__shift_amount VAR
    1:2:2:2:2:2: VARREF 0x55a8abccaae0 <e36945> {e35} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abccac20 <e5780> {e36}
    1:2:2:2:1: CONST 0x55a8abccace0 <e36947> {e36} @dt=0x55a8ab70f9b0@(G/w6)  6'h4
    1:2:2:2:2: ASSIGN 0x55a8abccae90 <e36963> {e36} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: SHIFTL 0x55a8abccaf50 <e36961> {e36} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55a8abccb010 <e36948> {e36} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: SEL 0x55a8abccb150 <e36960> {e36} @dt=0x55a8ab717400@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x55a8abccb220 <e36949> {e36} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2:2: CONST 0x55a8abccb360 <e31837> {e36} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x55a8abccb510 <e36959> {e36} @dt=0x55a8ab701890@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x55a8abccb6c0 <e36962> {e36} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abccb800 <e5813> {e37}
    1:2:2:2:1: CONST 0x55a8abccb8c0 <e36964> {e37} @dt=0x55a8ab70f9b0@(G/w6)  6'h6
    1:2:2:2:2: ASSIGN 0x55a8abccba70 <e36980> {e37} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x55a8abccbb30 <e36978> {e37} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55a8abccbbf0 <e36965> {e37} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: SEL 0x55a8abccbd30 <e36977> {e37} @dt=0x55a8ab717400@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x55a8abccbe00 <e36966> {e37} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2:2: CONST 0x55a8abccbf40 <e31888> {e37} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x55a8abccc0f0 <e36976> {e37} @dt=0x55a8ab701890@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x55a8abccc2a0 <e36979> {e37} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abccc3e0 <e5846> {e38}
    1:2:2:2:1: CONST 0x55a8abccc4a0 <e36981> {e38} @dt=0x55a8ab70f9b0@(G/w6)  6'h7
    1:2:2:2:2: ASSIGN 0x55a8abccc650 <e36997> {e38} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: SHIFTR 0x55a8abccc710 <e36995> {e38} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55a8abccc7d0 <e36982> {e38} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: SEL 0x55a8abccc910 <e36994> {e38} @dt=0x55a8ab717400@(G/w5) decl[31:0]]
    1:2:2:2:2:1:2:1: VARREF 0x55a8abccc9e0 <e36983> {e38} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2:2: CONST 0x55a8abcccb20 <e31939> {e38} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:2:2:1:2:3: CONST 0x55a8abccccd0 <e36993> {e38} @dt=0x55a8ab701890@(G/w32)  32'h5
    1:2:2:2:2:2: VARREF 0x55a8abccce80 <e36996> {e38} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcccfc0 <e5859> {e39}
    1:2:2:2:1: CONST 0x55a8abccd080 <e36998> {e39} @dt=0x55a8ab70f9b0@(G/w6)  6'h8
    1:2:2:2:2: ASSIGN 0x55a8abccd230 <e37001> {e39} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abccd2f0 <e36999> {e39} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abccd430 <e37000> {e39} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abccd570 <e5872> {e40}
    1:2:2:2:1: CONST 0x55a8abccd630 <e37002> {e40} @dt=0x55a8ab70f9b0@(G/w6)  6'h9
    1:2:2:2:2: ASSIGN 0x55a8abccd7e0 <e37005> {e40} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abccd8a0 <e37003> {e40} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abccd9e0 <e37004> {e40} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abccdb20 <e5885> {e41}
    1:2:2:2:1: CONST 0x55a8abccdbe0 <e37006> {e41} @dt=0x55a8ab70f9b0@(G/w6)  6'h10
    1:2:2:2:2: ASSIGN 0x55a8abccdd90 <e37009> {e41} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abccde50 <e37007> {e41} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abccdf90 <e37008> {e41} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcce0d0 <e5898> {e42}
    1:2:2:2:1: CONST 0x55a8abcce190 <e37010> {e42} @dt=0x55a8ab70f9b0@(G/w6)  6'h11
    1:2:2:2:2: ASSIGN 0x55a8abcce340 <e37013> {e42} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abcce400 <e37011> {e42} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcce540 <e37012> {e42} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcce680 <e5911> {e43}
    1:2:2:2:1: CONST 0x55a8abcce740 <e37014> {e43} @dt=0x55a8ab70f9b0@(G/w6)  6'h12
    1:2:2:2:2: ASSIGN 0x55a8abcce8f0 <e37017> {e43} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abcce9b0 <e37015> {e43} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcceaf0 <e37016> {e43} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abccec30 <e5924> {e44}
    1:2:2:2:1: CONST 0x55a8abccecf0 <e37018> {e44} @dt=0x55a8ab70f9b0@(G/w6)  6'h13
    1:2:2:2:2: ASSIGN 0x55a8abcceea0 <e37021> {e44} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abccef60 <e37019> {e44} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abccf0a0 <e37020> {e44} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abccf1e0 <e5945> {e45}
    1:2:2:2:1: CONST 0x55a8abccf2a0 <e37022> {e45} @dt=0x55a8ab70f9b0@(G/w6)  6'h18
    1:2:2:2:2: ASSIGN 0x55a8abccf450 <e37024> {e45} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:2:2:2:1: MULS 0x55a8abccf510 <e32002> {e45} @dt=0x55a8ababab50@(G/sw64)
    1:2:2:2:2:1:1: VARREF 0x55a8abccf5d0 <e35126> {e45} @dt=0x55a8ababab50@(G/sw64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_1 [RV] <- VAR 0x55a8abcc5a50 <e31430> {e15} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_1 VAR
    1:2:2:2:2:1:2: VARREF 0x55a8abccf720 <e35130> {e45} @dt=0x55a8ababab50@(G/sw64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_2 [RV] <- VAR 0x55a8abcc5c20 <e36768> {e16} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__sign_extened_input_2 VAR
    1:2:2:2:2:2: VARREF 0x55a8abccf870 <e37023> {e45} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55a8abccf9c0 <e5962> {e46}
    1:2:2:2:1: CONST 0x55a8abccfa80 <e37025> {e46} @dt=0x55a8ab70f9b0@(G/w6)  6'h19
    1:2:2:2:2: ASSIGN 0x55a8abccfc30 <e37030> {e46} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:2:2:2:1: MUL 0x55a8abccfcf0 <e37028> {e46} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x55a8abccfdb0 <e37026> {e46} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_1 [RV] <- VAR 0x55a8abcc5df0 <e36769> {e17} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_1 VAR
    1:2:2:2:2:1:2: VARREF 0x55a8abccff00 <e37027> {e46} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_2 [RV] <- VAR 0x55a8abcc5fc0 <e36770> {e18} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__extended_input_2 VAR
    1:2:2:2:2:2: VARREF 0x55a8abcd0050 <e37029> {e46} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55a8abcd01a0 <e6076> {e47}
    1:2:2:2:1: CONST 0x55a8abcd0260 <e37031> {e47} @dt=0x55a8ab70f9b0@(G/w6)  6'h1a
    1:2:2:2:2: ASSIGN 0x55a8abcd0410 <e41839> {e48} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:2:2:2:1: CONCAT 0x55a8abcd04d0 <e41545> {e48} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:2:2:2:1:1: DIVS 0x55a8abcd0590 <e37034> {e48} @dt=0x55a8abad10a0@(G/sw32)
    1:2:2:2:2:1:1:1: VARREF 0x55a8abcd0650 <e37032> {e48} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x55a8abcd0790 <e37033> {e48} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x55a8abcd08d0 <e40394> {e48} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55a8abcd0a80 <e37050> {e48} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2: ASSIGN 0x55a8abcd0bd0 <e37073> {e49} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:2:2:2:1: ADD 0x55a8abcd0c90 <e37071> {e49} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x55a8abcd0d50 <e37052> {e49} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2:1:2: EXTEND 0x55a8abcd0ea0 <e41561> {e49} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:2:2:2:1:2:1: MODDIVS 0x55a8abcd0f60 <e41552> {e49} @dt=0x55a8abad10a0@(G/sw32)
    1:2:2:2:2:1:2:1:1: VARREF 0x55a8abcd1020 <e37065> {e49} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2:1:2: VARREF 0x55a8abcd1160 <e37066> {e49} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcd12a0 <e37072> {e49} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55a8abcd13f0 <e6182> {e51}
    1:2:2:2:1: CONST 0x55a8abcd14b0 <e37074> {e51} @dt=0x55a8ab70f9b0@(G/w6)  6'h1b
    1:2:2:2:2: ASSIGN 0x55a8abcd1660 <e41842> {e52} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:2:2:2:1: CONCAT 0x55a8abcd1720 <e41567> {e52} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:2:2:2:1:1: DIV 0x55a8abcd17e0 <e37077> {e52} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x55a8abcd18a0 <e37075> {e52} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x55a8abcd19e0 <e37076> {e52} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x55a8abcd1b20 <e40418> {e52} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55a8abcd1cd0 <e37093> {e52} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2: ASSIGN 0x55a8abcd1e20 <e37116> {e53} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:2:2:2:1: ADD 0x55a8abcd1ee0 <e37114> {e53} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x55a8abcd1fa0 <e37095> {e53} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2:2:1:2: EXTEND 0x55a8abcd20f0 <e41583> {e53} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:2:2:2:1:2:1: MODDIV 0x55a8abcd21b0 <e41574> {e53} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1:2:1:1: VARREF 0x55a8abcd2270 <e37108> {e53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2:1:2: VARREF 0x55a8abcd23b0 <e37109> {e53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcd24f0 <e37115> {e53} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55a8abcd2640 <e6203> {e55}
    1:2:2:2:1: CONST 0x55a8abcd2700 <e37117> {e55} @dt=0x55a8ab70f9b0@(G/w6)  6'h20
    1:2:2:2:2: ASSIGN 0x55a8abcd28b0 <e37122> {e55} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: ADD 0x55a8abcd2970 <e37120> {e55} @dt=0x55a8abad10a0@(G/sw32)
    1:2:2:2:2:1:1: VARREF 0x55a8abcd2a30 <e37118> {e55} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55a8abcd2b70 <e37119> {e55} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcd2cb0 <e37121> {e55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcd2df0 <e6220> {e56}
    1:2:2:2:1: CONST 0x55a8abcd2eb0 <e37123> {e56} @dt=0x55a8ab70f9b0@(G/w6)  6'h21
    1:2:2:2:2: ASSIGN 0x55a8abcd3060 <e37128> {e56} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: ADD 0x55a8abcd3120 <e37126> {e56} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55a8abcd31e0 <e37124> {e56} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55a8abcd3320 <e37125> {e56} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcd3460 <e37127> {e56} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcd35a0 <e6241> {e57}
    1:2:2:2:1: CONST 0x55a8abcd3660 <e37129> {e57} @dt=0x55a8ab70f9b0@(G/w6)  6'h22
    1:2:2:2:2: ASSIGN 0x55a8abcd3810 <e37134> {e57} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: SUB 0x55a8abcd38d0 <e37132> {e57} @dt=0x55a8abad10a0@(G/sw32)
    1:2:2:2:2:1:1: VARREF 0x55a8abcd3990 <e37130> {e57} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55a8abcd3ad0 <e37131> {e57} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcd3c10 <e37133> {e57} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcd3d50 <e6258> {e58}
    1:2:2:2:1: CONST 0x55a8abcd3e10 <e37135> {e58} @dt=0x55a8ab70f9b0@(G/w6)  6'h23
    1:2:2:2:2: ASSIGN 0x55a8abcd3fc0 <e37140> {e58} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: SUB 0x55a8abcd4080 <e37138> {e58} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55a8abcd4140 <e37136> {e58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55a8abcd4280 <e37137> {e58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcd43c0 <e37139> {e58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcd4500 <e6275> {e59}
    1:2:2:2:1: CONST 0x55a8abcd45c0 <e37141> {e59} @dt=0x55a8ab70f9b0@(G/w6)  6'h24
    1:2:2:2:2: ASSIGN 0x55a8abcd4770 <e37146> {e59} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: AND 0x55a8abcd4830 <e37144> {e59} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55a8abcd48f0 <e37142> {e59} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55a8abcd4a30 <e37143> {e59} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcd4b70 <e37145> {e59} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcd4cb0 <e6292> {e60}
    1:2:2:2:1: CONST 0x55a8abcd4d70 <e37147> {e60} @dt=0x55a8ab70f9b0@(G/w6)  6'h25
    1:2:2:2:2: ASSIGN 0x55a8abcd4f20 <e37152> {e60} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: OR 0x55a8abcd4fe0 <e37150> {e60} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55a8abcd50a0 <e37148> {e60} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55a8abcd51e0 <e37149> {e60} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcd5320 <e37151> {e60} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcd5460 <e6309> {e61}
    1:2:2:2:1: CONST 0x55a8abcd5520 <e37153> {e61} @dt=0x55a8ab70f9b0@(G/w6)  6'h26
    1:2:2:2:2: ASSIGN 0x55a8abcd56d0 <e37158> {e61} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: XNOR 0x55a8abcd5790 <e37156> {e61} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1:1: VARREF 0x55a8abcd5850 <e37154> {e61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: VARREF 0x55a8abcd5990 <e37155> {e61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcd5ad0 <e37157> {e61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcd5c10 <e6328> {e62}
    1:2:2:2:1: CONST 0x55a8abcd5cd0 <e37159> {e62} @dt=0x55a8ab70f9b0@(G/w6)  6'h27
    1:2:2:2:2: ASSIGN 0x55a8abcd5e80 <e37165> {e62} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: NOT 0x55a8abcd5f40 <e37163> {e62} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1:1: OR 0x55a8abcd6000 <e37162> {e62} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1:1:1: VARREF 0x55a8abcd60c0 <e37160> {e62} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x55a8abcd6200 <e37161> {e62} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcd6340 <e37164> {e62} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcd6480 <e6422> {e63}
    1:2:2:2:1: CONST 0x55a8abcd6540 <e37166> {e63} @dt=0x55a8ab70f9b0@(G/w6)  6'h2a
    1:2:2:2:2: ASSIGN 0x55a8abcd66f0 <e37199> {e63} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: COND 0x55a8abcd67b0 <e37197> {e63} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1:1: LTS 0x55a8abcd6870 <e37169> {e63} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x55a8abcd6930 <e37167> {e63} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x55a8abcd6a70 <e37168> {e63} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x55a8abcd6bb0 <e40466> {e63} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:2:2:2:1:3: CONST 0x55a8abcd6d60 <e40478> {e63} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55a8abcd6f10 <e37198> {e63} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcd7050 <e6513> {e64}
    1:2:2:2:1: CONST 0x55a8abcd7110 <e37200> {e64} @dt=0x55a8ab70f9b0@(G/w6)  6'h2b
    1:2:2:2:2: ASSIGN 0x55a8abcd72c0 <e37233> {e64} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: COND 0x55a8abcd7380 <e37231> {e64} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1:1: LT 0x55a8abcd7440 <e37203> {e64} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:2:1:1:1: VARREF 0x55a8abcd7500 <e37201> {e64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:1:2: VARREF 0x55a8abcd7640 <e37202> {e64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x55a8abcd7780 <e40514> {e64} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:2:2:2:1:3: CONST 0x55a8abcd7930 <e40526> {e64} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55a8abcd7ae0 <e37232> {e64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcd7c20 <e6563> {e65}
    1:2:2:2:1: CONST 0x55a8abcd7ce0 <e37234> {e65} @dt=0x55a8ab70f9b0@(G/w6)  6'h3c
    1:2:2:2:2: ASSIGN 0x55a8abcd7e90 <e37252> {e65} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:2:2:2:1: EXTEND 0x55a8abcd7f50 <e41599> {e65} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x55a8abcd8010 <e41590> {e65} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcd8150 <e37251> {e65} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55a8abcd82a0 <e6613> {e66}
    1:2:2:2:1: CONST 0x55a8abcd8360 <e37253> {e66} @dt=0x55a8ab70f9b0@(G/w6)  6'h3d
    1:2:2:2:2: ASSIGN 0x55a8abcd8510 <e37271> {e66} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:2:2:2:1: CONCAT 0x55a8abcd85d0 <e41605> {e66} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:2:2:2:1:1: VARREF 0x55a8abcd8690 <e37254> {e66} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:1:2: CONST 0x55a8abcd87d0 <e40550> {e66} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55a8abcd8980 <e37270> {e66} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:2: CASEITEM 0x55a8abcd8ad0 <e6626> {e67}
    1:2:2:2:1: CONST 0x55a8abcd8b90 <e37272> {e67} @dt=0x55a8ab70f9b0@(G/w6)  6'h3e
    1:2:2:2:2: ASSIGN 0x55a8abcd8d40 <e37275> {e67} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abcd8e00 <e37273> {e67} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcd8f40 <e37274> {e67} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcd9080 <e6639> {e68}
    1:2:2:2:1: CONST 0x55a8abcd9140 <e37276> {e68} @dt=0x55a8ab70f9b0@(G/w6)  6'h3f
    1:2:2:2:2: ASSIGN 0x55a8abcd92f0 <e37279> {e68} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: VARREF 0x55a8abcd93b0 <e37277> {e68} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:2:2:2:2: VARREF 0x55a8abcd94f0 <e37278> {e68} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:2: CASEITEM 0x55a8abcd9630 <e6665> {e69}
    1:2:2:2:2: ASSIGN 0x55a8abcd96f0 <e37293> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:2:1: CONST 0x55a8abcd97b0 <e43170> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:2:2:2:2: VARREF 0x55a8abcd9960 <e37292> {e69} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2: ASSIGN 0x55a8abcd9aa0 <e37307> {e71} @dt=0x55a8ab701890@(G/w32)
    1:2:2:1: SEL 0x55a8abcd9b60 <e37305> {e71} @dt=0x55a8ab701890@(G/w32) decl[63:0]]
    1:2:2:1:1: VARREF 0x55a8abcd9c30 <e37294> {e71} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:1:2: CONST 0x55a8abcd9d80 <e32430> {e71} @dt=0x55a8ababe970@(G/sw6)  6'h20
    1:2:2:1:3: CONST 0x55a8abcd9f30 <e37304> {e71} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:2:2: VARREF 0x55a8abcda0e0 <e37306> {e71} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [LV] => VAR 0x55a8abc17c80 <e36020> {c107} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:2: ASSIGN 0x55a8abcda220 <e37321> {e72} @dt=0x55a8ab701890@(G/w32)
    1:2:2:1: SEL 0x55a8abcda2e0 <e37319> {e72} @dt=0x55a8ab701890@(G/w32) decl[63:0]]
    1:2:2:1:1: VARREF 0x55a8abcda3b0 <e37308> {e72} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:2:1:2: CONST 0x55a8abcda500 <e32477> {e72} @dt=0x55a8ababe970@(G/sw6)  6'h0
    1:2:2:1:3: CONST 0x55a8abcda6b0 <e37318> {e72} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:2:2: VARREF 0x55a8abcda860 <e37320> {e72} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [LV] => VAR 0x55a8abc17e00 <e36021> {c108} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2: ASSIGNALIAS 0x55a8abcda9a0 <e45416> {n3} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abcdaa60 <e45413> {n3} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2: VARREF 0x55a8abcdab80 <e45414> {n3} @dt=0x55a8ab6dff80@(G/w1)  execute_memory_register__DOT__clk [LV] => VAR 0x55a8abce1800 <e45715> {n3} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x55a8abcdaca0 <e45425> {n4} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abcdad60 <e45422> {n4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__reset [RV] <- VAR 0x55a8abc0d800 <e35847> {c8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2:2: VARREF 0x55a8abcdae80 <e45423> {n4} @dt=0x55a8ab6dff80@(G/w1)  execute_memory_register__DOT__reset [LV] => VAR 0x55a8abce19b0 <e38988> {n4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__reset PORT
    1:2: ASSIGNALIAS 0x55a8abcdafa0 <e45434> {n7} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abcdb060 <e45431> {n7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x55a8abc16a80 <e36008> {c93} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2: VARREF 0x55a8abcdb1a0 <e45432> {n7} @dt=0x55a8ab6dff80@(G/w1)  execute_memory_register__DOT__register_write_execute [LV] => VAR 0x55a8abce1b60 <e38989> {n7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__register_write_execute PORT
    1:2: ASSIGNALIAS 0x55a8abcdb2e0 <e45443> {n8} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abcdb3a0 <e45440> {n8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x55a8abc16000 <e36001> {c86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2: VARREF 0x55a8abcdb4f0 <e45441> {n8} @dt=0x55a8ab6dff80@(G/w1)  execute_memory_register__DOT__memory_to_register_execute [LV] => VAR 0x55a8abce1d40 <e38990> {n8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_to_register_execute PORT
    1:2: ASSIGNALIAS 0x55a8abcdb640 <e45452> {n9} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abcdb700 <e45449> {n9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_execute [RV] <- VAR 0x55a8abc16180 <e36002> {c87} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:2: VARREF 0x55a8abcdb840 <e45450> {n9} @dt=0x55a8ab6dff80@(G/w1)  execute_memory_register__DOT__memory_write_execute [LV] => VAR 0x55a8abce1f40 <e38991> {n9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_write_execute PORT
    1:2: ASSIGNALIAS 0x55a8abcdb980 <e45461> {n10} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abcdba40 <e45458> {n10} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute [RV] <- VAR 0x55a8abc16780 <e36006> {c91} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:2: VARREF 0x55a8abcdbb90 <e45459> {n10} @dt=0x55a8ab6dff80@(G/w1)  execute_memory_register__DOT__HI_register_write_execute [LV] => VAR 0x55a8abce2120 <e38992> {n10} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HI_register_write_execute PORT
    1:2: ASSIGNALIAS 0x55a8abcdbce0 <e45470> {n11} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abcdbda0 <e45467> {n11} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute [RV] <- VAR 0x55a8abc16900 <e36007> {c92} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:2: VARREF 0x55a8abcdbef0 <e45468> {n11} @dt=0x55a8ab6dff80@(G/w1)  execute_memory_register__DOT__LO_register_write_execute [LV] => VAR 0x55a8abce2310 <e38993> {n11} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__LO_register_write_execute PORT
    1:2: ASSIGNALIAS 0x55a8abcdc040 <e45479> {n12} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abcdc100 <e45476> {n12} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55a8abc16c00 <e36009> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2: VARREF 0x55a8abcdc260 <e45477> {n12} @dt=0x55a8ab6dff80@(G/w1)  execute_memory_register__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x55a8abce2500 <e38994> {n12} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: ASSIGNALIAS 0x55a8abcdc3c0 <e45488> {n13} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abcdc480 <e45485> {n13} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute [RV] <- VAR 0x55a8abc16d80 <e36010> {c95} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:2: VARREF 0x55a8abcdc5c0 <e45486> {n13} @dt=0x55a8ab6dff80@(G/w1)  execute_memory_register__DOT__j_instruction_execute [LV] => VAR 0x55a8abce2710 <e38995> {n13} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_instruction_execute PORT
    1:2: ASSIGNALIAS 0x55a8abcdc700 <e45497> {n14} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abcdc7c0 <e45494> {n14} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_execute [RV] <- VAR 0x55a8abc17080 <e36012> {c97} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:2: VARREF 0x55a8abcdc8e0 <e45495> {n14} @dt=0x55a8ab6dff80@(G/w1)  execute_memory_register__DOT__HALT_execute [LV] => VAR 0x55a8abce28f0 <e38996> {n14} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HALT_execute PORT
    1:2: ASSIGNALIAS 0x55a8abcdca00 <e45506> {n15} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:1: VARREF 0x55a8abcdcac0 <e45503> {n15} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_execute [RV] <- VAR 0x55a8abc17200 <e36013> {c98} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2:2: VARREF 0x55a8abcdcbe0 <e45504> {n15} @dt=0x55a8ab70f9b0@(G/w6)  execute_memory_register__DOT__op_execute [LV] => VAR 0x55a8abce2ab0 <e38997> {n15} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__execute_memory_register__DOT__op_execute PORT
    1:2: ASSIGNALIAS 0x55a8abcdcd00 <e45515> {n16} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcdcdc0 <e45512> {n16} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2: VARREF 0x55a8abcdcf00 <e45513> {n16} @dt=0x55a8ab701890@(G/w32)  execute_memory_register__DOT__src_A_ALU_execute [LV] => VAR 0x55a8abce2c70 <e38998> {n16} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__src_A_ALU_execute PORT
    1:2: ASSIGNALIAS 0x55a8abcdd040 <e45524> {n18} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abcdd100 <e45521> {n18} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2: VARREF 0x55a8abcdd240 <e45522> {n18} @dt=0x55a8ab6dff80@(G/w1)  execute_memory_register__DOT__register_write_memory [LV] => VAR 0x55a8abce2e50 <e38999> {n18} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__register_write_memory PORT
    1:2: ASSIGNALIAS 0x55a8abcdd380 <e45533> {n19} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abcdd440 <e45530> {n19} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55a8abc18d00 <e36031> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x55a8abcdd590 <e45531> {n19} @dt=0x55a8ab6dff80@(G/w1)  execute_memory_register__DOT__memory_to_register_memory [LV] => VAR 0x55a8abce3030 <e39000> {n19} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_to_register_memory PORT
    1:2: ASSIGNALIAS 0x55a8abcdd6e0 <e45542> {n20} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abcdd7a0 <e45539> {n20} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55a8abc18e80 <e36032> {c121} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:2: VARREF 0x55a8abcdd8e0 <e45540> {n20} @dt=0x55a8ab6dff80@(G/w1)  execute_memory_register__DOT__memory_write_memory [LV] => VAR 0x55a8abce3220 <e39001> {n20} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_write_memory PORT
    1:2: ASSIGNALIAS 0x55a8abcdda20 <e45551> {n21} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abcddae0 <e45548> {n21} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x55a8abc19000 <e36033> {c122} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2: VARREF 0x55a8abcddc30 <e45549> {n21} @dt=0x55a8ab6dff80@(G/w1)  execute_memory_register__DOT__HI_register_write_memory [LV] => VAR 0x55a8abce3400 <e39002> {n21} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HI_register_write_memory PORT
    1:2: ASSIGNALIAS 0x55a8abcddd80 <e45560> {n22} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abcdde40 <e45557> {n22} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x55a8abc19180 <e36034> {c123} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2: VARREF 0x55a8abcddf90 <e45558> {n22} @dt=0x55a8ab6dff80@(G/w1)  execute_memory_register__DOT__LO_register_write_memory [LV] => VAR 0x55a8abce35f0 <e39003> {n22} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__LO_register_write_memory PORT
    1:2: ASSIGNALIAS 0x55a8abcde0e0 <e45569> {n23} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abcde1a0 <e45566> {n23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55a8abc19300 <e36035> {c124} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:2: VARREF 0x55a8abcde2f0 <e45567> {n23} @dt=0x55a8ab6dff80@(G/w1)  execute_memory_register__DOT__program_counter_multiplexer_jump_memory [LV] => VAR 0x55a8abce37e0 <e39004> {n23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__program_counter_multiplexer_jump_memory PORT
    1:2: ASSIGNALIAS 0x55a8abcde440 <e45578> {n24} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abcde500 <e45575> {n24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x55a8abc19480 <e36036> {c125} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:2: VARREF 0x55a8abcde640 <e45576> {n24} @dt=0x55a8ab6dff80@(G/w1)  execute_memory_register__DOT__j_instruction_memory [LV] => VAR 0x55a8abce39e0 <e39005> {n24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_instruction_memory PORT
    1:2: ASSIGNALIAS 0x55a8abcde780 <e45587> {n25} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abcde840 <e45584> {n25} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_memory [RV] <- VAR 0x55a8abc19600 <e36037> {c126} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:2: VARREF 0x55a8abcde960 <e45585> {n25} @dt=0x55a8ab6dff80@(G/w1)  execute_memory_register__DOT__HALT_memory [LV] => VAR 0x55a8abce3bc0 <e39006> {n25} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HALT_memory PORT
    1:2: ASSIGNALIAS 0x55a8abcdea80 <e45596> {n26} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:1: VARREF 0x55a8abcdeb40 <e45593> {n26} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:2: VARREF 0x55a8abcdec60 <e45594> {n26} @dt=0x55a8ab70f9b0@(G/w6)  execute_memory_register__DOT__op_memory [LV] => VAR 0x55a8abce3d80 <e39007> {n26} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__execute_memory_register__DOT__op_memory PORT
    1:2: ASSIGNALIAS 0x55a8abcded80 <e45605> {n27} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcdee40 <e45602> {n27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory [RV] <- VAR 0x55a8abc1a380 <e36046> {c137} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2:2: VARREF 0x55a8abcdef80 <e45603> {n27} @dt=0x55a8ab701890@(G/w32)  execute_memory_register__DOT__src_A_ALU_memory [LV] => VAR 0x55a8abce3f30 <e39008> {n27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__src_A_ALU_memory PORT
    1:2: ASSIGNALIAS 0x55a8abcdf0c0 <e45614> {n30} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcdf180 <e45611> {n30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [RV] <- VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2: VARREF 0x55a8abcdf2c0 <e45612> {n30} @dt=0x55a8ab701890@(G/w32)  execute_memory_register__DOT__ALU_output_execute [LV] => VAR 0x55a8abce4110 <e39009> {n30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_output_execute PORT
    1:2: ASSIGNALIAS 0x55a8abcdf400 <e45623> {n31} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcdf4c0 <e45620> {n31} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [RV] <- VAR 0x55a8abc17c80 <e36020> {c107} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:2: VARREF 0x55a8abcdf600 <e45621> {n31} @dt=0x55a8ab701890@(G/w32)  execute_memory_register__DOT__ALU_HI_output_execute [LV] => VAR 0x55a8abce42f0 <e39010> {n31} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_HI_output_execute PORT
    1:2: ASSIGNALIAS 0x55a8abcdf740 <e45632> {n32} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcdf800 <e45629> {n32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [RV] <- VAR 0x55a8abc17e00 <e36021> {c108} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:2: VARREF 0x55a8abcdf940 <e45630> {n32} @dt=0x55a8ab701890@(G/w32)  execute_memory_register__DOT__ALU_LO_output_execute [LV] => VAR 0x55a8abce44d0 <e39011> {n32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_LO_output_execute PORT
    1:2: ASSIGNALIAS 0x55a8abcdfa80 <e45641> {n33} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcdfb40 <e45638> {n33} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_execute [RV] <- VAR 0x55a8abc17980 <e36018> {c105} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2:2: VARREF 0x55a8abcdfc80 <e45639> {n33} @dt=0x55a8ab701890@(G/w32)  execute_memory_register__DOT__write_data_execute [LV] => VAR 0x55a8abce46b0 <e39012> {n33} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_data_execute PORT
    1:2: ASSIGNALIAS 0x55a8abcdfdc0 <e45650> {n34} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abcdfe80 <e45647> {n34} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2: VARREF 0x55a8abcdffc0 <e45648> {n34} @dt=0x55a8ab717400@(G/w5)  execute_memory_register__DOT__write_register_execute [LV] => VAR 0x55a8abce4890 <e39013> {n34} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_register_execute PORT
    1:2: ASSIGNALIAS 0x55a8abce0100 <e45659> {n35} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abce01c0 <e45656> {n35} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [RV] <- VAR 0x55a8abc18880 <e36028> {c115} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:2: VARREF 0x55a8abce0310 <e45657> {n35} @dt=0x55a8ab701890@(G/w32)  execute_memory_register__DOT__j_program_counter_execute [LV] => VAR 0x55a8abce4a70 <e39014> {n35} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_program_counter_execute PORT
    1:2: ASSIGNALIAS 0x55a8abce0460 <e45668> {n37} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abce0520 <e45665> {n37} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x55a8abce0660 <e45666> {n37} @dt=0x55a8ab701890@(G/w32)  execute_memory_register__DOT__ALU_output_memory [LV] => VAR 0x55a8abce4c60 <e39015> {n37} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_output_memory PORT
    1:2: ASSIGNALIAS 0x55a8abce07a0 <e45677> {n38} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abce0860 <e45674> {n38} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x55a8abc19c00 <e36041> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2: VARREF 0x55a8abce09a0 <e45675> {n38} @dt=0x55a8ab701890@(G/w32)  execute_memory_register__DOT__ALU_HI_output_memory [LV] => VAR 0x55a8abce4e40 <e39016> {n38} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_HI_output_memory PORT
    1:2: ASSIGNALIAS 0x55a8abce0ae0 <e45686> {n39} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abce0ba0 <e45683> {n39} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x55a8abc19d80 <e36042> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2: VARREF 0x55a8abce0ce0 <e45684> {n39} @dt=0x55a8ab701890@(G/w32)  execute_memory_register__DOT__ALU_LO_output_memory [LV] => VAR 0x55a8abce5020 <e39017> {n39} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_LO_output_memory PORT
    1:2: ASSIGNALIAS 0x55a8abce0e20 <e45695> {n40} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abce0ee0 <e45692> {n40} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory [RV] <- VAR 0x55a8abc19f00 <e36043> {c134} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:2: VARREF 0x55a8abce1020 <e45693> {n40} @dt=0x55a8ab701890@(G/w32)  execute_memory_register__DOT__write_data_memory [LV] => VAR 0x55a8abce5200 <e39018> {n40} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_data_memory PORT
    1:2: ASSIGNALIAS 0x55a8abce1160 <e45704> {n41} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abce1220 <e45701> {n41} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2: VARREF 0x55a8abce1360 <e45702> {n41} @dt=0x55a8ab717400@(G/w5)  execute_memory_register__DOT__write_register_memory [LV] => VAR 0x55a8abce53e0 <e39019> {n41} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_register_memory PORT
    1:2: ASSIGNALIAS 0x55a8abce14a0 <e45713> {n42} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abce1560 <e45710> {n42} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x55a8abc1a200 <e36045> {c136} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:2: VARREF 0x55a8abce16b0 <e45711> {n42} @dt=0x55a8ab701890@(G/w32)  execute_memory_register__DOT__j_program_counter_memory [LV] => VAR 0x55a8abce55c0 <e39020> {n42} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_program_counter_memory PORT
    1:2: VAR 0x55a8abce1800 <e45715> {n3} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__clk PORT
    1:2: VAR 0x55a8abce19b0 <e38988> {n4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__reset PORT
    1:2: VAR 0x55a8abce1b60 <e38989> {n7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__register_write_execute PORT
    1:2: VAR 0x55a8abce1d40 <e38990> {n8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_to_register_execute PORT
    1:2: VAR 0x55a8abce1f40 <e38991> {n9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_write_execute PORT
    1:2: VAR 0x55a8abce2120 <e38992> {n10} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HI_register_write_execute PORT
    1:2: VAR 0x55a8abce2310 <e38993> {n11} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__LO_register_write_execute PORT
    1:2: VAR 0x55a8abce2500 <e38994> {n12} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: VAR 0x55a8abce2710 <e38995> {n13} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_instruction_execute PORT
    1:2: VAR 0x55a8abce28f0 <e38996> {n14} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HALT_execute PORT
    1:2: VAR 0x55a8abce2ab0 <e38997> {n15} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__execute_memory_register__DOT__op_execute PORT
    1:2: VAR 0x55a8abce2c70 <e38998> {n16} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__src_A_ALU_execute PORT
    1:2: VAR 0x55a8abce2e50 <e38999> {n18} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__register_write_memory PORT
    1:2: VAR 0x55a8abce3030 <e39000> {n19} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_to_register_memory PORT
    1:2: VAR 0x55a8abce3220 <e39001> {n20} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__memory_write_memory PORT
    1:2: VAR 0x55a8abce3400 <e39002> {n21} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HI_register_write_memory PORT
    1:2: VAR 0x55a8abce35f0 <e39003> {n22} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__LO_register_write_memory PORT
    1:2: VAR 0x55a8abce37e0 <e39004> {n23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__program_counter_multiplexer_jump_memory PORT
    1:2: VAR 0x55a8abce39e0 <e39005> {n24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_instruction_memory PORT
    1:2: VAR 0x55a8abce3bc0 <e39006> {n25} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__execute_memory_register__DOT__HALT_memory PORT
    1:2: VAR 0x55a8abce3d80 <e39007> {n26} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__execute_memory_register__DOT__op_memory PORT
    1:2: VAR 0x55a8abce3f30 <e39008> {n27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__src_A_ALU_memory PORT
    1:2: VAR 0x55a8abce4110 <e39009> {n30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_output_execute PORT
    1:2: VAR 0x55a8abce42f0 <e39010> {n31} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_HI_output_execute PORT
    1:2: VAR 0x55a8abce44d0 <e39011> {n32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_LO_output_execute PORT
    1:2: VAR 0x55a8abce46b0 <e39012> {n33} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_data_execute PORT
    1:2: VAR 0x55a8abce4890 <e39013> {n34} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_register_execute PORT
    1:2: VAR 0x55a8abce4a70 <e39014> {n35} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_program_counter_execute PORT
    1:2: VAR 0x55a8abce4c60 <e39015> {n37} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_output_memory PORT
    1:2: VAR 0x55a8abce4e40 <e39016> {n38} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_HI_output_memory PORT
    1:2: VAR 0x55a8abce5020 <e39017> {n39} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__ALU_LO_output_memory PORT
    1:2: VAR 0x55a8abce5200 <e39018> {n40} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_data_memory PORT
    1:2: VAR 0x55a8abce53e0 <e39019> {n41} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__execute_memory_register__DOT__write_register_memory PORT
    1:2: VAR 0x55a8abce55c0 <e39020> {n42} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__execute_memory_register__DOT__j_program_counter_memory PORT
    1:2: ALWAYS 0x55a8abce57b0 <e14517> {n46} [always_ff]
    1:2:1: SENTREE 0x55a8abce5870 <e14239> {n46}
    1:2:1:1: SENITEM 0x55a8abce5930 <e14233> {n46} [POS]
    1:2:1:1:1: VARREF 0x55a8abce59f0 <e39021> {n46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:1:1: SENITEM 0x55a8abce5b10 <e14238> {n46} [POS]
    1:2:1:1:1: VARREF 0x55a8abce5bd0 <e39022> {n46} @dt=0x55a8ab6dff80@(G/w1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x55a8abce5cf0 <e42028> {n47}
    1:2:2:1: VARREF 0x55a8abce5dc0 <e39023> {n47} @dt=0x55a8ab6dff80@(G/w1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x55a8abce5ee0 <e42022> {n48} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abce5fa0 <e39024> {n48} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abce6150 <e39025> {n48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory [LV] => VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:2: ASSIGNDLY 0x55a8abce6290 <e39029> {n49} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abce6350 <e39027> {n49} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abce6500 <e39028> {n49} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [LV] => VAR 0x55a8abc18d00 <e36031> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2:2: ASSIGNDLY 0x55a8abce6650 <e39032> {n50} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abce6710 <e39030> {n50} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abce68c0 <e39031> {n50} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_memory [LV] => VAR 0x55a8abc18e80 <e36032> {c121} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:2:2: ASSIGNDLY 0x55a8abce6a00 <e39035> {n51} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abce6ac0 <e39033> {n51} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abce6c70 <e39034> {n51} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [LV] => VAR 0x55a8abc19000 <e36033> {c122} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2:2: ASSIGNDLY 0x55a8abce6dc0 <e39038> {n52} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abce6e80 <e39036> {n52} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abce7030 <e39037> {n52} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [LV] => VAR 0x55a8abc19180 <e36034> {c123} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2:2: ASSIGNDLY 0x55a8abce7180 <e39041> {n53} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abce7240 <e39039> {n53} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abce73f0 <e39040> {n53} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [LV] => VAR 0x55a8abc19300 <e36035> {c124} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:2:2: ASSIGNDLY 0x55a8abce7540 <e39053> {n54} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: CONST 0x55a8abce7600 <e39051> {n54} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55a8abce77b0 <e39052> {n54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [LV] => VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2:2: ASSIGNDLY 0x55a8abce78f0 <e39065> {n55} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: CONST 0x55a8abce79b0 <e39063> {n55} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55a8abce7b60 <e39064> {n55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [LV] => VAR 0x55a8abc19c00 <e36041> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2:2: ASSIGNDLY 0x55a8abce7ca0 <e39077> {n56} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: CONST 0x55a8abce7d60 <e39075> {n56} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55a8abce7f10 <e39076> {n56} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [LV] => VAR 0x55a8abc19d80 <e36042> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2:2: ASSIGNDLY 0x55a8abce8050 <e39089> {n57} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: CONST 0x55a8abce8110 <e39087> {n57} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55a8abce82c0 <e39088> {n57} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory [LV] => VAR 0x55a8abc19f00 <e36043> {c134} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:2:2: ASSIGNDLY 0x55a8abce8400 <e39092> {n58} @dt=0x55a8ab717400@(G/w5)
    1:2:2:2:1: CONST 0x55a8abce84c0 <e39090> {n58} @dt=0x55a8ab717400@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x55a8abce8670 <e39091> {n58} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory [LV] => VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:2: ASSIGNDLY 0x55a8abce87b0 <e39095> {n59} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abce8870 <e39093> {n59} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abce8a20 <e39094> {n59} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory [LV] => VAR 0x55a8abc19480 <e36036> {c125} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:2:2: ASSIGNDLY 0x55a8abce8b60 <e39107> {n60} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: CONST 0x55a8abce8c20 <e39105> {n60} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55a8abce8dd0 <e39106> {n60} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [LV] => VAR 0x55a8abc1a200 <e36045> {c136} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:2:2: ASSIGNDLY 0x55a8abce8f20 <e39110> {n61} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abce8fe0 <e39108> {n61} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abce9190 <e39109> {n61} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_memory [LV] => VAR 0x55a8abc19600 <e36037> {c126} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:2:2: ASSIGNDLY 0x55a8abce92b0 <e39113> {n62} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:1: CONST 0x55a8abce9370 <e39111> {n62} @dt=0x55a8ab70f9b0@(G/w6)  6'h0
    1:2:2:2:2: VARREF 0x55a8abce9520 <e39112> {n62} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory [LV] => VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:2:2: ASSIGNDLY 0x55a8abce9640 <e39125> {n63} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: CONST 0x55a8abce9700 <e39123> {n63} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55a8abce98b0 <e39124> {n63} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory [LV] => VAR 0x55a8abc1a380 <e36046> {c137} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2:2:3: ASSIGNDLY 0x55a8abce99f0 <e42025> {n66} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abce9ab0 <e39126> {n66} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x55a8abc16a80 <e36008> {c93} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2:3:2: VARREF 0x55a8abce9bf0 <e39127> {n66} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory [LV] => VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:3: ASSIGNDLY 0x55a8abce9d30 <e39131> {n67} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abce9df0 <e39129> {n67} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x55a8abc16000 <e36001> {c86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2:3:2: VARREF 0x55a8abce9f40 <e39130> {n67} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [LV] => VAR 0x55a8abc18d00 <e36031> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcea090 <e39134> {n68} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abcea150 <e39132> {n68} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_execute [RV] <- VAR 0x55a8abc16180 <e36002> {c87} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:2:3:2: VARREF 0x55a8abcea290 <e39133> {n68} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_memory [LV] => VAR 0x55a8abc18e80 <e36032> {c121} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcea3d0 <e39137> {n69} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abcea490 <e39135> {n69} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute [RV] <- VAR 0x55a8abc16780 <e36006> {c91} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:2:3:2: VARREF 0x55a8abcea5e0 <e39136> {n69} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [LV] => VAR 0x55a8abc19000 <e36033> {c122} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcea730 <e39140> {n70} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abcea7f0 <e39138> {n70} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute [RV] <- VAR 0x55a8abc16900 <e36007> {c92} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:2:3:2: VARREF 0x55a8abcea940 <e39139> {n70} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [LV] => VAR 0x55a8abc19180 <e36034> {c123} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2:3: ASSIGNDLY 0x55a8abceaa90 <e39143> {n71} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abceab50 <e39141> {n71} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55a8abc16c00 <e36009> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2:3:2: VARREF 0x55a8abceacb0 <e39142> {n71} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [LV] => VAR 0x55a8abc19300 <e36035> {c124} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:2:3: ASSIGNDLY 0x55a8abceae00 <e39146> {n72} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abceaec0 <e39144> {n72} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute [RV] <- VAR 0x55a8abc16d80 <e36010> {c95} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:2:3:2: VARREF 0x55a8abceb000 <e39145> {n72} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory [LV] => VAR 0x55a8abc19480 <e36036> {c125} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:2:3: ASSIGNDLY 0x55a8abceb140 <e39149> {n73} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:1: VARREF 0x55a8abceb200 <e39147> {n73} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [RV] <- VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:2:3:2: VARREF 0x55a8abceb340 <e39148> {n73} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [LV] => VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2:3: ASSIGNDLY 0x55a8abceb480 <e39152> {n74} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:1: VARREF 0x55a8abceb540 <e39150> {n74} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [RV] <- VAR 0x55a8abc17c80 <e36020> {c107} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:2:3:2: VARREF 0x55a8abceb680 <e39151> {n74} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [LV] => VAR 0x55a8abc19c00 <e36041> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2:3: ASSIGNDLY 0x55a8abceb7c0 <e39155> {n75} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:1: VARREF 0x55a8abceb880 <e39153> {n75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [RV] <- VAR 0x55a8abc17e00 <e36021> {c108} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:2:3:2: VARREF 0x55a8abceb9c0 <e39154> {n75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [LV] => VAR 0x55a8abc19d80 <e36042> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcebb00 <e39158> {n76} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:1: VARREF 0x55a8abcebbc0 <e39156> {n76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_execute [RV] <- VAR 0x55a8abc17980 <e36018> {c105} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2:2:3:2: VARREF 0x55a8abcebd00 <e39157> {n76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory [LV] => VAR 0x55a8abc19f00 <e36043> {c134} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcebe40 <e39161> {n77} @dt=0x55a8ab717400@(G/w5)
    1:2:2:3:1: VARREF 0x55a8abcebf00 <e39159> {n77} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2:3:2: VARREF 0x55a8abcec040 <e39160> {n77} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory [LV] => VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcec180 <e39164> {n78} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:1: VARREF 0x55a8abcec240 <e39162> {n78} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [RV] <- VAR 0x55a8abc18880 <e36028> {c115} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:2:3:2: VARREF 0x55a8abcec390 <e39163> {n78} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [LV] => VAR 0x55a8abc1a200 <e36045> {c136} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcec4e0 <e39167> {n79} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abcec5a0 <e39165> {n79} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_execute [RV] <- VAR 0x55a8abc17080 <e36012> {c97} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:2:3:2: VARREF 0x55a8abcec6c0 <e39166> {n79} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_memory [LV] => VAR 0x55a8abc19600 <e36037> {c126} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcec7e0 <e39170> {n80} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:3:1: VARREF 0x55a8abcec8a0 <e39168> {n80} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_execute [RV] <- VAR 0x55a8abc17200 <e36013> {c98} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2:2:3:2: VARREF 0x55a8abcec9c0 <e39169> {n80} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory [LV] => VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:2:3: ASSIGNDLY 0x55a8abcecae0 <e39173> {n81} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:1: VARREF 0x55a8abcecba0 <e39171> {n81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:2:3:2: VARREF 0x55a8abcecce0 <e39172> {n81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory [LV] => VAR 0x55a8abc1a380 <e36046> {c137} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2: ASSIGNALIAS 0x55a8abcece20 <e45729> {r3} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:1: VARREF 0x55a8abcecee0 <e45726> {r3} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:2: VARREF 0x55a8abced000 <e45727> {r3} @dt=0x55a8ab70f9b0@(G/w6)  memory_filter__DOT__op_writeback [LV] => VAR 0x55a8abcee120 <e45776> {r3} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__memory_filter__DOT__op_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abced120 <e45738> {r4} @dt=0x55a8ab705070@(G/w4)
    1:2:1: VARREF 0x55a8abced1e0 <e45735> {r4} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:2: VARREF 0x55a8abced320 <e45736> {r4} @dt=0x55a8ab705070@(G/w4)  memory_filter__DOT__byteenable_writeback [LV] => VAR 0x55a8abcee2d0 <e39473> {r4} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__memory_filter__DOT__byteenable_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abced460 <e45747> {r5} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abced520 <e45744> {r5} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:2: VARREF 0x55a8abced660 <e45745> {r5} @dt=0x55a8ab701890@(G/w32)  memory_filter__DOT__src_A_writeback [LV] => VAR 0x55a8abcee4b0 <e39474> {r5} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__src_A_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abced780 <e45756> {r6} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abced840 <e45753> {r6} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2: VARREF 0x55a8abced980 <e45754> {r6} @dt=0x55a8ab701890@(G/w32)  memory_filter__DOT__read_data_writeback [LV] => VAR 0x55a8abcee660 <e39475> {r6} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__read_data_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abcedac0 <e45765> {r7} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abcedb80 <e45762> {r7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__reset [RV] <- VAR 0x55a8abc0d800 <e35847> {c8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2:2: VARREF 0x55a8abcedca0 <e45763> {r7} @dt=0x55a8ab6dff80@(G/w1)  memory_filter__DOT__reset [LV] => VAR 0x55a8abcee830 <e39476> {r7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_filter__DOT__reset PORT
    1:2: ASSIGNALIAS 0x55a8abceddc0 <e45774> {r8} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abcede80 <e45771> {r8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [RV] <- VAR 0x55a8abc1ba00 <e36061> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:2: VARREF 0x55a8abcedfd0 <e45772> {r8} @dt=0x55a8ab701890@(G/w32)  memory_filter__DOT__filtered_output_writeback [LV] => VAR 0x55a8abcee9e0 <e39477> {r8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__filtered_output_writeback PORT
    1:2: VAR 0x55a8abcee120 <e45776> {r3} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__memory_filter__DOT__op_writeback PORT
    1:2: VAR 0x55a8abcee2d0 <e39473> {r4} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__memory_filter__DOT__byteenable_writeback PORT
    1:2: VAR 0x55a8abcee4b0 <e39474> {r5} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__src_A_writeback PORT
    1:2: VAR 0x55a8abcee660 <e39475> {r6} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__read_data_writeback PORT
    1:2: VAR 0x55a8abcee830 <e39476> {r7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_filter__DOT__reset PORT
    1:2: VAR 0x55a8abcee9e0 <e39477> {r8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__filtered_output_writeback PORT
    1:2: VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2: ALWAYS 0x55a8abceed80 <e17214> {r11} [always_comb]
    1:2:2: IF 0x55a8abceee40 <e42085> {r12}
    1:2:2:1: VARREF 0x55a8abceef10 <e39479> {r12} @dt=0x55a8ab6dff80@(G/w1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGN 0x55a8abcef030 <e42058> {r13} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: CONST 0x55a8abcef0f0 <e39489> {r13} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55a8abcef2a0 <e39490> {r13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [LV] => VAR 0x55a8abc1ba00 <e36061> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:2:3: CASE 0x55a8abcef3f0 <e42082> {r15}
    1:2:2:3:1: VARREF 0x55a8abcef4c0 <e39492> {r15} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:2:3:2: CASEITEM 0x55a8abcef5e0 <e16464> {r16}
    1:2:2:3:2:1: CONST 0x55a8abcef6a0 <e39493> {r16} @dt=0x55a8ab70f9b0@(G/w6)  6'h20
    1:2:2:3:2:2: CASE 0x55a8abcef850 <e42061> {r17}
    1:2:2:3:2:2:1: VARREF 0x55a8abcef920 <e39494> {r17} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:2:3:2:2:2: CASEITEM 0x55a8abcefa60 <e16327> {r18}
    1:2:2:3:2:2:2:1: CONST 0x55a8abcefb20 <e39495> {r18} @dt=0x55a8ab705070@(G/w4)  4'h1
    1:2:2:3:2:2:2:2: ASSIGN 0x55a8abcefcd0 <e39498> {r18} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1: VARREF 0x55a8abcefd90 <e39496> {r18} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:2: VARREF 0x55a8abcefed0 <e39497> {r18} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55a8abcf0020 <e16349> {r19}
    1:2:2:3:2:2:2:1: CONST 0x55a8abcf00e0 <e39499> {r19} @dt=0x55a8ab705070@(G/w4)  4'h2
    1:2:2:3:2:2:2:2: ASSIGN 0x55a8abcf0290 <e39513> {r19} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1: SHIFTR 0x55a8abcf0350 <e39511> {r19} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1:1: VARREF 0x55a8abcf0410 <e39500> {r19} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:2: CONST 0x55a8abcf0550 <e39510> {r19} @dt=0x55a8abad10a0@(G/sw32)  32'sh8
    1:2:2:3:2:2:2:2:2: VARREF 0x55a8abcf0700 <e39512> {r19} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55a8abcf0850 <e16371> {r20}
    1:2:2:3:2:2:2:1: CONST 0x55a8abcf0910 <e39514> {r20} @dt=0x55a8ab705070@(G/w4)  4'h4
    1:2:2:3:2:2:2:2: ASSIGN 0x55a8abcf0ac0 <e39528> {r20} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1: SHIFTR 0x55a8abcf0b80 <e39526> {r20} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1:1: VARREF 0x55a8abcf0c40 <e39515> {r20} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:2: CONST 0x55a8abcf0d80 <e39525> {r20} @dt=0x55a8abad10a0@(G/sw32)  32'sh10
    1:2:2:3:2:2:2:2:2: VARREF 0x55a8abcf0f30 <e39527> {r20} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55a8abcf1080 <e16393> {r21}
    1:2:2:3:2:2:2:1: CONST 0x55a8abcf1140 <e39529> {r21} @dt=0x55a8ab705070@(G/w4)  4'h8
    1:2:2:3:2:2:2:2: ASSIGN 0x55a8abcf12f0 <e39543> {r21} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1: SHIFTR 0x55a8abcf13b0 <e39541> {r21} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1:1: VARREF 0x55a8abcf1470 <e39530> {r21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:2: CONST 0x55a8abcf15b0 <e39540> {r21} @dt=0x55a8abad10a0@(G/sw32)  32'sh18
    1:2:2:3:2:2:2:2:2: VARREF 0x55a8abcf1760 <e39542> {r21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55a8abcf18b0 <e16400> {r22}
    1:2:2:3:2:2:2:2: ASSIGN 0x55a8abcf1970 <e39546> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1: VARREF 0x55a8abcf1a30 <e39544> {r22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:2: VARREF 0x55a8abcf1b70 <e39545> {r22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2: ASSIGN 0x55a8abcf1cc0 <e39584> {r24} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:1: CONCAT 0x55a8abcf1d80 <e40674> {r24} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:1:1: REPLICATE 0x55a8abcf1e40 <e24453> {r24} @dt=0x55a8ab9f6850@(G/w24)
    1:2:2:3:2:2:1:1:1: SEL 0x55a8abcf1f00 <e39558> {r24} @dt=0x55a8ab6dff80@(G/w1) decl[31:0]]
    1:2:2:3:2:2:1:1:1:1: VARREF 0x55a8abcf1fd0 <e39547> {r24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:1:1:1:2: CONST 0x55a8abcf2120 <e24448> {r24} @dt=0x55a8aba6c550@(G/sw5)  5'h7
    1:2:2:3:2:2:1:1:1:3: CONST 0x55a8abcf22d0 <e39557> {r24} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:2:3:2:2:1:1:2: CONST 0x55a8abcf2480 <e39568> {r24} @dt=0x55a8abad10a0@(G/sw32)  32'sh18
    1:2:2:3:2:2:1:2: SEL 0x55a8abcf2630 <e24473> {r24} @dt=0x55a8aba76570@(G/w8) decl[31:0]]
    1:2:2:3:2:2:1:2:1: VARREF 0x55a8abcf2700 <e39569> {r24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:1:2:2: CONST 0x55a8abcf2850 <e24492> {r24} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:3:2:2:1:2:3: CONST 0x55a8abcf2a00 <e39579> {r24} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:2:3:2:2:2: VARREF 0x55a8abcf2bb0 <e39583> {r24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2: CASEITEM 0x55a8abcf2d00 <e16619> {r26}
    1:2:2:3:2:1: CONST 0x55a8abcf2dc0 <e39585> {r26} @dt=0x55a8ab70f9b0@(G/w6)  6'h24
    1:2:2:3:2:2: CASE 0x55a8abcf2f70 <e42064> {r27}
    1:2:2:3:2:2:1: VARREF 0x55a8abcf3040 <e39586> {r27} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:2:3:2:2:2: CASEITEM 0x55a8abcf3180 <e16486> {r28}
    1:2:2:3:2:2:2:1: CONST 0x55a8abcf3240 <e39587> {r28} @dt=0x55a8ab705070@(G/w4)  4'h1
    1:2:2:3:2:2:2:2: ASSIGN 0x55a8abcf33f0 <e39590> {r28} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1: VARREF 0x55a8abcf34b0 <e39588> {r28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:2: VARREF 0x55a8abcf35f0 <e39589> {r28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55a8abcf3740 <e16508> {r29}
    1:2:2:3:2:2:2:1: CONST 0x55a8abcf3800 <e39591> {r29} @dt=0x55a8ab705070@(G/w4)  4'h2
    1:2:2:3:2:2:2:2: ASSIGN 0x55a8abcf39b0 <e39605> {r29} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1: SHIFTR 0x55a8abcf3a70 <e39603> {r29} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1:1: VARREF 0x55a8abcf3b30 <e39592> {r29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:2: CONST 0x55a8abcf3c70 <e39602> {r29} @dt=0x55a8abad10a0@(G/sw32)  32'sh8
    1:2:2:3:2:2:2:2:2: VARREF 0x55a8abcf3e20 <e39604> {r29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55a8abcf3f70 <e16530> {r30}
    1:2:2:3:2:2:2:1: CONST 0x55a8abcf4030 <e39606> {r30} @dt=0x55a8ab705070@(G/w4)  4'h4
    1:2:2:3:2:2:2:2: ASSIGN 0x55a8abcf41e0 <e39620> {r30} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1: SHIFTR 0x55a8abcf42a0 <e39618> {r30} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1:1: VARREF 0x55a8abcf4360 <e39607> {r30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:2: CONST 0x55a8abcf44a0 <e39617> {r30} @dt=0x55a8abad10a0@(G/sw32)  32'sh10
    1:2:2:3:2:2:2:2:2: VARREF 0x55a8abcf4650 <e39619> {r30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55a8abcf47a0 <e16552> {r31}
    1:2:2:3:2:2:2:1: CONST 0x55a8abcf4860 <e39621> {r31} @dt=0x55a8ab705070@(G/w4)  4'h8
    1:2:2:3:2:2:2:2: ASSIGN 0x55a8abcf4a10 <e39635> {r31} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1: SHIFTR 0x55a8abcf4ad0 <e39633> {r31} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1:1: VARREF 0x55a8abcf4b90 <e39622> {r31} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:2: CONST 0x55a8abcf4cd0 <e39632> {r31} @dt=0x55a8abad10a0@(G/sw32)  32'sh18
    1:2:2:3:2:2:2:2:2: VARREF 0x55a8abcf4e80 <e39634> {r31} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55a8abcf4fd0 <e16559> {r32}
    1:2:2:3:2:2:2:2: ASSIGN 0x55a8abcf5090 <e39638> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1: VARREF 0x55a8abcf5150 <e39636> {r32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:2: VARREF 0x55a8abcf5290 <e39637> {r32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2: ASSIGN 0x55a8abcf53e0 <e39665> {r34} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:1: EXTEND 0x55a8abcf54a0 <e40690> {r34} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:1:1: SEL 0x55a8abcf5560 <e40681> {r34} @dt=0x55a8aba76570@(G/w8) decl[31:0]]
    1:2:2:3:2:2:1:1:1: VARREF 0x55a8abcf5630 <e39650> {r34} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:1:1:2: CONST 0x55a8abcf5780 <e24590> {r34} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:3:2:2:1:1:3: CONST 0x55a8abcf5930 <e39660> {r34} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:2:3:2:2:2: VARREF 0x55a8abcf5ae0 <e39664> {r34} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2: CASEITEM 0x55a8abcf5c30 <e16690> {r36}
    1:2:2:3:2:1: CONST 0x55a8abcf5cf0 <e39666> {r36} @dt=0x55a8ab70f9b0@(G/w6)  6'h21
    1:2:2:3:2:2: ASSIGN 0x55a8abcf5ea0 <e42067> {r37} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:1: CONCAT 0x55a8abcf5f60 <e40696> {r37} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:1:1: REPLICATE 0x55a8abcf6020 <e39689> {r37} @dt=0x55a8ab71f930@(G/w16)
    1:2:2:3:2:2:1:1:1: SEL 0x55a8abcf60e0 <e39678> {r37} @dt=0x55a8ab6dff80@(G/w1) decl[31:0]]
    1:2:2:3:2:2:1:1:1:1: VARREF 0x55a8abcf61b0 <e39667> {r37} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:1:1:1:2: CONST 0x55a8abcf62f0 <e24640> {r37} @dt=0x55a8aba6c550@(G/sw5)  5'hf
    1:2:2:3:2:2:1:1:1:3: CONST 0x55a8abcf64a0 <e39677> {r37} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:2:3:2:2:1:1:2: CONST 0x55a8abcf6650 <e39688> {r37} @dt=0x55a8abad10a0@(G/sw32)  32'sh10
    1:2:2:3:2:2:1:2: SEL 0x55a8abcf6800 <e39701> {r37} @dt=0x55a8ab71f930@(G/w16) decl[31:0]]
    1:2:2:3:2:2:1:2:1: VARREF 0x55a8abcf68d0 <e39690> {r37} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:1:2:2: CONST 0x55a8abcf6a10 <e24685> {r37} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:3:2:2:1:2:3: CONST 0x55a8abcf6bc0 <e39700> {r37} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:2:3:2:2:2: VARREF 0x55a8abcf6d70 <e39705> {r37} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2: CASEITEM 0x55a8abcf6ec0 <e16756> {r39}
    1:2:2:3:2:1: CONST 0x55a8abcf6f80 <e39707> {r39} @dt=0x55a8ab70f9b0@(G/w6)  6'h25
    1:2:2:3:2:2: ASSIGN 0x55a8abcf7130 <e42070> {r40} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:1: EXTEND 0x55a8abcf71f0 <e40712> {r40} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:1:1: SEL 0x55a8abcf72b0 <e40703> {r40} @dt=0x55a8ab71f930@(G/w16) decl[31:0]]
    1:2:2:3:2:2:1:1:1: VARREF 0x55a8abcf7380 <e39720> {r40} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:1:1:2: CONST 0x55a8abcf74c0 <e24742> {r40} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:3:2:2:1:1:3: CONST 0x55a8abcf7670 <e39730> {r40} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:2:3:2:2:2: VARREF 0x55a8abcf7820 <e39735> {r40} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2: CASEITEM 0x55a8abcf7970 <e16976> {r42}
    1:2:2:3:2:1: CONST 0x55a8abcf7a30 <e39737> {r42} @dt=0x55a8ab70f9b0@(G/w6)  6'h22
    1:2:2:3:2:2: CASE 0x55a8abcf7be0 <e42073> {r43}
    1:2:2:3:2:2:1: VARREF 0x55a8abcf7cb0 <e39738> {r43} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:2:3:2:2:2: CASEITEM 0x55a8abcf7df0 <e16828> {r44}
    1:2:2:3:2:2:2:1: CONST 0x55a8abcf7eb0 <e39739> {r44} @dt=0x55a8ab705070@(G/w4)  4'h1
    1:2:2:3:2:2:2:2: ASSIGN 0x55a8abcf8060 <e39766> {r44} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1: CONCAT 0x55a8abcf8120 <e40718> {r44} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1:1: SEL 0x55a8abcf81e0 <e24777> {r44} @dt=0x55a8aba76570@(G/w8) decl[31:0]]
    1:2:2:3:2:2:2:2:1:1:1: VARREF 0x55a8abcf82b0 <e39740> {r44} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:1:2: CONST 0x55a8abcf83f0 <e24796> {r44} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:3:2:2:2:2:1:1:3: CONST 0x55a8abcf85a0 <e39750> {r44} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:2:3:2:2:2:2:1:2: SEL 0x55a8abcf8750 <e24818> {r44} @dt=0x55a8ab9f6850@(G/w24) decl[31:0]]
    1:2:2:3:2:2:2:2:1:2:1: VARREF 0x55a8abcf8820 <e39751> {r44} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:2:3:2:2:2:2:1:2:2: CONST 0x55a8abcf8960 <e24837> {r44} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:3:2:2:2:2:1:2:3: CONST 0x55a8abcf8b10 <e39761> {r44} @dt=0x55a8ab701890@(G/w32)  32'h18
    1:2:2:3:2:2:2:2:2: VARREF 0x55a8abcf8cc0 <e39765> {r44} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55a8abcf8e10 <e16891> {r45}
    1:2:2:3:2:2:2:1: CONST 0x55a8abcf8ed0 <e39767> {r45} @dt=0x55a8ab705070@(G/w4)  4'h3
    1:2:2:3:2:2:2:2: ASSIGN 0x55a8abcf9080 <e39796> {r45} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1: CONCAT 0x55a8abcf9140 <e40724> {r45} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1:1: SEL 0x55a8abcf9200 <e39779> {r45} @dt=0x55a8ab71f930@(G/w16) decl[31:0]]
    1:2:2:3:2:2:2:2:1:1:1: VARREF 0x55a8abcf92d0 <e39768> {r45} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:1:2: CONST 0x55a8abcf9410 <e24890> {r45} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:3:2:2:2:2:1:1:3: CONST 0x55a8abcf95c0 <e39778> {r45} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:2:3:2:2:2:2:1:2: SEL 0x55a8abcf9770 <e39791> {r45} @dt=0x55a8ab71f930@(G/w16) decl[31:0]]
    1:2:2:3:2:2:2:2:1:2:1: VARREF 0x55a8abcf9840 <e39780> {r45} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:2:3:2:2:2:2:1:2:2: CONST 0x55a8abcf9980 <e24931> {r45} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:3:2:2:2:2:1:2:3: CONST 0x55a8abcf9b30 <e39790> {r45} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:2:3:2:2:2:2:2: VARREF 0x55a8abcf9ce0 <e39795> {r45} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55a8abcf9e30 <e16954> {r46}
    1:2:2:3:2:2:2:1: CONST 0x55a8abcf9ef0 <e39797> {r46} @dt=0x55a8ab705070@(G/w4)  4'h7
    1:2:2:3:2:2:2:2: ASSIGN 0x55a8abcfa0a0 <e39824> {r46} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1: CONCAT 0x55a8abcfa160 <e40730> {r46} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1:1: SEL 0x55a8abcfa220 <e24965> {r46} @dt=0x55a8ab9f6850@(G/w24) decl[31:0]]
    1:2:2:3:2:2:2:2:1:1:1: VARREF 0x55a8abcfa2f0 <e39798> {r46} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:1:2: CONST 0x55a8abcfa430 <e24984> {r46} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:3:2:2:2:2:1:1:3: CONST 0x55a8abcfa5e0 <e39808> {r46} @dt=0x55a8ab701890@(G/w32)  32'h18
    1:2:2:3:2:2:2:2:1:2: SEL 0x55a8abcfa790 <e25006> {r46} @dt=0x55a8aba76570@(G/w8) decl[31:0]]
    1:2:2:3:2:2:2:2:1:2:1: VARREF 0x55a8abcfa860 <e39809> {r46} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:2:3:2:2:2:2:1:2:2: CONST 0x55a8abcfa9a0 <e25025> {r46} @dt=0x55a8aba6c550@(G/sw5)  5'h0
    1:2:2:3:2:2:2:2:1:2:3: CONST 0x55a8abcfab50 <e39819> {r46} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:2:3:2:2:2:2:2: VARREF 0x55a8abcfad00 <e39823> {r46} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55a8abcfae50 <e16967> {r47}
    1:2:2:3:2:2:2:1: CONST 0x55a8abcfaf10 <e39825> {r47} @dt=0x55a8ab705070@(G/w4)  4'hf
    1:2:2:3:2:2:2:2: ASSIGN 0x55a8abcfb0c0 <e39828> {r47} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1: VARREF 0x55a8abcfb180 <e39826> {r47} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:2: VARREF 0x55a8abcfb2c0 <e39827> {r47} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55a8abcfb410 <e16974> {r48}
    1:2:2:3:2:2:2:2: ASSIGN 0x55a8abcfb4d0 <e39831> {r48} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1: VARREF 0x55a8abcfb590 <e39829> {r48} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:2: VARREF 0x55a8abcfb6d0 <e39830> {r48} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2: CASEITEM 0x55a8abcfb820 <e17196> {r51}
    1:2:2:3:2:1: CONST 0x55a8abcfb8e0 <e39832> {r51} @dt=0x55a8ab70f9b0@(G/w6)  6'h26
    1:2:2:3:2:2: CASE 0x55a8abcfba90 <e42076> {r52}
    1:2:2:3:2:2:1: VARREF 0x55a8abcfbb60 <e39833> {r52} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:2:3:2:2:2: CASEITEM 0x55a8abcfbca0 <e16998> {r53}
    1:2:2:3:2:2:2:1: CONST 0x55a8abcfbd60 <e39834> {r53} @dt=0x55a8ab705070@(G/w4)  4'hf
    1:2:2:3:2:2:2:2: ASSIGN 0x55a8abcfbf10 <e39837> {r53} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1: VARREF 0x55a8abcfbfd0 <e39835> {r53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:2: VARREF 0x55a8abcfc110 <e39836> {r53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55a8abcfc260 <e17061> {r54}
    1:2:2:3:2:2:2:1: CONST 0x55a8abcfc320 <e39838> {r54} @dt=0x55a8ab705070@(G/w4)  4'he
    1:2:2:3:2:2:2:2: ASSIGN 0x55a8abcfc4d0 <e39865> {r54} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1: CONCAT 0x55a8abcfc590 <e40736> {r54} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1:1: SEL 0x55a8abcfc650 <e25073> {r54} @dt=0x55a8aba76570@(G/w8) decl[31:0]]
    1:2:2:3:2:2:2:2:1:1:1: VARREF 0x55a8abcfc720 <e39839> {r54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:2:3:2:2:2:2:1:1:2: CONST 0x55a8abcfc860 <e25092> {r54} @dt=0x55a8aba6c550@(G/sw5)  5'h18
    1:2:2:3:2:2:2:2:1:1:3: CONST 0x55a8abcfca10 <e39849> {r54} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:2:3:2:2:2:2:1:2: SEL 0x55a8abcfcbc0 <e25114> {r54} @dt=0x55a8ab9f6850@(G/w24) decl[31:0]]
    1:2:2:3:2:2:2:2:1:2:1: VARREF 0x55a8abcfcc90 <e39850> {r54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:2:2: CONST 0x55a8abcfcdd0 <e25133> {r54} @dt=0x55a8aba6c550@(G/sw5)  5'h8
    1:2:2:3:2:2:2:2:1:2:3: CONST 0x55a8abcfcf80 <e39860> {r54} @dt=0x55a8ab701890@(G/w32)  32'h18
    1:2:2:3:2:2:2:2:2: VARREF 0x55a8abcfd130 <e39864> {r54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55a8abcfd280 <e17124> {r55}
    1:2:2:3:2:2:2:1: CONST 0x55a8abcfd340 <e39866> {r55} @dt=0x55a8ab705070@(G/w4)  4'hc
    1:2:2:3:2:2:2:2: ASSIGN 0x55a8abcfd4f0 <e39895> {r55} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1: CONCAT 0x55a8abcfd5b0 <e40742> {r55} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1:1: SEL 0x55a8abcfd670 <e39878> {r55} @dt=0x55a8ab71f930@(G/w16) decl[31:0]]
    1:2:2:3:2:2:2:2:1:1:1: VARREF 0x55a8abcfd740 <e39867> {r55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:2:3:2:2:2:2:1:1:2: CONST 0x55a8abcfd880 <e25186> {r55} @dt=0x55a8aba6c550@(G/sw5)  5'h10
    1:2:2:3:2:2:2:2:1:1:3: CONST 0x55a8abcfda30 <e39877> {r55} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:2:3:2:2:2:2:1:2: SEL 0x55a8abcfdbe0 <e39890> {r55} @dt=0x55a8ab71f930@(G/w16) decl[31:0]]
    1:2:2:3:2:2:2:2:1:2:1: VARREF 0x55a8abcfdcb0 <e39879> {r55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:2:2: CONST 0x55a8abcfddf0 <e25227> {r55} @dt=0x55a8aba6c550@(G/sw5)  5'h10
    1:2:2:3:2:2:2:2:1:2:3: CONST 0x55a8abcfdfa0 <e39889> {r55} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:2:3:2:2:2:2:2: VARREF 0x55a8abcfe150 <e39894> {r55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55a8abcfe2a0 <e17187> {r56}
    1:2:2:3:2:2:2:1: CONST 0x55a8abcfe360 <e39896> {r56} @dt=0x55a8ab705070@(G/w4)  4'h8
    1:2:2:3:2:2:2:2: ASSIGN 0x55a8abcfe510 <e39923> {r56} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1: CONCAT 0x55a8abcfe5d0 <e40748> {r56} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1:1: SEL 0x55a8abcfe690 <e25261> {r56} @dt=0x55a8ab9f6850@(G/w24) decl[31:0]]
    1:2:2:3:2:2:2:2:1:1:1: VARREF 0x55a8abcfe760 <e39897> {r56} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:2:3:2:2:2:2:1:1:2: CONST 0x55a8abcfe8a0 <e25280> {r56} @dt=0x55a8aba6c550@(G/sw5)  5'h8
    1:2:2:3:2:2:2:2:1:1:3: CONST 0x55a8abcfea50 <e39907> {r56} @dt=0x55a8ab701890@(G/w32)  32'h18
    1:2:2:3:2:2:2:2:1:2: SEL 0x55a8abcfec00 <e25302> {r56} @dt=0x55a8aba76570@(G/w8) decl[31:0]]
    1:2:2:3:2:2:2:2:1:2:1: VARREF 0x55a8abcfecd0 <e39908> {r56} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:1:2:2: CONST 0x55a8abcfee10 <e25321> {r56} @dt=0x55a8aba6c550@(G/sw5)  5'h18
    1:2:2:3:2:2:2:2:1:2:3: CONST 0x55a8abcfefc0 <e39918> {r56} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:2:3:2:2:2:2:2: VARREF 0x55a8abcff170 <e39922> {r56} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2:2:2: CASEITEM 0x55a8abcff2c0 <e17194> {r57}
    1:2:2:3:2:2:2:2: ASSIGN 0x55a8abcff380 <e39926> {r57} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:2:2:1: VARREF 0x55a8abcff440 <e39924> {r57} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2:2:2: VARREF 0x55a8abcff580 <e39925> {r57} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2: CASEITEM 0x55a8abcff6d0 <e17204> {r60}
    1:2:2:3:2:2: ASSIGN 0x55a8abcff790 <e42079> {r61} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:2:2:1: VARREF 0x55a8abcff850 <e39927> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:2:3:2:2:2: VARREF 0x55a8abcff990 <e39928> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3: ASSIGN 0x55a8abcffae0 <e39932> {r64} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:1: VARREF 0x55a8abcffba0 <e39930> {r64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:2:3:2: VARREF 0x55a8abcffcf0 <e39931> {r64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [LV] => VAR 0x55a8abc1ba00 <e36061> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2: ASSIGNALIAS 0x55a8abcffe40 <e45790> {p3} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abcfff00 <e45787> {p3} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:2: VARREF 0x55a8abd00020 <e45788> {p3} @dt=0x55a8ab6dff80@(G/w1)  memory_writeback_register__DOT__clk [LV] => VAR 0x55a8abd05240 <e46017> {p3} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__clk PORT
    1:2: ASSIGNALIAS 0x55a8abd00140 <e45799> {p4} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd00200 <e45796> {p4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__reset [RV] <- VAR 0x55a8abc0d800 <e35847> {c8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__reset PORT
    1:2:2: VARREF 0x55a8abd00320 <e45797> {p4} @dt=0x55a8ab6dff80@(G/w1)  memory_writeback_register__DOT__reset [LV] => VAR 0x55a8abd053f0 <e39229> {p4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__reset PORT
    1:2: ASSIGNALIAS 0x55a8abd00440 <e45808> {p7} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd00500 <e45805> {p7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2: VARREF 0x55a8abd00640 <e45806> {p7} @dt=0x55a8ab6dff80@(G/w1)  memory_writeback_register__DOT__register_write_memory [LV] => VAR 0x55a8abd055a0 <e39230> {p7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__register_write_memory PORT
    1:2: ASSIGNALIAS 0x55a8abd00780 <e45817> {p8} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd00840 <e45814> {p8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55a8abc18d00 <e36031> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x55a8abd00990 <e45815> {p8} @dt=0x55a8ab6dff80@(G/w1)  memory_writeback_register__DOT__memory_to_register_memory [LV] => VAR 0x55a8abd05780 <e39231> {p8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__memory_to_register_memory PORT
    1:2: ASSIGNALIAS 0x55a8abd00ae0 <e45826> {p9} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd00ba0 <e45823> {p9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x55a8abc19000 <e36033> {c122} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2: VARREF 0x55a8abd00cf0 <e45824> {p9} @dt=0x55a8ab6dff80@(G/w1)  memory_writeback_register__DOT__HI_register_write_memory [LV] => VAR 0x55a8abd05980 <e39232> {p9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HI_register_write_memory PORT
    1:2: ASSIGNALIAS 0x55a8abd00e40 <e45835> {p10} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd00f00 <e45832> {p10} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x55a8abc19180 <e36034> {c123} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2: VARREF 0x55a8abd01050 <e45833> {p10} @dt=0x55a8ab6dff80@(G/w1)  memory_writeback_register__DOT__LO_register_write_memory [LV] => VAR 0x55a8abd05b80 <e39233> {p10} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__LO_register_write_memory PORT
    1:2: ASSIGNALIAS 0x55a8abd011a0 <e45844> {p11} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd01260 <e45841> {p11} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_memory [RV] <- VAR 0x55a8abc19600 <e36037> {c126} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:2: VARREF 0x55a8abd01380 <e45842> {p11} @dt=0x55a8ab6dff80@(G/w1)  memory_writeback_register__DOT__HALT_memory [LV] => VAR 0x55a8abd05d80 <e39234> {p11} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HALT_memory PORT
    1:2: ASSIGNALIAS 0x55a8abd014a0 <e45853> {p12} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:1: VARREF 0x55a8abd01560 <e45850> {p12} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:2: VARREF 0x55a8abd01680 <e45851> {p12} @dt=0x55a8ab70f9b0@(G/w6)  memory_writeback_register__DOT__op_memory [LV] => VAR 0x55a8abd05f40 <e39235> {p12} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__memory_writeback_register__DOT__op_memory PORT
    1:2: ASSIGNALIAS 0x55a8abd017a0 <e45862> {p13} @dt=0x55a8ab705070@(G/w4)
    1:2:1: VARREF 0x55a8abd01860 <e45859> {p13} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [RV] <- VAR 0x55a8abc19900 <e36039> {c128} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2: VARREF 0x55a8abd019a0 <e45860> {p13} @dt=0x55a8ab705070@(G/w4)  memory_writeback_register__DOT__byteenable_memory [LV] => VAR 0x55a8abd06100 <e39236> {p13} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__memory_writeback_register__DOT__byteenable_memory PORT
    1:2: ASSIGNALIAS 0x55a8abd01ae0 <e45871> {p14} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abd01ba0 <e45868> {p14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory [RV] <- VAR 0x55a8abc1a380 <e36046> {c137} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2:2: VARREF 0x55a8abd01ce0 <e45869> {p14} @dt=0x55a8ab701890@(G/w32)  memory_writeback_register__DOT__src_A_ALU_memory [LV] => VAR 0x55a8abd062e0 <e39237> {p14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__src_A_ALU_memory PORT
    1:2: ASSIGNALIAS 0x55a8abd01e20 <e45880> {p17} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd01ee0 <e45877> {p17} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55a8abc1a500 <e36047> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2: VARREF 0x55a8abd02030 <e45878> {p17} @dt=0x55a8ab6dff80@(G/w1)  memory_writeback_register__DOT__register_write_writeback [LV] => VAR 0x55a8abd064c0 <e39238> {p17} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__register_write_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abd02180 <e45889> {p18} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd02240 <e45886> {p18} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x55a8abc1a980 <e36050> {c143} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:2: VARREF 0x55a8abd02390 <e45887> {p18} @dt=0x55a8ab6dff80@(G/w1)  memory_writeback_register__DOT__memory_to_register_writeback [LV] => VAR 0x55a8abd066c0 <e39239> {p18} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__memory_to_register_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abd024e0 <e45898> {p19} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd025a0 <e45895> {p19} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x55a8abc1a680 <e36048> {c141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2: VARREF 0x55a8abd026f0 <e45896> {p19} @dt=0x55a8ab6dff80@(G/w1)  memory_writeback_register__DOT__HI_register_write_writeback [LV] => VAR 0x55a8abd068c0 <e39240> {p19} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HI_register_write_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abd02840 <e45907> {p20} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd02900 <e45904> {p20} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x55a8abc1a800 <e36049> {c142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2: VARREF 0x55a8abd02a50 <e45905> {p20} @dt=0x55a8ab6dff80@(G/w1)  memory_writeback_register__DOT__LO_register_write_writeback [LV] => VAR 0x55a8abd06ac0 <e39241> {p20} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__LO_register_write_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abd02ba0 <e45916> {p21} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd02c60 <e45913> {p21} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_writeback [RV] <- VAR 0x55a8abc1ab00 <e36051> {c144} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:2: VARREF 0x55a8abd02d80 <e45914> {p21} @dt=0x55a8ab6dff80@(G/w1)  memory_writeback_register__DOT__HALT_writeback [LV] => VAR 0x55a8abd06cc0 <e39242> {p21} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HALT_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abd02ea0 <e45925> {p22} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:1: VARREF 0x55a8abd02f60 <e45922> {p22} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:2: VARREF 0x55a8abd03080 <e45923> {p22} @dt=0x55a8ab70f9b0@(G/w6)  memory_writeback_register__DOT__op_writeback [LV] => VAR 0x55a8abd06e80 <e39243> {p22} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__memory_writeback_register__DOT__op_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abd031a0 <e45934> {p23} @dt=0x55a8ab705070@(G/w4)
    1:2:1: VARREF 0x55a8abd03260 <e45931> {p23} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:2: VARREF 0x55a8abd033a0 <e45932> {p23} @dt=0x55a8ab705070@(G/w4)  memory_writeback_register__DOT__byteenable_writeback [LV] => VAR 0x55a8abd07040 <e39244> {p23} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__memory_writeback_register__DOT__byteenable_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abd034e0 <e45943> {p24} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abd035a0 <e45940> {p24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:2: VARREF 0x55a8abd036e0 <e45941> {p24} @dt=0x55a8ab701890@(G/w32)  memory_writeback_register__DOT__src_A_ALU_writeback [LV] => VAR 0x55a8abd07220 <e39245> {p24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__src_A_ALU_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abd03820 <e45952> {p27} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abd038e0 <e45949> {p27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2: VARREF 0x55a8abd03a20 <e45950> {p27} @dt=0x55a8ab701890@(G/w32)  memory_writeback_register__DOT__ALU_output_memory [LV] => VAR 0x55a8abd07400 <e39246> {p27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_output_memory PORT
    1:2: ASSIGNALIAS 0x55a8abd03b60 <e45961> {p28} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abd03c20 <e45958> {p28} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2: VARREF 0x55a8abd03d60 <e45959> {p28} @dt=0x55a8ab717400@(G/w5)  memory_writeback_register__DOT__write_register_memory [LV] => VAR 0x55a8abd075e0 <e39247> {p28} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__memory_writeback_register__DOT__write_register_memory PORT
    1:2: ASSIGNALIAS 0x55a8abd03ea0 <e45970> {p29} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abd03f60 <e45967> {p29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x55a8abc19c00 <e36041> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2: VARREF 0x55a8abd040a0 <e45968> {p29} @dt=0x55a8ab701890@(G/w32)  memory_writeback_register__DOT__ALU_HI_output_memory [LV] => VAR 0x55a8abd077c0 <e39248> {p29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_HI_output_memory PORT
    1:2: ASSIGNALIAS 0x55a8abd041e0 <e45979> {p30} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abd042a0 <e45976> {p30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x55a8abc19d80 <e36042> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2: VARREF 0x55a8abd043e0 <e45977> {p30} @dt=0x55a8ab701890@(G/w32)  memory_writeback_register__DOT__ALU_LO_output_memory [LV] => VAR 0x55a8abd079a0 <e39249> {p30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_LO_output_memory PORT
    1:2: ASSIGNALIAS 0x55a8abd04520 <e45988> {p32} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abd045e0 <e45985> {p32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x55a8abc1b700 <e36059> {c154} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:2: VARREF 0x55a8abd04720 <e45986> {p32} @dt=0x55a8ab701890@(G/w32)  memory_writeback_register__DOT__ALU_output_writeback [LV] => VAR 0x55a8abd07b80 <e39250> {p32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_output_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abd04860 <e45997> {p33} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abd04920 <e45994> {p33} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55a8abc1b100 <e36055> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2: VARREF 0x55a8abd04a70 <e45995> {p33} @dt=0x55a8ab717400@(G/w5)  memory_writeback_register__DOT__write_register_writeback [LV] => VAR 0x55a8abd07d60 <e39251> {p33} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__memory_writeback_register__DOT__write_register_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abd04bc0 <e46006> {p34} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abd04c80 <e46003> {p34} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55a8abc1b400 <e36057> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2: VARREF 0x55a8abd04dc0 <e46004> {p34} @dt=0x55a8ab701890@(G/w32)  memory_writeback_register__DOT__ALU_HI_output_writeback [LV] => VAR 0x55a8abd07f60 <e39252> {p34} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_HI_output_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abd04f00 <e46015> {p35} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abd04fc0 <e46012> {p35} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55a8abc1b580 <e36058> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2: VARREF 0x55a8abd05100 <e46013> {p35} @dt=0x55a8ab701890@(G/w32)  memory_writeback_register__DOT__ALU_LO_output_writeback [LV] => VAR 0x55a8abd08140 <e39253> {p35} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_LO_output_writeback PORT
    1:2: VAR 0x55a8abd05240 <e46017> {p3} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__clk PORT
    1:2: VAR 0x55a8abd053f0 <e39229> {p4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__reset PORT
    1:2: VAR 0x55a8abd055a0 <e39230> {p7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__register_write_memory PORT
    1:2: VAR 0x55a8abd05780 <e39231> {p8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__memory_to_register_memory PORT
    1:2: VAR 0x55a8abd05980 <e39232> {p9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HI_register_write_memory PORT
    1:2: VAR 0x55a8abd05b80 <e39233> {p10} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__LO_register_write_memory PORT
    1:2: VAR 0x55a8abd05d80 <e39234> {p11} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HALT_memory PORT
    1:2: VAR 0x55a8abd05f40 <e39235> {p12} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__memory_writeback_register__DOT__op_memory PORT
    1:2: VAR 0x55a8abd06100 <e39236> {p13} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__memory_writeback_register__DOT__byteenable_memory PORT
    1:2: VAR 0x55a8abd062e0 <e39237> {p14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__src_A_ALU_memory PORT
    1:2: VAR 0x55a8abd064c0 <e39238> {p17} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__register_write_writeback PORT
    1:2: VAR 0x55a8abd066c0 <e39239> {p18} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__memory_to_register_writeback PORT
    1:2: VAR 0x55a8abd068c0 <e39240> {p19} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HI_register_write_writeback PORT
    1:2: VAR 0x55a8abd06ac0 <e39241> {p20} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__LO_register_write_writeback PORT
    1:2: VAR 0x55a8abd06cc0 <e39242> {p21} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_writeback_register__DOT__HALT_writeback PORT
    1:2: VAR 0x55a8abd06e80 <e39243> {p22} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__memory_writeback_register__DOT__op_writeback PORT
    1:2: VAR 0x55a8abd07040 <e39244> {p23} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__memory_writeback_register__DOT__byteenable_writeback PORT
    1:2: VAR 0x55a8abd07220 <e39245> {p24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__src_A_ALU_writeback PORT
    1:2: VAR 0x55a8abd07400 <e39246> {p27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_output_memory PORT
    1:2: VAR 0x55a8abd075e0 <e39247> {p28} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__memory_writeback_register__DOT__write_register_memory PORT
    1:2: VAR 0x55a8abd077c0 <e39248> {p29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_HI_output_memory PORT
    1:2: VAR 0x55a8abd079a0 <e39249> {p30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_LO_output_memory PORT
    1:2: VAR 0x55a8abd07b80 <e39250> {p32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_output_writeback PORT
    1:2: VAR 0x55a8abd07d60 <e39251> {p33} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__memory_writeback_register__DOT__write_register_writeback PORT
    1:2: VAR 0x55a8abd07f60 <e39252> {p34} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_HI_output_writeback PORT
    1:2: VAR 0x55a8abd08140 <e39253> {p35} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_writeback_register__DOT__ALU_LO_output_writeback PORT
    1:2: ALWAYS 0x55a8abd08320 <e15455> {p38} [always_ff]
    1:2:1: SENTREE 0x55a8abd083e0 <e15245> {p38}
    1:2:1:1: SENITEM 0x55a8abd084a0 <e15239> {p38} [POS]
    1:2:1:1:1: VARREF 0x55a8abd08560 <e39254> {p38} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk VAR
    1:2:1:1: SENITEM 0x55a8abd08680 <e15244> {p38} [POS]
    1:2:1:1:1: VARREF 0x55a8abd08740 <e39255> {p38} @dt=0x55a8ab6dff80@(G/w1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2: IF 0x55a8abd08860 <e42052> {p39}
    1:2:2:1: VARREF 0x55a8abd08930 <e39256> {p39} @dt=0x55a8ab6dff80@(G/w1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [P] PORT
    1:2:2:2: ASSIGNDLY 0x55a8abd08a50 <e42046> {p40} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abd08b10 <e39257> {p40} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abd08cc0 <e39258> {p40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [LV] => VAR 0x55a8abc1a500 <e36047> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55a8abd08e10 <e39262> {p41} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abd08ed0 <e39260> {p41} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abd09080 <e39261> {p41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback [LV] => VAR 0x55a8abc1a980 <e36050> {c143} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55a8abd091d0 <e39265> {p42} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abd09290 <e39263> {p42} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abd09440 <e39264> {p42} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [LV] => VAR 0x55a8abc1a680 <e36048> {c141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55a8abd09590 <e39268> {p43} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abd09650 <e39266> {p43} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abd09800 <e39267> {p43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [LV] => VAR 0x55a8abc1a800 <e36049> {c142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55a8abd09950 <e39280> {p44} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: CONST 0x55a8abd09a10 <e39278> {p44} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55a8abd09bc0 <e39279> {p44} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [LV] => VAR 0x55a8abc1b700 <e36059> {c154} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55a8abd09d00 <e39283> {p45} @dt=0x55a8ab717400@(G/w5)
    1:2:2:2:1: CONST 0x55a8abd09dc0 <e39281> {p45} @dt=0x55a8ab717400@(G/w5)  5'h0
    1:2:2:2:2: VARREF 0x55a8abd09f70 <e39282> {p45} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [LV] => VAR 0x55a8abc1b100 <e36055> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55a8abd0a0c0 <e39295> {p46} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: CONST 0x55a8abd0a180 <e39293> {p46} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55a8abd0a330 <e39294> {p46} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [LV] => VAR 0x55a8abc1b400 <e36057> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55a8abd0a470 <e39307> {p47} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: CONST 0x55a8abd0a530 <e39305> {p47} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55a8abd0a6e0 <e39306> {p47} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [LV] => VAR 0x55a8abc1b580 <e36058> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55a8abd0a820 <e39310> {p48} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:2:1: CONST 0x55a8abd0a8e0 <e39308> {p48} @dt=0x55a8ab6dff80@(G/w1)  1'h0
    1:2:2:2:2: VARREF 0x55a8abd0aa90 <e39309> {p48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_writeback [LV] => VAR 0x55a8abc1ab00 <e36051> {c144} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55a8abd0abb0 <e39313> {p49} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:2:1: CONST 0x55a8abd0ac70 <e39311> {p49} @dt=0x55a8ab70f9b0@(G/w6)  6'h0
    1:2:2:2:2: VARREF 0x55a8abd0ae20 <e39312> {p49} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback [LV] => VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55a8abd0af40 <e39316> {p50} @dt=0x55a8ab705070@(G/w4)
    1:2:2:2:1: CONST 0x55a8abd0b000 <e39314> {p50} @dt=0x55a8ab705070@(G/w4)  4'h0
    1:2:2:2:2: VARREF 0x55a8abd0b1b0 <e39315> {p50} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback [LV] => VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:2:2: ASSIGNDLY 0x55a8abd0b2f0 <e39328> {p51} @dt=0x55a8ab701890@(G/w32)
    1:2:2:2:1: CONST 0x55a8abd0b3b0 <e39326> {p51} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:2:2:2: VARREF 0x55a8abd0b560 <e39327> {p51} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [LV] => VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55a8abd0b6a0 <e42049> {p54} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abd0b760 <e39329> {p54} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:3:2: VARREF 0x55a8abd0b8a0 <e39330> {p54} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [LV] => VAR 0x55a8abc1a500 <e36047> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55a8abd0b9f0 <e39334> {p55} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abd0bab0 <e39332> {p55} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55a8abc18d00 <e36031> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2:3:2: VARREF 0x55a8abd0bc00 <e39333> {p55} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback [LV] => VAR 0x55a8abc1a980 <e36050> {c143} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55a8abd0bd50 <e39337> {p57} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abd0be10 <e39335> {p57} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x55a8abc19000 <e36033> {c122} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2:3:2: VARREF 0x55a8abd0bf60 <e39336> {p57} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [LV] => VAR 0x55a8abc1a680 <e36048> {c141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55a8abd0c0b0 <e39340> {p58} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abd0c170 <e39338> {p58} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x55a8abc19180 <e36034> {c123} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2:3:2: VARREF 0x55a8abd0c2c0 <e39339> {p58} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [LV] => VAR 0x55a8abc1a800 <e36049> {c142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55a8abd0c410 <e39343> {p60} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:1: VARREF 0x55a8abd0c4d0 <e39341> {p60} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:2:3:2: VARREF 0x55a8abd0c610 <e39342> {p60} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [LV] => VAR 0x55a8abc1b700 <e36059> {c154} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55a8abd0c750 <e39346> {p61} @dt=0x55a8ab717400@(G/w5)
    1:2:2:3:1: VARREF 0x55a8abd0c810 <e39344> {p61} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:3:2: VARREF 0x55a8abd0c950 <e39345> {p61} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [LV] => VAR 0x55a8abc1b100 <e36055> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55a8abd0caa0 <e39349> {p62} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:1: VARREF 0x55a8abd0cb60 <e39347> {p62} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x55a8abc19c00 <e36041> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:2:3:2: VARREF 0x55a8abd0cca0 <e39348> {p62} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [LV] => VAR 0x55a8abc1b400 <e36057> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55a8abd0cde0 <e39352> {p63} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:1: VARREF 0x55a8abd0cea0 <e39350> {p63} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x55a8abc19d80 <e36042> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:2:3:2: VARREF 0x55a8abd0cfe0 <e39351> {p63} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [LV] => VAR 0x55a8abc1b580 <e36058> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55a8abd0d120 <e39355> {p64} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:3:1: VARREF 0x55a8abd0d1e0 <e39353> {p64} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_memory [RV] <- VAR 0x55a8abc19600 <e36037> {c126} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:2:3:2: VARREF 0x55a8abd0d300 <e39354> {p64} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_writeback [LV] => VAR 0x55a8abc1ab00 <e36051> {c144} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55a8abd0d420 <e39358> {p67} @dt=0x55a8ab70f9b0@(G/w6)
    1:2:2:3:1: VARREF 0x55a8abd0d4e0 <e39356> {p67} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:2:3:2: VARREF 0x55a8abd0d600 <e39357> {p67} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback [LV] => VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55a8abd0d720 <e39361> {p68} @dt=0x55a8ab705070@(G/w4)
    1:2:2:3:1: VARREF 0x55a8abd0d7e0 <e39359> {p68} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [RV] <- VAR 0x55a8abc19900 <e36039> {c128} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:2:3:2: VARREF 0x55a8abd0d920 <e39360> {p68} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback [LV] => VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:2:3: ASSIGNDLY 0x55a8abd0da60 <e39364> {p69} @dt=0x55a8ab701890@(G/w32)
    1:2:2:3:1: VARREF 0x55a8abd0db20 <e39362> {p69} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory [RV] <- VAR 0x55a8abc1a380 <e36046> {c137} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2:2:3:2: VARREF 0x55a8abd0dc60 <e39363> {p69} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [LV] => VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2: ASSIGNALIAS 0x55a8abd0dda0 <e46031> {i6} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd0de60 <e46028> {i6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x55a8abc1a980 <e36050> {c143} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:2: VARREF 0x55a8abd0dfb0 <e46029> {i6} @dt=0x55a8ab6dff80@(G/w1)  writeback_mux__DOT__control [LV] => VAR 0x55a8abd0eda0 <e38552> {i6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__writeback_mux__DOT__control PORT
    1:2: ASSIGNALIAS 0x55a8abd0e0d0 <e46040> {i7} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abd0e190 <e46037> {i7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x55a8abc1b700 <e36059> {c154} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:2: VARREF 0x55a8abd0e2d0 <e46038> {i7} @dt=0x55a8ab701890@(G/w32)  writeback_mux__DOT__input_0 [LV] => VAR 0x55a8abd0ef50 <e38553> {i7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__writeback_mux__DOT__input_0 PORT
    1:2: ASSIGNALIAS 0x55a8abd0e3f0 <e46049> {i8} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abd0e4b0 <e46046> {i8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [RV] <- VAR 0x55a8abc1ba00 <e36061> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:2: VARREF 0x55a8abd0e600 <e46047> {i8} @dt=0x55a8ab701890@(G/w32)  writeback_mux__DOT__input_1 [LV] => VAR 0x55a8abd0f100 <e38554> {i8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__writeback_mux__DOT__input_1 PORT
    1:2: ASSIGNALIAS 0x55a8abd0e720 <e46058> {i10} @dt=0x55a8ab701890@(G/w32)
    1:2:1: VARREF 0x55a8abd0e7e0 <e46055> {i10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55a8abc1b280 <e36056> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:2: VARREF 0x55a8abd0e920 <e46056> {i10} @dt=0x55a8ab701890@(G/w32)  writeback_mux__DOT__resolved [LV] => VAR 0x55a8abd0f2b0 <e38555> {i10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__writeback_mux__DOT__resolved PORT
    1:2: VAR 0x55a8abd0ea40 <e46060> {i3} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__writeback_mux__DOT__BUS_WIDTH GPARAM
    1:2:3: CONST 0x55a8abd0ebf0 <e38550> {c218} @dt=0x55a8abad10a0@(G/sw32)  32'sh20
    1:2: VAR 0x55a8abd0eda0 <e38552> {i6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__writeback_mux__DOT__control PORT
    1:2: VAR 0x55a8abd0ef50 <e38553> {i7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__writeback_mux__DOT__input_0 PORT
    1:2: VAR 0x55a8abd0f100 <e38554> {i8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__writeback_mux__DOT__input_1 PORT
    1:2: VAR 0x55a8abd0f2b0 <e38555> {i10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__writeback_mux__DOT__resolved PORT
    1:2: ASSIGNW 0x55a8abd0f460 <e38561> {i13} @dt=0x55a8ab701890@(G/w32)
    1:2:1: COND 0x55a8abd0f520 <e38559> {i13} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1: VARREF 0x55a8abd0f5e0 <e38556> {i13} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x55a8abc1a980 <e36050> {c143} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:1:2: VARREF 0x55a8abd0f730 <e38557> {i13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [RV] <- VAR 0x55a8abc1ba00 <e36061> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:1:3: VARREF 0x55a8abd0f880 <e38558> {i13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x55a8abc1b700 <e36059> {c154} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:2: VARREF 0x55a8abd0f9c0 <e38560> {i13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback [LV] => VAR 0x55a8abc1b280 <e36056> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2: ASSIGNALIAS 0x55a8abd0fb00 <e46074> {h2} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd0fbc0 <e46071> {h2} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2: VARREF 0x55a8abd0fce0 <e46072> {h2} @dt=0x55a8ab6dff80@(G/w1)  hazard_unit__DOT__branch_decode [LV] => VAR 0x55a8abd14f40 <e46301> {h2} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branch_decode PORT
    1:2: ASSIGNALIAS 0x55a8abd0fe00 <e46083> {h3} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abd0fec0 <e46080> {h3} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x55a8abc11630 <e35893> {c59} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2: VARREF 0x55a8abd0ffe0 <e46081> {h3} @dt=0x55a8ab717400@(G/w5)  hazard_unit__DOT__Rs_decode [LV] => VAR 0x55a8abd150f0 <e38299> {h3} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rs_decode PORT
    1:2: ASSIGNALIAS 0x55a8abd10100 <e46092> {h4} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abd101c0 <e46089> {h4} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55a8abc12690 <e35921> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2: VARREF 0x55a8abd102e0 <e46090> {h4} @dt=0x55a8ab717400@(G/w5)  hazard_unit__DOT__Rt_decode [LV] => VAR 0x55a8abd152a0 <e38300> {h4} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rt_decode PORT
    1:2: ASSIGNALIAS 0x55a8abd10400 <e46101> {h5} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abd104c0 <e46098> {h5} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2: VARREF 0x55a8abd105e0 <e46099> {h5} @dt=0x55a8ab717400@(G/w5)  hazard_unit__DOT__Rs_execute [LV] => VAR 0x55a8abd15450 <e38301> {h5} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rs_execute PORT
    1:2: ASSIGNALIAS 0x55a8abd10700 <e46110> {h6} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abd107c0 <e46107> {h6} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2: VARREF 0x55a8abd108e0 <e46108> {h6} @dt=0x55a8ab717400@(G/w5)  hazard_unit__DOT__Rt_execute [LV] => VAR 0x55a8abd15600 <e38302> {h6} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rt_execute PORT
    1:2: ASSIGNALIAS 0x55a8abd10a00 <e46119> {h7} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abd10ac0 <e46116> {h7} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2: VARREF 0x55a8abd10c00 <e46117> {h7} @dt=0x55a8ab717400@(G/w5)  hazard_unit__DOT__write_register_execute [LV] => VAR 0x55a8abd157b0 <e38303> {h7} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__write_register_execute PORT
    1:2: ASSIGNALIAS 0x55a8abd10d40 <e46128> {h8} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd10e00 <e46125> {h8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x55a8abc16000 <e36001> {c86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2: VARREF 0x55a8abd10f50 <e46126> {h8} @dt=0x55a8ab6dff80@(G/w1)  hazard_unit__DOT__memory_to_register_execute [LV] => VAR 0x55a8abd15990 <e38304> {h8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__memory_to_register_execute PORT
    1:2: ASSIGNALIAS 0x55a8abd110a0 <e46137> {h9} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd11160 <e46134> {h9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x55a8abc16a80 <e36008> {c93} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2: VARREF 0x55a8abd112a0 <e46135> {h9} @dt=0x55a8ab6dff80@(G/w1)  hazard_unit__DOT__register_write_execute [LV] => VAR 0x55a8abd15b80 <e38305> {h9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__register_write_execute PORT
    1:2: ASSIGNALIAS 0x55a8abd113e0 <e46146> {h10} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abd114a0 <e46143> {h10} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2: VARREF 0x55a8abd115e0 <e46144> {h10} @dt=0x55a8ab717400@(G/w5)  hazard_unit__DOT__write_register_memory [LV] => VAR 0x55a8abd15d60 <e38306> {h10} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__write_register_memory PORT
    1:2: ASSIGNALIAS 0x55a8abd11720 <e46155> {h11} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd117e0 <e46152> {h11} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55a8abc18d00 <e36031> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2: VARREF 0x55a8abd11930 <e46153> {h11} @dt=0x55a8ab6dff80@(G/w1)  hazard_unit__DOT__memory_to_register_memory [LV] => VAR 0x55a8abd15f30 <e38307> {h11} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__memory_to_register_memory PORT
    1:2: ASSIGNALIAS 0x55a8abd11a80 <e46164> {h12} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd11b40 <e46161> {h12} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2: VARREF 0x55a8abd11c80 <e46162> {h12} @dt=0x55a8ab6dff80@(G/w1)  hazard_unit__DOT__register_write_memory [LV] => VAR 0x55a8abd16120 <e38308> {h12} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__register_write_memory PORT
    1:2: ASSIGNALIAS 0x55a8abd11dc0 <e46173> {h13} @dt=0x55a8ab717400@(G/w5)
    1:2:1: VARREF 0x55a8abd11e80 <e46170> {h13} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55a8abc1b100 <e36055> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2: VARREF 0x55a8abd11fd0 <e46171> {h13} @dt=0x55a8ab717400@(G/w5)  hazard_unit__DOT__write_register_writeback [LV] => VAR 0x55a8abd162f0 <e38309> {h13} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__write_register_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abd12120 <e46182> {h14} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd121e0 <e46179> {h14} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55a8abc1a500 <e36047> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2: VARREF 0x55a8abd12330 <e46180> {h14} @dt=0x55a8ab6dff80@(G/w1)  hazard_unit__DOT__register_write_writeback [LV] => VAR 0x55a8abd164e0 <e38310> {h14} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__register_write_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abd12480 <e46191> {h15} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd12540 <e46188> {h15} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55a8abc16c00 <e36009> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2: VARREF 0x55a8abd126a0 <e46189> {h15} @dt=0x55a8ab6dff80@(G/w1)  hazard_unit__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x55a8abd166d0 <e38311> {h15} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: ASSIGNALIAS 0x55a8abd12800 <e46200> {h16} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd128c0 <e46197> {h16} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x55a8abc19000 <e36033> {c122} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2: VARREF 0x55a8abd12a10 <e46198> {h16} @dt=0x55a8ab6dff80@(G/w1)  hazard_unit__DOT__HI_register_write_memory [LV] => VAR 0x55a8abd168e0 <e38312> {h16} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__HI_register_write_memory PORT
    1:2: ASSIGNALIAS 0x55a8abd12b60 <e46209> {h17} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd12c20 <e46206> {h17} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x55a8abc19180 <e36034> {c123} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2: VARREF 0x55a8abd12d70 <e46207> {h17} @dt=0x55a8ab6dff80@(G/w1)  hazard_unit__DOT__LO_register_write_memory [LV] => VAR 0x55a8abd16ad0 <e38313> {h17} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__LO_register_write_memory PORT
    1:2: ASSIGNALIAS 0x55a8abd12ec0 <e46218> {h18} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd12f80 <e46215> {h18} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x55a8abc1a800 <e36049> {c142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2: VARREF 0x55a8abd130d0 <e46216> {h18} @dt=0x55a8ab6dff80@(G/w1)  hazard_unit__DOT__LO_register_write_writeback [LV] => VAR 0x55a8abd16cc0 <e38314> {h18} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__LO_register_write_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abd13220 <e46227> {h19} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd132e0 <e46224> {h19} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x55a8abc1a680 <e36048> {c141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2: VARREF 0x55a8abd13430 <e46225> {h19} @dt=0x55a8ab6dff80@(G/w1)  hazard_unit__DOT__HI_register_write_writeback [LV] => VAR 0x55a8abd16eb0 <e38315> {h19} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__HI_register_write_writeback PORT
    1:2: ASSIGNALIAS 0x55a8abd13580 <e46236> {h20} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd13640 <e46233> {h20} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2: VARREF 0x55a8abd13780 <e46234> {h20} @dt=0x55a8ab6dff80@(G/w1)  hazard_unit__DOT__using_HI_LO_execute [LV] => VAR 0x55a8abd170a0 <e38316> {h20} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__using_HI_LO_execute PORT
    1:2: ASSIGNALIAS 0x55a8abd138c0 <e46245> {h22} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd13980 <e46242> {h22} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_fetch [RV] <- VAR 0x55a8abc1bb80 <e36062> {c159} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:2: VARREF 0x55a8abd13aa0 <e46243> {h22} @dt=0x55a8ab6dff80@(G/w1)  hazard_unit__DOT__stall_fetch [LV] => VAR 0x55a8abd17270 <e38317> {h22} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__stall_fetch PORT
    1:2: ASSIGNALIAS 0x55a8abd13bc0 <e46254> {h23} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd13c80 <e46251> {h23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55a8abc1bd00 <e36063> {c160} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:2: VARREF 0x55a8abd13da0 <e46252> {h23} @dt=0x55a8ab6dff80@(G/w1)  hazard_unit__DOT__stall_decode [LV] => VAR 0x55a8abd17420 <e38318> {h23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__stall_decode PORT
    1:2: ASSIGNALIAS 0x55a8abd13ec0 <e46263> {h24} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd13f80 <e46260> {h24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__forward_A_decode [RV] <- VAR 0x55a8abc1be80 <e36064> {c161} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__forward_A_decode VAR
    1:2:2: VARREF 0x55a8abd140c0 <e46261> {h24} @dt=0x55a8ab6dff80@(G/w1)  hazard_unit__DOT__forward_register_file_output_A_decode [LV] => VAR 0x55a8abd175d0 <e38319> {h24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_A_decode PORT
    1:2: ASSIGNALIAS 0x55a8abd14210 <e46272> {h25} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd142d0 <e46269> {h25} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__forward_B_decode [RV] <- VAR 0x55a8abc1c000 <e36065> {c162} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__forward_B_decode VAR
    1:2:2: VARREF 0x55a8abd14410 <e46270> {h25} @dt=0x55a8ab6dff80@(G/w1)  hazard_unit__DOT__forward_register_file_output_B_decode [LV] => VAR 0x55a8abd177c0 <e38320> {h25} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_B_decode PORT
    1:2: ASSIGNALIAS 0x55a8abd14560 <e46281> {h26} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1: VARREF 0x55a8abd14620 <e46278> {h26} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:2: VARREF 0x55a8abd14760 <e46279> {h26} @dt=0x55a8ab6dff80@(G/w1)  hazard_unit__DOT__flush_execute_register [LV] => VAR 0x55a8abd179b0 <e38321> {h26} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__flush_execute_register PORT
    1:2: ASSIGNALIAS 0x55a8abd148a0 <e46290> {h27} @dt=0x55a8ab763860@(G/w3)
    1:2:1: VARREF 0x55a8abd14960 <e46287> {h27} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:2: VARREF 0x55a8abd14aa0 <e46288> {h27} @dt=0x55a8ab763860@(G/w3)  hazard_unit__DOT__forward_register_file_output_A_execute [LV] => VAR 0x55a8abd17b90 <e38322> {h27} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_A_execute PORT
    1:2: ASSIGNALIAS 0x55a8abd14bf0 <e46299> {h28} @dt=0x55a8ab763860@(G/w3)
    1:2:1: VARREF 0x55a8abd14cb0 <e46296> {h28} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:2: VARREF 0x55a8abd14df0 <e46297> {h28} @dt=0x55a8ab763860@(G/w3)  hazard_unit__DOT__forward_register_file_output_B_execute [LV] => VAR 0x55a8abd17d90 <e38323> {h28} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_B_execute PORT
    1:2: VAR 0x55a8abd14f40 <e46301> {h2} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branch_decode PORT
    1:2: VAR 0x55a8abd150f0 <e38299> {h3} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rs_decode PORT
    1:2: VAR 0x55a8abd152a0 <e38300> {h4} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rt_decode PORT
    1:2: VAR 0x55a8abd15450 <e38301> {h5} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rs_execute PORT
    1:2: VAR 0x55a8abd15600 <e38302> {h6} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__Rt_execute PORT
    1:2: VAR 0x55a8abd157b0 <e38303> {h7} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__write_register_execute PORT
    1:2: VAR 0x55a8abd15990 <e38304> {h8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__memory_to_register_execute PORT
    1:2: VAR 0x55a8abd15b80 <e38305> {h9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__register_write_execute PORT
    1:2: VAR 0x55a8abd15d60 <e38306> {h10} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__write_register_memory PORT
    1:2: VAR 0x55a8abd15f30 <e38307> {h11} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__memory_to_register_memory PORT
    1:2: VAR 0x55a8abd16120 <e38308> {h12} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__register_write_memory PORT
    1:2: VAR 0x55a8abd162f0 <e38309> {h13} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__hazard_unit__DOT__write_register_writeback PORT
    1:2: VAR 0x55a8abd164e0 <e38310> {h14} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__register_write_writeback PORT
    1:2: VAR 0x55a8abd166d0 <e38311> {h15} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__program_counter_multiplexer_jump_execute PORT
    1:2: VAR 0x55a8abd168e0 <e38312> {h16} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__HI_register_write_memory PORT
    1:2: VAR 0x55a8abd16ad0 <e38313> {h17} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__LO_register_write_memory PORT
    1:2: VAR 0x55a8abd16cc0 <e38314> {h18} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__LO_register_write_writeback PORT
    1:2: VAR 0x55a8abd16eb0 <e38315> {h19} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__HI_register_write_writeback PORT
    1:2: VAR 0x55a8abd170a0 <e38316> {h20} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__using_HI_LO_execute PORT
    1:2: VAR 0x55a8abd17270 <e38317> {h22} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__stall_fetch PORT
    1:2: VAR 0x55a8abd17420 <e38318> {h23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__stall_decode PORT
    1:2: VAR 0x55a8abd175d0 <e38319> {h24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_A_decode PORT
    1:2: VAR 0x55a8abd177c0 <e38320> {h25} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_B_decode PORT
    1:2: VAR 0x55a8abd179b0 <e38321> {h26} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__flush_execute_register PORT
    1:2: VAR 0x55a8abd17b90 <e38322> {h27} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_A_execute PORT
    1:2: VAR 0x55a8abd17d90 <e38323> {h28} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__hazard_unit__DOT__forward_register_file_output_B_execute PORT
    1:2: VAR 0x55a8abd17f90 <e38324> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2: VAR 0x55a8abd18140 <e38325> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2: ALWAYS 0x55a8abd182f0 <e11282> {h34} [always_comb]
    1:2:2: ASSIGN 0x55a8abd18df0 <e53349> {h37} @dt=0x55a8ab763860@(G/w3)
    1:2:2:1: COND 0x55a8abd47f50 <e53347> {h37} @dt=0x55a8ab763860@(G/w3)
    1:2:2:1:1: AND 0x55a8abd18480 <e53343> {h36} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:1: AND 0x55a8abd18540 <e40850> {h36} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:1:1: NEQ 0x55a8abd18600 <e40840> {h36} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:1:1:1: CONST 0x55a8abd186c0 <e40834> {h36} @dt=0x55a8ab717400@(G/w5)  5'h0
    1:2:2:1:1:1:1:2: VARREF 0x55a8abd18870 <e40826> {h36} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2:1:1:1:2: EQ 0x55a8abd18990 <e40841> {h36} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x55a8abd18a50 <e38339> {h36} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2:1:1:1:2:2: VARREF 0x55a8abd18b70 <e38340> {h36} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:1:1:2: VARREF 0x55a8abd18cb0 <e40851> {h36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:1:2: CONST 0x55a8abd18eb0 <e53344> {h37} @dt=0x55a8ab763860@(G/w3)  3'h2
    1:2:2:1:3: COND 0x55a8abd4c250 <e53345> {h39} @dt=0x55a8ab763860@(G/w3)
    1:2:2:1:3:1: AND 0x55a8abd19270 <e53327> {h38} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x55a8abd19330 <e40860> {h38} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2:1:3:1:2: VARREF 0x55a8abd19470 <e40861> {h38} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x55a8abc19180 <e36034> {c123} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:2:1:3:2: CONST 0x55a8abd19680 <e53328> {h39} @dt=0x55a8ab763860@(G/w3)  3'h4
    1:2:2:1:3:3: COND 0x55a8abd4c190 <e53329> {h41} @dt=0x55a8ab763860@(G/w3)
    1:2:2:1:3:3:1: AND 0x55a8abd19a40 <e53311> {h40} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:3:3:1:1: AND 0x55a8abd19b00 <e40899> {h40} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:3:3:1:1:1: NEQ 0x55a8abd19bc0 <e40889> {h40} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:3:3:1:1:1:1: CONST 0x55a8abd19c80 <e40883> {h40} @dt=0x55a8ab717400@(G/w5)  5'h0
    1:2:2:1:3:3:1:1:1:2: VARREF 0x55a8abd19e30 <e40875> {h40} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2:1:3:3:1:1:2: EQ 0x55a8abd19f50 <e40890> {h40} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:3:3:1:1:2:1: VARREF 0x55a8abd1a010 <e38367> {h40} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:2:1:3:3:1:1:2:2: VARREF 0x55a8abd1a130 <e38368> {h40} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55a8abc1b100 <e36055> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2:1:3:3:1:2: VARREF 0x55a8abd1a280 <e40900> {h40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55a8abc1a500 <e36047> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2:1:3:3:2: CONST 0x55a8abd1a490 <e53312> {h41} @dt=0x55a8ab763860@(G/w3)  3'h1
    1:2:2:1:3:3:3: COND 0x55a8abd4c0d0 <e53313> {h43} @dt=0x55a8ab763860@(G/w3)
    1:2:2:1:3:3:3:1: AND 0x55a8abd1a850 <e53295> {h42} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:3:3:3:1:1: VARREF 0x55a8abd1a910 <e40909> {h42} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2:1:3:3:3:1:2: VARREF 0x55a8abd1aa50 <e40910> {h42} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x55a8abc1a800 <e36049> {c142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:2:1:3:3:3:2: CONST 0x55a8abd1ac60 <e53296> {h43} @dt=0x55a8ab763860@(G/w3)  3'h3
    1:2:2:1:3:3:3:3: CONST 0x55a8abd1b010 <e53297> {h45} @dt=0x55a8ab763860@(G/w3)  3'h0
    1:2:2:2: VARREF 0x55a8abd19060 <e38346> {h37} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute [LV] => VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:2: ASSIGN 0x55a8abd1bd40 <e53414> {h49} @dt=0x55a8ab763860@(G/w3)
    1:2:2:1: COND 0x55a8abd50770 <e53411> {h49} @dt=0x55a8ab763860@(G/w3)
    1:2:2:1:1: AND 0x55a8abd1b3d0 <e53407> {h48} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:1: AND 0x55a8abd1b490 <e40948> {h48} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:1:1: NEQ 0x55a8abd1b550 <e40938> {h48} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:1:1:1: CONST 0x55a8abd1b610 <e40932> {h48} @dt=0x55a8ab717400@(G/w5)  5'h0
    1:2:2:1:1:1:1:2: VARREF 0x55a8abd1b7c0 <e40924> {h48} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:1:1:1:2: EQ 0x55a8abd1b8e0 <e40939> {h48} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:1:2:1: VARREF 0x55a8abd1b9a0 <e38398> {h48} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:1:1:1:2:2: VARREF 0x55a8abd1bac0 <e38399> {h48} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:1:1:2: VARREF 0x55a8abd1bc00 <e40949> {h48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:1:2: CONST 0x55a8abd1be00 <e53408> {h49} @dt=0x55a8ab763860@(G/w3)  3'h2
    1:2:2:1:3: COND 0x55a8abd49960 <e53409> {h51} @dt=0x55a8ab763860@(G/w3)
    1:2:2:1:3:1: AND 0x55a8abd1c1c0 <e53391> {h50} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:3:1:1: VARREF 0x55a8abd1c280 <e40958> {h50} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2:1:3:1:2: VARREF 0x55a8abd1c3c0 <e40959> {h50} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x55a8abc19000 <e36033> {c122} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:2:1:3:2: CONST 0x55a8abd1c5d0 <e53392> {h51} @dt=0x55a8ab763860@(G/w3)  3'h4
    1:2:2:1:3:3: COND 0x55a8abd47bb0 <e53393> {h53} @dt=0x55a8ab763860@(G/w3)
    1:2:2:1:3:3:1: AND 0x55a8abd1c990 <e53375> {h52} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:3:3:1:1: AND 0x55a8abd1ca50 <e40997> {h52} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:3:3:1:1:1: NEQ 0x55a8abd1cb10 <e40987> {h52} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:3:3:1:1:1:1: CONST 0x55a8abd1cbd0 <e40981> {h52} @dt=0x55a8ab717400@(G/w5)  5'h0
    1:2:2:1:3:3:1:1:1:2: VARREF 0x55a8abd1cd80 <e40973> {h52} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:1:3:3:1:1:2: EQ 0x55a8abd1cea0 <e40988> {h52} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:3:3:1:1:2:1: VARREF 0x55a8abd1cf60 <e38426> {h52} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:1:3:3:1:1:2:2: VARREF 0x55a8abd1d080 <e38427> {h52} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55a8abc1b100 <e36055> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:2:1:3:3:1:2: VARREF 0x55a8abd1d1d0 <e40998> {h52} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55a8abc1a500 <e36047> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:2:1:3:3:2: CONST 0x55a8abd1d3e0 <e53376> {h53} @dt=0x55a8ab763860@(G/w3)  3'h1
    1:2:2:1:3:3:3: COND 0x55a8abd482f0 <e53377> {h55} @dt=0x55a8ab763860@(G/w3)
    1:2:2:1:3:3:3:1: AND 0x55a8abd1d7a0 <e53359> {h54} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:3:3:3:1:1: VARREF 0x55a8abd1d860 <e41007> {h54} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:2:1:3:3:3:1:2: VARREF 0x55a8abd1d9a0 <e41008> {h54} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x55a8abc1a680 <e36048> {c141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:2:1:3:3:3:2: CONST 0x55a8abd1dbb0 <e53360> {h55} @dt=0x55a8ab763860@(G/w3)  3'h3
    1:2:2:1:3:3:3:3: CONST 0x55a8abd1df60 <e53361> {h57} @dt=0x55a8ab763860@(G/w3)  3'h0
    1:2:2:2: VARREF 0x55a8abd1bfb0 <e38405> {h49} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute [LV] => VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:2: ASSIGN 0x55a8abd1e250 <e38454> {h62} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1: AND 0x55a8abd1e310 <e41031> {h62} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1: OR 0x55a8abd1e3d0 <e41027> {h62} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:1: EQ 0x55a8abd1e490 <e41017> {h62} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x55a8abd1e550 <e38444> {h62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x55a8abc11630 <e35893> {c59} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2:1:1:1:2: VARREF 0x55a8abd1e670 <e38445> {h62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:1:1:2: EQ 0x55a8abd1e790 <e41018> {h62} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55a8abd1e850 <e38447> {h62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55a8abc12690 <e35921> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:1:1:2:2: VARREF 0x55a8abd1e970 <e38448> {h62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:2:1:2: VARREF 0x55a8abd1ea90 <e41028> {h62} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x55a8abc16000 <e36001> {c86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:2:2: VARREF 0x55a8abd1ebe0 <e38453> {h62} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [LV] => VAR 0x55a8abd17f90 <e38324> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2: ASSIGN 0x55a8abd1ed30 <e38475> {h67} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1: AND 0x55a8abd1edf0 <e41070> {h67} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1: AND 0x55a8abd1eeb0 <e41066> {h67} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:1: NEQ 0x55a8abd1ef70 <e41056> {h67} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:1:1: CONST 0x55a8abd1f030 <e41050> {h67} @dt=0x55a8ab717400@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x55a8abd1f1e0 <e41042> {h67} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x55a8abc11630 <e35893> {c59} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2:1:1:2: EQ 0x55a8abd1f300 <e41057> {h67} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55a8abd1f3c0 <e38468> {h67} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x55a8abc11630 <e35893> {c59} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2:1:1:2:2: VARREF 0x55a8abd1f4e0 <e38469> {h67} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:1:2: VARREF 0x55a8abd1f620 <e41067> {h67} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:2: VARREF 0x55a8abd1f760 <e38474> {h67} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__forward_A_decode [LV] => VAR 0x55a8abc1be80 <e36064> {c161} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__forward_A_decode VAR
    1:2:2: ASSIGN 0x55a8abd1f8a0 <e38496> {h68} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1: AND 0x55a8abd1f960 <e41109> {h68} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1: AND 0x55a8abd1fa20 <e41105> {h68} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:1: NEQ 0x55a8abd1fae0 <e41095> {h68} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:1:1: CONST 0x55a8abd1fba0 <e41089> {h68} @dt=0x55a8ab717400@(G/w5)  5'h0
    1:2:2:1:1:1:2: VARREF 0x55a8abd1fd50 <e41081> {h68} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55a8abc12690 <e35921> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:1:1:2: EQ 0x55a8abd1fe70 <e41096> {h68} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:2:1: VARREF 0x55a8abd1ff30 <e38489> {h68} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55a8abc12690 <e35921> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:1:1:2:2: VARREF 0x55a8abd20050 <e38490> {h68} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:1:2: VARREF 0x55a8abd20190 <e41106> {h68} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:2:2: VARREF 0x55a8abd202d0 <e38495> {h68} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__forward_B_decode [LV] => VAR 0x55a8abc1c000 <e36065> {c162} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__forward_B_decode VAR
    1:2:2: ASSIGN 0x55a8abd20410 <e38521> {h70} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1: OR 0x55a8abd204d0 <e41179> {h70} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1: AND 0x55a8abd20590 <e41175> {h70} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:1: AND 0x55a8abd20650 <e41135> {h70} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:1:1: VARREF 0x55a8abd20710 <e41115> {h70} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:1:1:1:2: VARREF 0x55a8abd20830 <e41116> {h70} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x55a8abc16a80 <e36008> {c93} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:2:1:1:2: OR 0x55a8abd20970 <e41136> {h70} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:2:1: EQ 0x55a8abd20a30 <e41125> {h70} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:2:1:1: VARREF 0x55a8abd20af0 <e38500> {h70} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2:1:1:2:1:2: VARREF 0x55a8abd20c30 <e38501> {h70} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x55a8abc11630 <e35893> {c59} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2:1:1:2:2: EQ 0x55a8abd20d50 <e41126> {h70} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:2:2:1: VARREF 0x55a8abd20e10 <e38503> {h70} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:2:1:1:2:2:2: VARREF 0x55a8abd20f50 <e38504> {h70} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55a8abc12690 <e35921> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:1:2: AND 0x55a8abd21070 <e41176> {h70} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:2:1: AND 0x55a8abd21130 <e41165> {h70} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:2:1:1: VARREF 0x55a8abd211f0 <e41145> {h70} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:2:1:2:1:2: VARREF 0x55a8abd21310 <e41146> {h70} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55a8abc18d00 <e36031> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:2:1:2:2: OR 0x55a8abd21460 <e41166> {h70} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:2:2:1: EQ 0x55a8abd21520 <e41155> {h70} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:2:2:1:1: VARREF 0x55a8abd215e0 <e38511> {h70} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:1:2:2:1:2: VARREF 0x55a8abd21720 <e38512> {h70} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_decode [RV] <- VAR 0x55a8abc11630 <e35893> {c59} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_decode VAR
    1:2:2:1:2:2:2: EQ 0x55a8abd21840 <e41156> {h70} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:2:2:2:1: VARREF 0x55a8abd21900 <e38514> {h70} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:2:1:2:2:2:2: VARREF 0x55a8abd21a40 <e38515> {h70} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode [RV] <- VAR 0x55a8abc12690 <e35921> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_decode VAR
    1:2:2:2: VARREF 0x55a8abd21b60 <e38520> {h70} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [LV] => VAR 0x55a8abd18140 <e38325> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2: ASSIGN 0x55a8abd21cb0 <e38528> {h73} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1: OR 0x55a8abd21d70 <e41199> {h73} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1: OR 0x55a8abd21e30 <e41195> {h73} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:1: VARREF 0x55a8abd21ef0 <e41185> {h73} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55a8abd18140 <e38325> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:1:1:2: VARREF 0x55a8abd22040 <e41186> {h73} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55a8abd17f90 <e38324> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:1:2: VARREF 0x55a8abd22190 <e41196> {h73} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55a8abc16c00 <e36009> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2:2: VARREF 0x55a8abd222f0 <e38527> {h73} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_fetch [LV] => VAR 0x55a8abc1bb80 <e36062> {c159} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:2: ASSIGN 0x55a8abd22410 <e38535> {h74} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1: OR 0x55a8abd224d0 <e41219> {h74} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1: OR 0x55a8abd22590 <e41215> {h74} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1:1: VARREF 0x55a8abd22650 <e41205> {h74} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55a8abd18140 <e38325> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:1:1:2: VARREF 0x55a8abd227a0 <e41206> {h74} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55a8abd17f90 <e38324> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:1:2: VARREF 0x55a8abd228f0 <e41216> {h74} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55a8abc16c00 <e36009> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:2:2: VARREF 0x55a8abd22a50 <e38534> {h74} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_decode [LV] => VAR 0x55a8abc1bd00 <e36063> {c160} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:2: ASSIGN 0x55a8abd22b70 <e38540> {h75} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1: OR 0x55a8abd22c30 <e41229> {h75} @dt=0x55a8ab6dff80@(G/w1)
    1:2:2:1:1: VARREF 0x55a8abd22cf0 <e41225> {h75} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55a8abd18140 <e38325> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:2:1:2: VARREF 0x55a8abd22e40 <e41226> {h75} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55a8abd17f90 <e38324> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:2:2: VARREF 0x55a8abd22f90 <e38539> {h75} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register [LV] => VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2: INITIAL 0x55a8abd4e960 <e53220> {l4}
    1:2:1: ASSIGN 0x55a8abd3c360 <e53218> {l4} @dt=0x55a8ab6dff80@(G/w1)
    1:2:1:1: CONST 0x55a8abc3a190 <e53216> {c186} @dt=0x55a8ab6dff80@(G/w1)  1'h1
    1:2:1:2: VARREF 0x55a8abc3a300 <e53217> {l4} @dt=0x55a8ab6dff80@(G/w1)  register_file__DOT__pipelined [LV] => VAR 0x55a8abc3cfa0 <e38638> {l4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_file__DOT__pipelined PORT
    1:2: INITIAL 0x55a8abd4b5d0 <e53245> {d3}
    1:2:1: ASSIGN 0x55a8abd4b510 <e53243> {d3} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1: CONST 0x55a8abc459a0 <e53241> {c214} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:1:2: VARREF 0x55a8abc45b50 <e53242> {d3} @dt=0x55a8ab701890@(G/w32)  plus_four_adder__DOT__b [LV] => VAR 0x55a8abc46140 <e36754> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__plus_four_adder__DOT__b PORT
    1:2: INITIAL 0x55a8abd4b8c0 <e53261> {d3}
    1:2:1: ASSIGN 0x55a8abd4b800 <e53259> {d3} @dt=0x55a8ab701890@(G/w32)
    1:2:1:1: CONST 0x55a8abcb40d0 <e53257> {c334} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:1:2: VARREF 0x55a8abcb4280 <e53258> {d3} @dt=0x55a8ab701890@(G/w32)  plus_four_adder_execute__DOT__a [LV] => VAR 0x55a8abcb4a00 <e45134> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__plus_four_adder_execute__DOT__a PORT
    1:2: INITIAL 0x55a8abd4bbb0 <e53273> {j9}
    1:2:1: ASSIGN 0x55a8abd4baf0 <e53271> {j9} @dt=0x55a8ab717400@(G/w5)
    1:2:1:1: CONST 0x55a8abcb5ed0 <e53269> {c343} @dt=0x55a8ab717400@(G/w5)  5'h1f
    1:2:1:2: VARREF 0x55a8abcb6080 <e53270> {j9} @dt=0x55a8ab717400@(G/w5)  write_register_execute_mux__DOT__input_2 [LV] => VAR 0x55a8abcb7100 <e38576> {j9} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_2 PORT
    1:2: INITIAL 0x55a8abd4bea0 <e53285> {j10}
    1:2:1: ASSIGN 0x55a8abd4bde0 <e53283> {j10} @dt=0x55a8ab717400@(G/w5)
    1:2:1:1: CONST 0x55a8abcb6260 <e53281> {c344} @dt=0x55a8ab717400@(G/w5)  5'h0
    1:2:1:2: VARREF 0x55a8abcb6410 <e53282> {j10} @dt=0x55a8ab717400@(G/w5)  write_register_execute_mux__DOT__input_3 [LV] => VAR 0x55a8abcb72c0 <e38577> {j10} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute_mux__DOT__input_3 PORT
    3: TYPETABLE 0x55a8ab6c05f0 <e2> {a0}
		detailed  ->  BASICDTYPE 0x55a8ab6dff80 <e32517> {c7} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55a8abaec700 <e41257> {g13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55a8ab70d3b0 <e32628> {c38} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x55a8ab763860 <e33628> {c164} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x55a8ab705070 <e32559> {c19} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x55a8abac4e00 <e33845> {c275} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x55a8ab717400 <e32755> {c59} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55a8aba6c550 <e24439> {r24} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55a8ab70f9b0 <e32650> {c42} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x55a8ababe970 <e32421> {e71} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x55a8aba76570 <e24470> {r24} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0x55a8ab71f930 <e33030> {c67} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x55a8ab9f6850 <e16578> {r34} @dt=this@(G/w24)  logic [GENERIC] kwd=logic range=[23:0]
		detailed  ->  BASICDTYPE 0x55a8ab7217e0 <e33085> {c69} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
		detailed  ->  BASICDTYPE 0x55a8ab76fd90 <e2670> {c214} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
		detailed  ->  BASICDTYPE 0x55a8abac5f10 <e34015> {c378} @dt=this@(G/w30)  logic [GENERIC] kwd=logic range=[29:0]
		detailed  ->  BASICDTYPE 0x55a8ab701890 <e32526> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55a8abad10a0 <e36112> {c214} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55a8ab7f3f80 <e31429> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x55a8ababab50 <e31978> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55a8ab76fd90 <e2670> {c214} @dt=this@(G/w28)  logic [GENERIC] kwd=logic range=[27:0]
    3:1: BASICDTYPE 0x55a8ab9f6850 <e16578> {r34} @dt=this@(G/w24)  logic [GENERIC] kwd=logic range=[23:0]
    3:1: BASICDTYPE 0x55a8aba6c550 <e24439> {r24} @dt=this@(G/sw5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55a8aba76570 <e24470> {r24} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3:1: UNPACKARRAYDTYPE 0x55a8ab91f640 <e27047> {l13} @dt=this@(w32)u[31:0] refdt=0x55a8ab701890(G/w32) [31:0]
    3:1:2: RANGE 0x55a8ab91f040 <e12116> {l13}
    3:1:2:2: CONST 0x55a8abad9e90 <e38662> {l13} @dt=0x55a8abad10a0@(G/sw32)  32'sh1f
    3:1:2:3: CONST 0x55a8abada0e0 <e38672> {l13} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x55a8ab7f3f80 <e31429> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55a8ababab50 <e31978> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55a8ababe970 <e32421> {e71} @dt=this@(G/sw6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55a8ab6dff80 <e32517> {c7} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55a8ab701890 <e32526> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55a8ab705070 <e32559> {c19} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55a8ab70d3b0 <e32628> {c38} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55a8ab70f9b0 <e32650> {c42} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55a8ab717400 <e32755> {c59} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55a8ab71f930 <e33030> {c67} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55a8ab7217e0 <e33085> {c69} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x55a8ab763860 <e33628> {c164} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x55a8abac4e00 <e33845> {c275} @dt=this@(G/sw4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55a8abac5f10 <e34015> {c378} @dt=this@(G/w30)  logic [GENERIC] kwd=logic range=[29:0]
    3:1: BASICDTYPE 0x55a8abad10a0 <e36112> {c214} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55a8abaec700 <e41257> {g13} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
