

================================================================
== Vitis HLS Report for 'conv2_Pipeline_LOAD_INPUT_BH_L'
================================================================
* Date:           Thu Nov  2 22:32:39 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    48971|    48971|  0.490 ms|  0.490 ms|  48971|  48971|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- LOAD_INPUT_BH_L  |    48969|    48969|        11|          1|          1|  48960|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index_i = alloca i32 1"   --->   Operation 14 'alloca' 'loop_index_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bh = alloca i32 1"   --->   Operation 15 'alloca' 'bh' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bin = alloca i32 1"   --->   Operation 17 'alloca' 'bin' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten17 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln75_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %sext_ln75"   --->   Operation 19 'read' 'sext_ln75_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 20 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln75_cast = sext i19 %sext_ln75_read"   --->   Operation 21 'sext' 'sext_ln75_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %input_fm_buffer, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_8, i32 0, i32 0, void @empty_10, i32 0, i32 512, void @empty_14, void @empty_3, void @empty_10, i32 16, i32 16, i32 256, i32 256, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %indvar_flatten17"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %bin"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %bh"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %loop_index_i"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.45>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 1, void %newFuncRoot, i1 %or_ln76_2, void %load-store-loop.i.split" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 30 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%first_iter_01 = phi i1 1, void %newFuncRoot, i1 0, void %load-store-loop.i.split"   --->   Operation 31 'phi' 'first_iter_01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 32 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten17_load = load i16 %indvar_flatten17" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 33 'load' 'indvar_flatten17_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln75 = icmp_eq  i16 %indvar_flatten17_load, i16 48960" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 35 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.85ns)   --->   "%add_ln75_3 = add i16 %indvar_flatten17_load, i16 1" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 36 'add' 'add_ln75_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.inc12.i, void %_Z20load_input_buffer_c2PA3_A255_fPA255_S_ii.exit.exitStub" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 37 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%loop_index_i_load = load i8 %loop_index_i"   --->   Operation 38 'load' 'loop_index_i_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bh_load = load i2 %bh" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 39 'load' 'bh_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%bin_load = load i7 %bin" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 40 'load' 'bin_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.77ns)   --->   "%add_ln75 = add i7 %bin_load, i7 1" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 41 'add' 'add_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.78ns)   --->   "%icmp_ln76 = icmp_eq  i10 %indvar_flatten_load, i10 765" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 42 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.17ns)   --->   "%select_ln75 = select i1 %icmp_ln76, i2 0, i2 %bh_load" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 43 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln76)   --->   "%or_ln75 = or i1 %icmp_ln76, i1 %first_iter_01" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 44 'or' 'or_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.36ns)   --->   "%select_ln75_1 = select i1 %icmp_ln76, i7 %add_ln75, i7 %bin_load" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 45 'select' 'select_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%select_ln75_1_cast = zext i7 %select_ln75_1" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 46 'zext' 'select_ln75_1_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %select_ln75_1, i2 0" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 47 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_144_cast = zext i9 %tmp_s" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 48 'zext' 'tmp_144_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.77ns)   --->   "%empty_207 = sub i10 %tmp_144_cast, i10 %select_ln75_1_cast" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 49 'sub' 'empty_207' <Predicate = (!icmp_ln75)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln75_2 = sext i10 %empty_207" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 50 'sext' 'sext_ln75_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i7 %select_ln75_1" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 51 'zext' 'zext_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (2.49ns)   --->   "%mul_ln75 = mul i25 %zext_ln75, i25 260100" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 52 'mul' 'mul_ln75' <Predicate = (!icmp_ln75)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i25 %mul_ln75" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 53 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln75_1 = add i64 %zext_ln75_1, i64 %input_ftmap_read" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 54 'add' 'add_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln75_2 = add i64 %add_ln75_1, i64 %sext_ln75_cast" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 55 'add' 'add_ln75_2' <Predicate = (!icmp_ln75)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln76_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75_2, i32 2, i32 63" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 56 'partselect' 'sext_ln76_mid2_v' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln75)   --->   "%xor_ln75 = xor i1 %icmp_ln76, i1 1" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 57 'xor' 'xor_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.76ns)   --->   "%exitcond6205 = icmp_eq  i8 %loop_index_i_load, i8 255"   --->   Operation 58 'icmp' 'exitcond6205' <Predicate = (!icmp_ln75)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln75 = and i1 %exitcond6205, i1 %xor_ln75" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 59 'and' 'and_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.54ns)   --->   "%add_ln76 = add i2 %select_ln75, i2 1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 60 'add' 'add_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln76 = or i1 %and_ln75, i1 %or_ln75" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 61 'or' 'or_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln76)   --->   "%or_ln76_1 = or i1 %and_ln75, i1 %icmp_ln76" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 62 'or' 'or_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln76 = select i1 %or_ln76_1, i8 0, i8 %loop_index_i_load" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 63 'select' 'select_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.17ns)   --->   "%select_ln76_1 = select i1 %and_ln75, i2 %add_ln76, i2 %select_ln75" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 64 'select' 'select_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%select_ln76_1_cast = zext i2 %select_ln76_1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 65 'zext' 'select_ln76_1_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.78ns)   --->   "%empty_208 = add i11 %sext_ln75_2, i11 %select_ln76_1_cast" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 66 'add' 'empty_208' <Predicate = (!icmp_ln75)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%p_cast1 = sext i11 %empty_208" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 67 'sext' 'p_cast1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty_209 = trunc i11 %empty_208" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 68 'trunc' 'empty_209' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_209, i8 0" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 69 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_210 = sub i16 %p_shl, i16 %p_cast1" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 70 'sub' 'empty_210' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln76_2)   --->   "%xor_ln76 = xor i1 %exitcond6205, i1 1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 71 'xor' 'xor_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node or_ln76_2)   --->   "%and_ln76 = and i1 %first_iter_0, i1 %xor_ln76" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 72 'and' 'and_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln76_2 = or i1 %icmp_ln76, i1 %and_ln76" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 73 'or' 'or_ln76_2' <Predicate = (!icmp_ln75)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%select_ln76_cast = zext i8 %select_ln76" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 74 'zext' 'select_ln76_cast' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%empty_211 = add i16 %empty_210, i16 %select_ln76_cast" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 75 'add' 'empty_211' <Predicate = (!icmp_ln75)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_cast4 = zext i16 %empty_211" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 76 'zext' 'p_cast4' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %p_cast4" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 77 'getelementptr' 'input_fm_buffer_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %or_ln76, void %load-store-loop.i.split, void %new.body.for.body4.i" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 78 'br' 'br_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %or_ln76_2, void %for.first.iter.load-store-loop.i, void %for.first.iter.for.body4.i" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 79 'br' 'br_ln76' <Predicate = (!icmp_ln75 & or_ln76)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i.split"   --->   Operation 80 'br' 'br_ln0' <Predicate = (!icmp_ln75 & or_ln76)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.76ns)   --->   "%empty_205 = add i8 %select_ln76, i8 1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 81 'add' 'empty_205' <Predicate = (!icmp_ln75)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.78ns)   --->   "%add_ln76_1 = add i10 %indvar_flatten_load, i10 1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 82 'add' 'add_ln76_1' <Predicate = (!icmp_ln75)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.40ns)   --->   "%select_ln76_2 = select i1 %icmp_ln76, i10 1, i10 %add_ln76_1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 83 'select' 'select_ln76_2' <Predicate = (!icmp_ln75)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln75 = store i16 %add_ln75_3, i16 %indvar_flatten17" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 84 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_2 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln75 = store i7 %select_ln75_1, i7 %bin" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 85 'store' 'store_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_2 : Operation 86 [1/1] (0.42ns)   --->   "%store_ln76 = store i10 %select_ln76_2, i10 %indvar_flatten" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 86 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_2 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln76 = store i2 %select_ln76_1, i2 %bh" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 87 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_2 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln76 = store i8 %empty_205, i8 %loop_index_i" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 88 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.42>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.i"   --->   Operation 89 'br' 'br_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOAD_INPUT_BH_L_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48960, i64 48960, i64 48960"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln75_1 = sext i62 %sext_ln76_mid2_v" [src/conv2.cpp:75->src/conv2.cpp:34]   --->   Operation 92 'sext' 'sext_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 93 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @BH_L_str"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 95 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln75_1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 96 'getelementptr' 'i2_addr' <Predicate = (or_ln76 & or_ln76_2)> <Delay = 0.00>
ST_3 : Operation 97 [8/8] (7.30ns)   --->   "%empty_206 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 97 'readreq' 'empty_206' <Predicate = (or_ln76 & or_ln76_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%i2_addr_1 = getelementptr i32 %i2, i64 %sext_ln75_1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 98 'getelementptr' 'i2_addr_1' <Predicate = (!icmp_ln75)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 99 [7/8] (7.30ns)   --->   "%empty_206 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 99 'readreq' 'empty_206' <Predicate = (or_ln76 & or_ln76_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 100 [6/8] (7.30ns)   --->   "%empty_206 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 100 'readreq' 'empty_206' <Predicate = (or_ln76 & or_ln76_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 101 [5/8] (7.30ns)   --->   "%empty_206 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 101 'readreq' 'empty_206' <Predicate = (or_ln76 & or_ln76_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 102 [4/8] (7.30ns)   --->   "%empty_206 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 102 'readreq' 'empty_206' <Predicate = (or_ln76 & or_ln76_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 103 [3/8] (7.30ns)   --->   "%empty_206 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 103 'readreq' 'empty_206' <Predicate = (or_ln76 & or_ln76_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 104 [2/8] (7.30ns)   --->   "%empty_206 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 104 'readreq' 'empty_206' <Predicate = (or_ln76 & or_ln76_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 105 [1/8] (7.30ns)   --->   "%empty_206 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %i2_addr, i32 765" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 105 'readreq' 'empty_206' <Predicate = (or_ln76 & or_ln76_2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.first.iter.load-store-loop.i" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 106 'br' 'br_ln76' <Predicate = (or_ln76 & or_ln76_2)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 107 [1/1] (7.30ns)   --->   "%i2_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %i2_addr_1" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 107 'read' 'i2_addr_1_read' <Predicate = (!icmp_ln75)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 110 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.67>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %i2_addr_1_read" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 108 'bitcast' 'empty' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (0.67ns)   --->   "%store_ln76 = store i32 %empty, i16 %input_fm_buffer_addr" [src/conv2.cpp:76->src/conv2.cpp:34]   --->   Operation 109 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48960> <RAM>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten17') [9]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten17' [15]  (0.427 ns)

 <State 2>: 4.456ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load', src/conv2.cpp:76->src/conv2.cpp:34) on local variable 'indvar_flatten' [24]  (0.000 ns)
	'icmp' operation ('icmp_ln76', src/conv2.cpp:76->src/conv2.cpp:34) [37]  (0.787 ns)
	'select' operation ('select_ln75_1', src/conv2.cpp:75->src/conv2.cpp:34) [40]  (0.360 ns)
	'mul' operation ('mul_ln75', src/conv2.cpp:75->src/conv2.cpp:34) [47]  (2.490 ns)
	'add' operation ('add_ln75_1', src/conv2.cpp:75->src/conv2.cpp:34) [49]  (0.000 ns)
	'add' operation ('add_ln75_2', src/conv2.cpp:75->src/conv2.cpp:34) [50]  (0.819 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('i2_addr', src/conv2.cpp:76->src/conv2.cpp:34) [81]  (0.000 ns)
	bus request operation ('empty_206', src/conv2.cpp:76->src/conv2.cpp:34) on port 'i2' (src/conv2.cpp:76->src/conv2.cpp:34) [82]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_206', src/conv2.cpp:76->src/conv2.cpp:34) on port 'i2' (src/conv2.cpp:76->src/conv2.cpp:34) [82]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_206', src/conv2.cpp:76->src/conv2.cpp:34) on port 'i2' (src/conv2.cpp:76->src/conv2.cpp:34) [82]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_206', src/conv2.cpp:76->src/conv2.cpp:34) on port 'i2' (src/conv2.cpp:76->src/conv2.cpp:34) [82]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_206', src/conv2.cpp:76->src/conv2.cpp:34) on port 'i2' (src/conv2.cpp:76->src/conv2.cpp:34) [82]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_206', src/conv2.cpp:76->src/conv2.cpp:34) on port 'i2' (src/conv2.cpp:76->src/conv2.cpp:34) [82]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_206', src/conv2.cpp:76->src/conv2.cpp:34) on port 'i2' (src/conv2.cpp:76->src/conv2.cpp:34) [82]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_206', src/conv2.cpp:76->src/conv2.cpp:34) on port 'i2' (src/conv2.cpp:76->src/conv2.cpp:34) [82]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('i2_addr_1_read', src/conv2.cpp:76->src/conv2.cpp:34) on port 'i2' (src/conv2.cpp:76->src/conv2.cpp:34) [88]  (7.300 ns)

 <State 12>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln76', src/conv2.cpp:76->src/conv2.cpp:34) of variable 'empty', src/conv2.cpp:76->src/conv2.cpp:34 on array 'input_fm_buffer' [90]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
