#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon May 12 16:54:15 2025
# Process ID: 43861
# Current directory: /home/paulocezar/Documentos/HDVL_projects/HDVL-SystemVerilog-Simon-Game-Genius-/pbl1_genius_project/pbl1_genius_project.runs/synth_1
# Command line: vivado -log chip_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source chip_module.tcl
# Log file: /home/paulocezar/Documentos/HDVL_projects/HDVL-SystemVerilog-Simon-Game-Genius-/pbl1_genius_project/pbl1_genius_project.runs/synth_1/chip_module.vds
# Journal file: /home/paulocezar/Documentos/HDVL_projects/HDVL-SystemVerilog-Simon-Game-Genius-/pbl1_genius_project/pbl1_genius_project.runs/synth_1/vivado.jou
# Running On        :N305-3059465
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.2 LTS
# Processor Detail  :AMD Ryzen 5 PRO 7530U with Radeon Graphics
# CPU Frequency     :1397.447 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :16134 MB
# Swap memory       :4294 MB
# Total Virtual     :20429 MB
# Available Virtual :8253 MB
#-----------------------------------------------------------
source chip_module.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1370.762 ; gain = 19.871 ; free physical = 316 ; free virtual = 7734
Command: synth_design -top chip_module -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 43912
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1801.383 ; gain = 427.652 ; free physical = 225 ; free virtual = 7376
---------------------------------------------------------------------------------
ERROR: [Synth 8-8891] 'ready' is already declared [/home/paulocezar/Documentos/HDVL_projects/HDVL-SystemVerilog-Simon-Game-Genius-/control_if.sv:34]
INFO: [Synth 8-6826] previous declaration of 'ready' is from here [/home/paulocezar/Documentos/HDVL_projects/HDVL-SystemVerilog-Simon-Game-Genius-/control_if.sv:32]
ERROR: [Synth 8-8891] 'value' is already declared [/home/paulocezar/Documentos/HDVL_projects/HDVL-SystemVerilog-Simon-Game-Genius-/control_if.sv:35]
INFO: [Synth 8-6826] previous declaration of 'value' is from here [/home/paulocezar/Documentos/HDVL_projects/HDVL-SystemVerilog-Simon-Game-Genius-/control_if.sv:33]
INFO: [Synth 8-10285] interface 'controls_if' is ignored due to previous errors [/home/paulocezar/Documentos/HDVL_projects/HDVL-SystemVerilog-Simon-Game-Genius-/control_if.sv:37]
INFO: [Synth 8-9084] Verilog file '/home/paulocezar/Documentos/HDVL_projects/HDVL-SystemVerilog-Simon-Game-Genius-/control_if.sv' ignored due to errors
ERROR: [Synth 8-439] module 'chip_module' not found
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1876.352 ; gain = 502.621 ; free physical = 212 ; free virtual = 7331
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon May 12 16:54:29 2025...
