Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat Apr 16 21:26:58 2022
| Host         : DESKTOP-1ABTAGV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DINO_control_sets_placed.rpt
| Design       : DINO
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    48 |
|    Minimum number of control sets                        |    48 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    48 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             241 |          152 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1348 |          614 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |              99 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |                 Enable Signal                 |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+-----------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/WE0                    |                                                  |                1 |              1 |         1.00 |
| ~processor_clk_BUFG    | CPU/CPU/my_dx/loop1[5].dffe_ir/p_2_in         | CPU/CPU/execute_stage/multdiv1/div/multdiv_ready |                1 |              1 |         1.00 |
|  processor_clk_BUFG    |                                               |                                                  |                2 |              2 |         1.00 |
| ~processor_clk_BUFG    | CPU/CPU/execute_stage/multdiv1/mult/busy1_out | CPU/CPU/my_dx/loop1[2].dffe_ir/busy_reg[0]       |                2 |              6 |         3.00 |
|  display_control/clk25 | display_control/Display/vPos                  |                                                  |                3 |             10 |         3.33 |
|  display_control/clk25 |                                               |                                                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG         |                                               |                                                  |                6 |             11 |         1.83 |
| ~processor_clk_BUFG    | CPU/CPU/P[32]_i_1_n_0                         | CPU/CPU/my_dx/loop1[5].dffe_ir/q_reg_4           |                9 |             31 |         3.44 |
| ~processor_clk_BUFG    | CPU/CPU/my_dx/loop1[5].dffe_ir/busy_reg       | CPU/CPU/my_dx/loop1[5].dffe_ir/q_reg_3           |               10 |             31 |         3.10 |
| ~processor_clk_BUFG    | CPU/CPU/my_dx/loop1[5].dffe_ir/busy_reg_1[0]  | CPU/CPU/my_pw/loop1[11].dffe_b/SR[0]             |                5 |             31 |         6.20 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[19]      |                                                  |               18 |             32 |         1.78 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[23]      |                                                  |               12 |             32 |         2.67 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[24]      |                                                  |               23 |             32 |         1.39 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[12]      |                                                  |               11 |             32 |         2.91 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[26]      |                                                  |                9 |             32 |         3.56 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[21]      |                                                  |               17 |             32 |         1.88 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[27]      |                                                  |               16 |             32 |         2.00 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[28]      |                                                  |               10 |             32 |         3.20 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[2]       |                                                  |               32 |             32 |         1.00 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[25]      |                                                  |               26 |             32 |         1.23 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[4]       |                                                  |               14 |             32 |         2.29 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[5]       |                                                  |               14 |             32 |         2.29 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[3]       |                                                  |               32 |             32 |         1.00 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[8]       |                                                  |               16 |             32 |         2.00 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[11]      |                                                  |               12 |             32 |         2.67 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[13]      |                                                  |               13 |             32 |         2.46 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[7]       |                                                  |               18 |             32 |         1.78 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[1]       |                                                  |               12 |             32 |         2.67 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[14]      |                                                  |               14 |             32 |         2.29 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[15]      |                                                  |               13 |             32 |         2.46 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[18]      |                                                  |               12 |             32 |         2.67 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[16]      |                                                  |               14 |             32 |         2.29 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[17]      |                                                  |               17 |             32 |         1.88 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[0]       |                                                  |               17 |             32 |         1.88 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[9]       |                                                  |               21 |             32 |         1.52 |
| ~processor_clk_BUFG    | CPU/CPU/my_dx/loop1[5].dffe_ir/busy_reg       |                                                  |               10 |             32 |         3.20 |
|  processor_clk_BUFG    | CPU/CPU/my_dx/loop1[5].dffe_ir/en0            |                                                  |               18 |             32 |         1.78 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[6]       |                                                  |               16 |             32 |         2.00 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[10]      |                                                  |               17 |             32 |         1.88 |
| ~processor_clk_BUFG    | CPU/CPU/my_dx/loop1[5].dffe_ir/busy_reg_1[0]  |                                                  |                8 |             32 |         4.00 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[20]      |                                                  |                8 |             32 |         4.00 |
|  processor_clk_BUFG    | CPU/CPU/my_mw/dffe_ovf/out_decoder_W[22]      |                                                  |                7 |             32 |         4.57 |
| ~processor_clk_BUFG    | CPU/CPU/P[32]_i_1_n_0                         |                                                  |               16 |             33 |         2.06 |
| ~processor_clk_BUFG    | CPU/CPU/my_dx/loop1[5].dffe_ir/en0            |                                                  |               20 |             57 |         2.85 |
| ~processor_clk_BUFG    | CPU/CPU/my_dx/loop1[5].dffe_ir/E[0]           |                                                  |               16 |             64 |         4.00 |
|  processor_clk_BUFG    | CPU/CPU/my_dx/loop1[5].dffe_ir/p_2_in         |                                                  |               39 |             78 |         2.00 |
| ~processor_clk_BUFG    | CPU/CPU/my_dx/loop1[5].dffe_ir/q_reg_4        |                                                  |               22 |             81 |         3.68 |
| ~processor_clk_BUFG    |                                               |                                                  |              140 |            218 |         1.56 |
+------------------------+-----------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


