============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Jun 12 2024  01:56:50 pm
  Module:                 vedic4bit
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                              
   Gate    Instances   Area    Library  
----------------------------------------
ADDFX2             8  558.835    tsmc18 
ADDHXL             2   73.181    tsmc18 
AND2X1            17  226.195    tsmc18 
AND2X2             1   13.306    tsmc18 
AOI2BB1X2          2   46.570    tsmc18 
----------------------------------------
total             30  918.086           


                                        
     Type      Instances   Area  Area % 
----------------------------------------
logic                 30 918.086  100.0 
physical_cells         0   0.000    0.0 
----------------------------------------
total                 30 918.086  100.0 

