Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 25 11:30:21 2024
| Host         : ECE-PHO115-17 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_top_control_sets_placed.rpt
| Design       : vga_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |              34 |           15 |
| No           | Yes                   | No                     |              28 |           10 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------------+---------------------------------+------------------+----------------+--------------+
|        Clock Signal        |          Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+---------------------------------+---------------------------------+------------------+----------------+--------------+
|  clkDiv2/newClk2           |                                 |                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG             |                                 |                                 |                1 |              2 |         2.00 |
|  clkDiv/tempClk_reg_0_BUFG |                                 |                                 |                3 |              3 |         1.00 |
|  clkDiv/tempClk_reg_0_BUFG | vga_con/widthPos[9]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clkDiv/tempClk_reg_0_BUFG | vga_con/widthPos[9]_i_1_n_0     | vga_con/heightPos               |                2 |              6 |         3.00 |
|  clkDiv2/newClk2           | padL/paddle_velocity[8]_i_2_n_0 | padL/paddle_velocity[8]_i_1_n_0 |                2 |              7 |         3.50 |
|  clkDiv/tempClk_reg_0_BUFG |                                 | vga_con/led_on_reg[2]_0         |                2 |              8 |         4.00 |
|  clkDiv/tempClk_reg_0_BUFG |                                 | vga_con/widthPos[9]_i_1_n_0     |                5 |             10 |         2.00 |
|  clkDiv2/newClk2           |                                 | rst_IBUF                        |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG             |                                 | rst_IBUF                        |               15 |             34 |         2.27 |
+----------------------------+---------------------------------+---------------------------------+------------------+----------------+--------------+


