
SimpleProgram_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000037d8  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08003a70  08003a70  00004a70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003aa4  08003aa4  0000502c  2**0
                  CONTENTS
  4 .ARM          00000008  08003aa4  08003aa4  00004aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003aac  08003aac  0000502c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003aac  08003aac  00004aac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003ab0  08003ab0  00004ab0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  24000000  08003ab4  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000cc  2400002c  08003ae0  0000502c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240000f8  08003ae0  000050f8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000502c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f737  00000000  00000000  0000505a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d1d  00000000  00000000  00014791  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae8  00000000  00000000  000164b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000085c  00000000  00000000  00016f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000392e4  00000000  00000000  000177f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f393  00000000  00000000  00050ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017adc0  00000000  00000000  0005fe6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001dac2b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c70  00000000  00000000  001dac70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000099  00000000  00000000  001dd8e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400002c 	.word	0x2400002c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08003a58 	.word	0x08003a58

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000030 	.word	0x24000030
 80002d4:	08003a58 	.word	0x08003a58

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b96a 	b.w	80005c4 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	460c      	mov	r4, r1
 8000310:	2b00      	cmp	r3, #0
 8000312:	d14e      	bne.n	80003b2 <__udivmoddi4+0xaa>
 8000314:	4694      	mov	ip, r2
 8000316:	458c      	cmp	ip, r1
 8000318:	4686      	mov	lr, r0
 800031a:	fab2 f282 	clz	r2, r2
 800031e:	d962      	bls.n	80003e6 <__udivmoddi4+0xde>
 8000320:	b14a      	cbz	r2, 8000336 <__udivmoddi4+0x2e>
 8000322:	f1c2 0320 	rsb	r3, r2, #32
 8000326:	4091      	lsls	r1, r2
 8000328:	fa20 f303 	lsr.w	r3, r0, r3
 800032c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000330:	4319      	orrs	r1, r3
 8000332:	fa00 fe02 	lsl.w	lr, r0, r2
 8000336:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033a:	fa1f f68c 	uxth.w	r6, ip
 800033e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000342:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000346:	fb07 1114 	mls	r1, r7, r4, r1
 800034a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800034e:	fb04 f106 	mul.w	r1, r4, r6
 8000352:	4299      	cmp	r1, r3
 8000354:	d90a      	bls.n	800036c <__udivmoddi4+0x64>
 8000356:	eb1c 0303 	adds.w	r3, ip, r3
 800035a:	f104 30ff 	add.w	r0, r4, #4294967295
 800035e:	f080 8112 	bcs.w	8000586 <__udivmoddi4+0x27e>
 8000362:	4299      	cmp	r1, r3
 8000364:	f240 810f 	bls.w	8000586 <__udivmoddi4+0x27e>
 8000368:	3c02      	subs	r4, #2
 800036a:	4463      	add	r3, ip
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	fa1f f38e 	uxth.w	r3, lr
 8000372:	fbb1 f0f7 	udiv	r0, r1, r7
 8000376:	fb07 1110 	mls	r1, r7, r0, r1
 800037a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800037e:	fb00 f606 	mul.w	r6, r0, r6
 8000382:	429e      	cmp	r6, r3
 8000384:	d90a      	bls.n	800039c <__udivmoddi4+0x94>
 8000386:	eb1c 0303 	adds.w	r3, ip, r3
 800038a:	f100 31ff 	add.w	r1, r0, #4294967295
 800038e:	f080 80fc 	bcs.w	800058a <__udivmoddi4+0x282>
 8000392:	429e      	cmp	r6, r3
 8000394:	f240 80f9 	bls.w	800058a <__udivmoddi4+0x282>
 8000398:	4463      	add	r3, ip
 800039a:	3802      	subs	r0, #2
 800039c:	1b9b      	subs	r3, r3, r6
 800039e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003a2:	2100      	movs	r1, #0
 80003a4:	b11d      	cbz	r5, 80003ae <__udivmoddi4+0xa6>
 80003a6:	40d3      	lsrs	r3, r2
 80003a8:	2200      	movs	r2, #0
 80003aa:	e9c5 3200 	strd	r3, r2, [r5]
 80003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d905      	bls.n	80003c2 <__udivmoddi4+0xba>
 80003b6:	b10d      	cbz	r5, 80003bc <__udivmoddi4+0xb4>
 80003b8:	e9c5 0100 	strd	r0, r1, [r5]
 80003bc:	2100      	movs	r1, #0
 80003be:	4608      	mov	r0, r1
 80003c0:	e7f5      	b.n	80003ae <__udivmoddi4+0xa6>
 80003c2:	fab3 f183 	clz	r1, r3
 80003c6:	2900      	cmp	r1, #0
 80003c8:	d146      	bne.n	8000458 <__udivmoddi4+0x150>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0xcc>
 80003ce:	4290      	cmp	r0, r2
 80003d0:	f0c0 80f0 	bcc.w	80005b4 <__udivmoddi4+0x2ac>
 80003d4:	1a86      	subs	r6, r0, r2
 80003d6:	eb64 0303 	sbc.w	r3, r4, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	2d00      	cmp	r5, #0
 80003de:	d0e6      	beq.n	80003ae <__udivmoddi4+0xa6>
 80003e0:	e9c5 6300 	strd	r6, r3, [r5]
 80003e4:	e7e3      	b.n	80003ae <__udivmoddi4+0xa6>
 80003e6:	2a00      	cmp	r2, #0
 80003e8:	f040 8090 	bne.w	800050c <__udivmoddi4+0x204>
 80003ec:	eba1 040c 	sub.w	r4, r1, ip
 80003f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003f4:	fa1f f78c 	uxth.w	r7, ip
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80003fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000402:	fb08 4416 	mls	r4, r8, r6, r4
 8000406:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040a:	fb07 f006 	mul.w	r0, r7, r6
 800040e:	4298      	cmp	r0, r3
 8000410:	d908      	bls.n	8000424 <__udivmoddi4+0x11c>
 8000412:	eb1c 0303 	adds.w	r3, ip, r3
 8000416:	f106 34ff 	add.w	r4, r6, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x11a>
 800041c:	4298      	cmp	r0, r3
 800041e:	f200 80cd 	bhi.w	80005bc <__udivmoddi4+0x2b4>
 8000422:	4626      	mov	r6, r4
 8000424:	1a1c      	subs	r4, r3, r0
 8000426:	fa1f f38e 	uxth.w	r3, lr
 800042a:	fbb4 f0f8 	udiv	r0, r4, r8
 800042e:	fb08 4410 	mls	r4, r8, r0, r4
 8000432:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000436:	fb00 f707 	mul.w	r7, r0, r7
 800043a:	429f      	cmp	r7, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x148>
 800043e:	eb1c 0303 	adds.w	r3, ip, r3
 8000442:	f100 34ff 	add.w	r4, r0, #4294967295
 8000446:	d202      	bcs.n	800044e <__udivmoddi4+0x146>
 8000448:	429f      	cmp	r7, r3
 800044a:	f200 80b0 	bhi.w	80005ae <__udivmoddi4+0x2a6>
 800044e:	4620      	mov	r0, r4
 8000450:	1bdb      	subs	r3, r3, r7
 8000452:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000456:	e7a5      	b.n	80003a4 <__udivmoddi4+0x9c>
 8000458:	f1c1 0620 	rsb	r6, r1, #32
 800045c:	408b      	lsls	r3, r1
 800045e:	fa22 f706 	lsr.w	r7, r2, r6
 8000462:	431f      	orrs	r7, r3
 8000464:	fa20 fc06 	lsr.w	ip, r0, r6
 8000468:	fa04 f301 	lsl.w	r3, r4, r1
 800046c:	ea43 030c 	orr.w	r3, r3, ip
 8000470:	40f4      	lsrs	r4, r6
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	0c38      	lsrs	r0, r7, #16
 8000478:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800047c:	fbb4 fef0 	udiv	lr, r4, r0
 8000480:	fa1f fc87 	uxth.w	ip, r7
 8000484:	fb00 441e 	mls	r4, r0, lr, r4
 8000488:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800048c:	fb0e f90c 	mul.w	r9, lr, ip
 8000490:	45a1      	cmp	r9, r4
 8000492:	fa02 f201 	lsl.w	r2, r2, r1
 8000496:	d90a      	bls.n	80004ae <__udivmoddi4+0x1a6>
 8000498:	193c      	adds	r4, r7, r4
 800049a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800049e:	f080 8084 	bcs.w	80005aa <__udivmoddi4+0x2a2>
 80004a2:	45a1      	cmp	r9, r4
 80004a4:	f240 8081 	bls.w	80005aa <__udivmoddi4+0x2a2>
 80004a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	eba4 0409 	sub.w	r4, r4, r9
 80004b2:	fa1f f983 	uxth.w	r9, r3
 80004b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80004ba:	fb00 4413 	mls	r4, r0, r3, r4
 80004be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d907      	bls.n	80004da <__udivmoddi4+0x1d2>
 80004ca:	193c      	adds	r4, r7, r4
 80004cc:	f103 30ff 	add.w	r0, r3, #4294967295
 80004d0:	d267      	bcs.n	80005a2 <__udivmoddi4+0x29a>
 80004d2:	45a4      	cmp	ip, r4
 80004d4:	d965      	bls.n	80005a2 <__udivmoddi4+0x29a>
 80004d6:	3b02      	subs	r3, #2
 80004d8:	443c      	add	r4, r7
 80004da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004de:	fba0 9302 	umull	r9, r3, r0, r2
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	429c      	cmp	r4, r3
 80004e8:	46ce      	mov	lr, r9
 80004ea:	469c      	mov	ip, r3
 80004ec:	d351      	bcc.n	8000592 <__udivmoddi4+0x28a>
 80004ee:	d04e      	beq.n	800058e <__udivmoddi4+0x286>
 80004f0:	b155      	cbz	r5, 8000508 <__udivmoddi4+0x200>
 80004f2:	ebb8 030e 	subs.w	r3, r8, lr
 80004f6:	eb64 040c 	sbc.w	r4, r4, ip
 80004fa:	fa04 f606 	lsl.w	r6, r4, r6
 80004fe:	40cb      	lsrs	r3, r1
 8000500:	431e      	orrs	r6, r3
 8000502:	40cc      	lsrs	r4, r1
 8000504:	e9c5 6400 	strd	r6, r4, [r5]
 8000508:	2100      	movs	r1, #0
 800050a:	e750      	b.n	80003ae <__udivmoddi4+0xa6>
 800050c:	f1c2 0320 	rsb	r3, r2, #32
 8000510:	fa20 f103 	lsr.w	r1, r0, r3
 8000514:	fa0c fc02 	lsl.w	ip, ip, r2
 8000518:	fa24 f303 	lsr.w	r3, r4, r3
 800051c:	4094      	lsls	r4, r2
 800051e:	430c      	orrs	r4, r1
 8000520:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000524:	fa00 fe02 	lsl.w	lr, r0, r2
 8000528:	fa1f f78c 	uxth.w	r7, ip
 800052c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000530:	fb08 3110 	mls	r1, r8, r0, r3
 8000534:	0c23      	lsrs	r3, r4, #16
 8000536:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053a:	fb00 f107 	mul.w	r1, r0, r7
 800053e:	4299      	cmp	r1, r3
 8000540:	d908      	bls.n	8000554 <__udivmoddi4+0x24c>
 8000542:	eb1c 0303 	adds.w	r3, ip, r3
 8000546:	f100 36ff 	add.w	r6, r0, #4294967295
 800054a:	d22c      	bcs.n	80005a6 <__udivmoddi4+0x29e>
 800054c:	4299      	cmp	r1, r3
 800054e:	d92a      	bls.n	80005a6 <__udivmoddi4+0x29e>
 8000550:	3802      	subs	r0, #2
 8000552:	4463      	add	r3, ip
 8000554:	1a5b      	subs	r3, r3, r1
 8000556:	b2a4      	uxth	r4, r4
 8000558:	fbb3 f1f8 	udiv	r1, r3, r8
 800055c:	fb08 3311 	mls	r3, r8, r1, r3
 8000560:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000564:	fb01 f307 	mul.w	r3, r1, r7
 8000568:	42a3      	cmp	r3, r4
 800056a:	d908      	bls.n	800057e <__udivmoddi4+0x276>
 800056c:	eb1c 0404 	adds.w	r4, ip, r4
 8000570:	f101 36ff 	add.w	r6, r1, #4294967295
 8000574:	d213      	bcs.n	800059e <__udivmoddi4+0x296>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d911      	bls.n	800059e <__udivmoddi4+0x296>
 800057a:	3902      	subs	r1, #2
 800057c:	4464      	add	r4, ip
 800057e:	1ae4      	subs	r4, r4, r3
 8000580:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000584:	e739      	b.n	80003fa <__udivmoddi4+0xf2>
 8000586:	4604      	mov	r4, r0
 8000588:	e6f0      	b.n	800036c <__udivmoddi4+0x64>
 800058a:	4608      	mov	r0, r1
 800058c:	e706      	b.n	800039c <__udivmoddi4+0x94>
 800058e:	45c8      	cmp	r8, r9
 8000590:	d2ae      	bcs.n	80004f0 <__udivmoddi4+0x1e8>
 8000592:	ebb9 0e02 	subs.w	lr, r9, r2
 8000596:	eb63 0c07 	sbc.w	ip, r3, r7
 800059a:	3801      	subs	r0, #1
 800059c:	e7a8      	b.n	80004f0 <__udivmoddi4+0x1e8>
 800059e:	4631      	mov	r1, r6
 80005a0:	e7ed      	b.n	800057e <__udivmoddi4+0x276>
 80005a2:	4603      	mov	r3, r0
 80005a4:	e799      	b.n	80004da <__udivmoddi4+0x1d2>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e7d4      	b.n	8000554 <__udivmoddi4+0x24c>
 80005aa:	46d6      	mov	lr, sl
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1a6>
 80005ae:	4463      	add	r3, ip
 80005b0:	3802      	subs	r0, #2
 80005b2:	e74d      	b.n	8000450 <__udivmoddi4+0x148>
 80005b4:	4606      	mov	r6, r0
 80005b6:	4623      	mov	r3, r4
 80005b8:	4608      	mov	r0, r1
 80005ba:	e70f      	b.n	80003dc <__udivmoddi4+0xd4>
 80005bc:	3e02      	subs	r6, #2
 80005be:	4463      	add	r3, ip
 80005c0:	e730      	b.n	8000424 <__udivmoddi4+0x11c>
 80005c2:	bf00      	nop

080005c4 <__aeabi_idiv0>:
 80005c4:	4770      	bx	lr
 80005c6:	bf00      	nop

080005c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80005cc:	4b3d      	ldr	r3, [pc, #244]	@ (80006c4 <SystemInit+0xfc>)
 80005ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80005d2:	4a3c      	ldr	r2, [pc, #240]	@ (80006c4 <SystemInit+0xfc>)
 80005d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80005d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80005dc:	4b39      	ldr	r3, [pc, #228]	@ (80006c4 <SystemInit+0xfc>)
 80005de:	691b      	ldr	r3, [r3, #16]
 80005e0:	4a38      	ldr	r2, [pc, #224]	@ (80006c4 <SystemInit+0xfc>)
 80005e2:	f043 0310 	orr.w	r3, r3, #16
 80005e6:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80005e8:	4b37      	ldr	r3, [pc, #220]	@ (80006c8 <SystemInit+0x100>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	f003 030f 	and.w	r3, r3, #15
 80005f0:	2b06      	cmp	r3, #6
 80005f2:	d807      	bhi.n	8000604 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80005f4:	4b34      	ldr	r3, [pc, #208]	@ (80006c8 <SystemInit+0x100>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f023 030f 	bic.w	r3, r3, #15
 80005fc:	4a32      	ldr	r2, [pc, #200]	@ (80006c8 <SystemInit+0x100>)
 80005fe:	f043 0307 	orr.w	r3, r3, #7
 8000602:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000604:	4b31      	ldr	r3, [pc, #196]	@ (80006cc <SystemInit+0x104>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4a30      	ldr	r2, [pc, #192]	@ (80006cc <SystemInit+0x104>)
 800060a:	f043 0301 	orr.w	r3, r3, #1
 800060e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000610:	4b2e      	ldr	r3, [pc, #184]	@ (80006cc <SystemInit+0x104>)
 8000612:	2200      	movs	r2, #0
 8000614:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000616:	4b2d      	ldr	r3, [pc, #180]	@ (80006cc <SystemInit+0x104>)
 8000618:	681a      	ldr	r2, [r3, #0]
 800061a:	492c      	ldr	r1, [pc, #176]	@ (80006cc <SystemInit+0x104>)
 800061c:	4b2c      	ldr	r3, [pc, #176]	@ (80006d0 <SystemInit+0x108>)
 800061e:	4013      	ands	r3, r2
 8000620:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000622:	4b29      	ldr	r3, [pc, #164]	@ (80006c8 <SystemInit+0x100>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	f003 0308 	and.w	r3, r3, #8
 800062a:	2b00      	cmp	r3, #0
 800062c:	d007      	beq.n	800063e <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800062e:	4b26      	ldr	r3, [pc, #152]	@ (80006c8 <SystemInit+0x100>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	f023 030f 	bic.w	r3, r3, #15
 8000636:	4a24      	ldr	r2, [pc, #144]	@ (80006c8 <SystemInit+0x100>)
 8000638:	f043 0307 	orr.w	r3, r3, #7
 800063c:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800063e:	4b23      	ldr	r3, [pc, #140]	@ (80006cc <SystemInit+0x104>)
 8000640:	2200      	movs	r2, #0
 8000642:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000644:	4b21      	ldr	r3, [pc, #132]	@ (80006cc <SystemInit+0x104>)
 8000646:	2200      	movs	r2, #0
 8000648:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800064a:	4b20      	ldr	r3, [pc, #128]	@ (80006cc <SystemInit+0x104>)
 800064c:	2200      	movs	r2, #0
 800064e:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000650:	4b1e      	ldr	r3, [pc, #120]	@ (80006cc <SystemInit+0x104>)
 8000652:	4a20      	ldr	r2, [pc, #128]	@ (80006d4 <SystemInit+0x10c>)
 8000654:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000656:	4b1d      	ldr	r3, [pc, #116]	@ (80006cc <SystemInit+0x104>)
 8000658:	4a1f      	ldr	r2, [pc, #124]	@ (80006d8 <SystemInit+0x110>)
 800065a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800065c:	4b1b      	ldr	r3, [pc, #108]	@ (80006cc <SystemInit+0x104>)
 800065e:	4a1f      	ldr	r2, [pc, #124]	@ (80006dc <SystemInit+0x114>)
 8000660:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000662:	4b1a      	ldr	r3, [pc, #104]	@ (80006cc <SystemInit+0x104>)
 8000664:	2200      	movs	r2, #0
 8000666:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000668:	4b18      	ldr	r3, [pc, #96]	@ (80006cc <SystemInit+0x104>)
 800066a:	4a1c      	ldr	r2, [pc, #112]	@ (80006dc <SystemInit+0x114>)
 800066c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800066e:	4b17      	ldr	r3, [pc, #92]	@ (80006cc <SystemInit+0x104>)
 8000670:	2200      	movs	r2, #0
 8000672:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000674:	4b15      	ldr	r3, [pc, #84]	@ (80006cc <SystemInit+0x104>)
 8000676:	4a19      	ldr	r2, [pc, #100]	@ (80006dc <SystemInit+0x114>)
 8000678:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800067a:	4b14      	ldr	r3, [pc, #80]	@ (80006cc <SystemInit+0x104>)
 800067c:	2200      	movs	r2, #0
 800067e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000680:	4b12      	ldr	r3, [pc, #72]	@ (80006cc <SystemInit+0x104>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	4a11      	ldr	r2, [pc, #68]	@ (80006cc <SystemInit+0x104>)
 8000686:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800068a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800068c:	4b0f      	ldr	r3, [pc, #60]	@ (80006cc <SystemInit+0x104>)
 800068e:	2200      	movs	r2, #0
 8000690:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000692:	4b13      	ldr	r3, [pc, #76]	@ (80006e0 <SystemInit+0x118>)
 8000694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000696:	4a12      	ldr	r2, [pc, #72]	@ (80006e0 <SystemInit+0x118>)
 8000698:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800069c:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800069e:	4b11      	ldr	r3, [pc, #68]	@ (80006e4 <SystemInit+0x11c>)
 80006a0:	681a      	ldr	r2, [r3, #0]
 80006a2:	4b11      	ldr	r3, [pc, #68]	@ (80006e8 <SystemInit+0x120>)
 80006a4:	4013      	ands	r3, r2
 80006a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006aa:	d202      	bcs.n	80006b2 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006ac:	4b0f      	ldr	r3, [pc, #60]	@ (80006ec <SystemInit+0x124>)
 80006ae:	2201      	movs	r2, #1
 80006b0:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80006b2:	4b0f      	ldr	r3, [pc, #60]	@ (80006f0 <SystemInit+0x128>)
 80006b4:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80006b8:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80006ba:	bf00      	nop
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr
 80006c4:	e000ed00 	.word	0xe000ed00
 80006c8:	52002000 	.word	0x52002000
 80006cc:	58024400 	.word	0x58024400
 80006d0:	eaf6ed7f 	.word	0xeaf6ed7f
 80006d4:	02020200 	.word	0x02020200
 80006d8:	01ff0000 	.word	0x01ff0000
 80006dc:	01010280 	.word	0x01010280
 80006e0:	580000c0 	.word	0x580000c0
 80006e4:	5c001000 	.word	0x5c001000
 80006e8:	ffff0000 	.word	0xffff0000
 80006ec:	51008108 	.word	0x51008108
 80006f0:	52004000 	.word	0x52004000

080006f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Boot_Mode_Sequence_1 */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f8:	f000 faf8 	bl	8000cec <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006fc:	f000 f82e 	bl	800075c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000700:	f000 f8a8 	bl	8000854 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8000704:	2000      	movs	r0, #0
 8000706:	f000 f93b 	bl	8000980 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 800070a:	2001      	movs	r0, #1
 800070c:	f000 f938 	bl	8000980 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8000710:	2002      	movs	r0, #2
 8000712:	f000 f935 	bl	8000980 <BSP_LED_Init>

  /* Initialize User push-button without interrupt mode. */
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_GPIO);
 8000716:	2100      	movs	r1, #0
 8000718:	2000      	movs	r0, #0
 800071a:	f000 f9a7 	bl	8000a6c <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 800071e:	4b0e      	ldr	r3, [pc, #56]	@ (8000758 <main+0x64>)
 8000720:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000724:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8000726:	4b0c      	ldr	r3, [pc, #48]	@ (8000758 <main+0x64>)
 8000728:	2200      	movs	r2, #0
 800072a:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 800072c:	4b0a      	ldr	r3, [pc, #40]	@ (8000758 <main+0x64>)
 800072e:	2200      	movs	r2, #0
 8000730:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8000732:	4b09      	ldr	r3, [pc, #36]	@ (8000758 <main+0x64>)
 8000734:	2200      	movs	r2, #0
 8000736:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8000738:	4b07      	ldr	r3, [pc, #28]	@ (8000758 <main+0x64>)
 800073a:	2200      	movs	r2, #0
 800073c:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 800073e:	4906      	ldr	r1, [pc, #24]	@ (8000758 <main+0x64>)
 8000740:	2000      	movs	r0, #0
 8000742:	f000 fa11 	bl	8000b68 <BSP_COM_Init>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <main+0x5c>
  {
    Error_Handler();
 800074c:	f000 f89c 	bl	8000888 <Error_Handler>
 8000750:	2300      	movs	r3, #0
  /* USER CODE BEGIN WHILE */
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 8000752:	4618      	mov	r0, r3
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	24000048 	.word	0x24000048

0800075c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b09c      	sub	sp, #112	@ 0x70
 8000760:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000762:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000766:	224c      	movs	r2, #76	@ 0x4c
 8000768:	2100      	movs	r1, #0
 800076a:	4618      	mov	r0, r3
 800076c:	f003 f948 	bl	8003a00 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000770:	1d3b      	adds	r3, r7, #4
 8000772:	2220      	movs	r2, #32
 8000774:	2100      	movs	r1, #0
 8000776:	4618      	mov	r0, r3
 8000778:	f003 f942 	bl	8003a00 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 800077c:	2004      	movs	r0, #4
 800077e:	f000 fe5f 	bl	8001440 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000782:	2300      	movs	r3, #0
 8000784:	603b      	str	r3, [r7, #0]
 8000786:	4b31      	ldr	r3, [pc, #196]	@ (800084c <SystemClock_Config+0xf0>)
 8000788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800078a:	4a30      	ldr	r2, [pc, #192]	@ (800084c <SystemClock_Config+0xf0>)
 800078c:	f023 0301 	bic.w	r3, r3, #1
 8000790:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000792:	4b2e      	ldr	r3, [pc, #184]	@ (800084c <SystemClock_Config+0xf0>)
 8000794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	603b      	str	r3, [r7, #0]
 800079c:	4b2c      	ldr	r3, [pc, #176]	@ (8000850 <SystemClock_Config+0xf4>)
 800079e:	699b      	ldr	r3, [r3, #24]
 80007a0:	4a2b      	ldr	r2, [pc, #172]	@ (8000850 <SystemClock_Config+0xf4>)
 80007a2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007a6:	6193      	str	r3, [r2, #24]
 80007a8:	4b29      	ldr	r3, [pc, #164]	@ (8000850 <SystemClock_Config+0xf4>)
 80007aa:	699b      	ldr	r3, [r3, #24]
 80007ac:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007b0:	603b      	str	r3, [r7, #0]
 80007b2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80007b4:	bf00      	nop
 80007b6:	4b26      	ldr	r3, [pc, #152]	@ (8000850 <SystemClock_Config+0xf4>)
 80007b8:	699b      	ldr	r3, [r3, #24]
 80007ba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80007be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80007c2:	d1f8      	bne.n	80007b6 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007c4:	2302      	movs	r3, #2
 80007c6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80007c8:	2301      	movs	r3, #1
 80007ca:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007cc:	2340      	movs	r3, #64	@ 0x40
 80007ce:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007d0:	2302      	movs	r3, #2
 80007d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007d4:	2300      	movs	r3, #0
 80007d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007d8:	2304      	movs	r3, #4
 80007da:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 49;
 80007dc:	2331      	movs	r3, #49	@ 0x31
 80007de:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80007e0:	2302      	movs	r3, #2
 80007e2:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80007e4:	2304      	movs	r3, #4
 80007e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007e8:	2302      	movs	r3, #2
 80007ea:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80007ec:	230c      	movs	r3, #12
 80007ee:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80007f0:	2300      	movs	r3, #0
 80007f2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 3072;
 80007f4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80007f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007fe:	4618      	mov	r0, r3
 8000800:	f000 fe78 	bl	80014f4 <HAL_RCC_OscConfig>
 8000804:	4603      	mov	r3, r0
 8000806:	2b00      	cmp	r3, #0
 8000808:	d001      	beq.n	800080e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800080a:	f000 f83d 	bl	8000888 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800080e:	233f      	movs	r3, #63	@ 0x3f
 8000810:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000812:	2303      	movs	r3, #3
 8000814:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000816:	2300      	movs	r3, #0
 8000818:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800081a:	2308      	movs	r3, #8
 800081c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800081e:	2340      	movs	r3, #64	@ 0x40
 8000820:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000822:	2340      	movs	r3, #64	@ 0x40
 8000824:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000826:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800082a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800082c:	2340      	movs	r3, #64	@ 0x40
 800082e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000830:	1d3b      	adds	r3, r7, #4
 8000832:	2102      	movs	r1, #2
 8000834:	4618      	mov	r0, r3
 8000836:	f001 fab7 	bl	8001da8 <HAL_RCC_ClockConfig>
 800083a:	4603      	mov	r3, r0
 800083c:	2b00      	cmp	r3, #0
 800083e:	d001      	beq.n	8000844 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000840:	f000 f822 	bl	8000888 <Error_Handler>
  }
}
 8000844:	bf00      	nop
 8000846:	3770      	adds	r7, #112	@ 0x70
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	58000400 	.word	0x58000400
 8000850:	58024800 	.word	0x58024800

08000854 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000854:	b480      	push	{r7}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800085a:	4b0a      	ldr	r3, [pc, #40]	@ (8000884 <MX_GPIO_Init+0x30>)
 800085c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000860:	4a08      	ldr	r2, [pc, #32]	@ (8000884 <MX_GPIO_Init+0x30>)
 8000862:	f043 0301 	orr.w	r3, r3, #1
 8000866:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800086a:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <MX_GPIO_Init+0x30>)
 800086c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000870:	f003 0301 	and.w	r3, r3, #1
 8000874:	607b      	str	r3, [r7, #4]
 8000876:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000878:	bf00      	nop
 800087a:	370c      	adds	r7, #12
 800087c:	46bd      	mov	sp, r7
 800087e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000882:	4770      	bx	lr
 8000884:	58024400 	.word	0x58024400

08000888 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 800088c:	bf00      	nop
 800088e:	46bd      	mov	sp, r7
 8000890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000894:	4770      	bx	lr
	...

08000898 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800089e:	4b0a      	ldr	r3, [pc, #40]	@ (80008c8 <HAL_MspInit+0x30>)
 80008a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80008a4:	4a08      	ldr	r2, [pc, #32]	@ (80008c8 <HAL_MspInit+0x30>)
 80008a6:	f043 0302 	orr.w	r3, r3, #2
 80008aa:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80008ae:	4b06      	ldr	r3, [pc, #24]	@ (80008c8 <HAL_MspInit+0x30>)
 80008b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80008b4:	f003 0302 	and.w	r3, r3, #2
 80008b8:	607b      	str	r3, [r7, #4]
 80008ba:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008bc:	bf00      	nop
 80008be:	370c      	adds	r7, #12
 80008c0:	46bd      	mov	sp, r7
 80008c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c6:	4770      	bx	lr
 80008c8:	58024400 	.word	0x58024400

080008cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008d0:	bf00      	nop
 80008d2:	e7fd      	b.n	80008d0 <NMI_Handler+0x4>

080008d4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008d8:	bf00      	nop
 80008da:	e7fd      	b.n	80008d8 <HardFault_Handler+0x4>

080008dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008e0:	bf00      	nop
 80008e2:	e7fd      	b.n	80008e0 <MemManage_Handler+0x4>

080008e4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008e8:	bf00      	nop
 80008ea:	e7fd      	b.n	80008e8 <BusFault_Handler+0x4>

080008ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008f0:	bf00      	nop
 80008f2:	e7fd      	b.n	80008f0 <UsageFault_Handler+0x4>

080008f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008f8:	bf00      	nop
 80008fa:	46bd      	mov	sp, r7
 80008fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000900:	4770      	bx	lr

08000902 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000902:	b480      	push	{r7}
 8000904:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000906:	bf00      	nop
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr

08000910 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000914:	bf00      	nop
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr

0800091e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800091e:	b580      	push	{r7, lr}
 8000920:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000922:	f000 fa55 	bl	8000dd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000926:	bf00      	nop
 8000928:	bd80      	pop	{r7, pc}
	...

0800092c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800092c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000964 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000930:	f7ff fe4a 	bl	80005c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000934:	480c      	ldr	r0, [pc, #48]	@ (8000968 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000936:	490d      	ldr	r1, [pc, #52]	@ (800096c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000938:	4a0d      	ldr	r2, [pc, #52]	@ (8000970 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800093a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800093c:	e002      	b.n	8000944 <LoopCopyDataInit>

0800093e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800093e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000940:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000942:	3304      	adds	r3, #4

08000944 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000944:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000946:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000948:	d3f9      	bcc.n	800093e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800094a:	4a0a      	ldr	r2, [pc, #40]	@ (8000974 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800094c:	4c0a      	ldr	r4, [pc, #40]	@ (8000978 <LoopFillZerobss+0x22>)
  movs r3, #0
 800094e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000950:	e001      	b.n	8000956 <LoopFillZerobss>

08000952 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000952:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000954:	3204      	adds	r2, #4

08000956 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000956:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000958:	d3fb      	bcc.n	8000952 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800095a:	f003 f859 	bl	8003a10 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800095e:	f7ff fec9 	bl	80006f4 <main>
  bx  lr
 8000962:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000964:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000968:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800096c:	2400002c 	.word	0x2400002c
  ldr r2, =_sidata
 8000970:	08003ab4 	.word	0x08003ab4
  ldr r2, =_sbss
 8000974:	2400002c 	.word	0x2400002c
  ldr r4, =_ebss
 8000978:	240000f8 	.word	0x240000f8

0800097c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800097c:	e7fe      	b.n	800097c <ADC3_IRQHandler>
	...

08000980 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b08c      	sub	sp, #48	@ 0x30
 8000984:	af00      	add	r7, sp, #0
 8000986:	4603      	mov	r3, r0
 8000988:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800098a:	2300      	movs	r3, #0
 800098c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800098e:	79fb      	ldrb	r3, [r7, #7]
 8000990:	2b00      	cmp	r3, #0
 8000992:	d009      	beq.n	80009a8 <BSP_LED_Init+0x28>
 8000994:	79fb      	ldrb	r3, [r7, #7]
 8000996:	2b01      	cmp	r3, #1
 8000998:	d006      	beq.n	80009a8 <BSP_LED_Init+0x28>
 800099a:	79fb      	ldrb	r3, [r7, #7]
 800099c:	2b02      	cmp	r3, #2
 800099e:	d003      	beq.n	80009a8 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80009a0:	f06f 0301 	mvn.w	r3, #1
 80009a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80009a6:	e055      	b.n	8000a54 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 80009a8:	79fb      	ldrb	r3, [r7, #7]
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d10f      	bne.n	80009ce <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 80009ae:	4b2c      	ldr	r3, [pc, #176]	@ (8000a60 <BSP_LED_Init+0xe0>)
 80009b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009b4:	4a2a      	ldr	r2, [pc, #168]	@ (8000a60 <BSP_LED_Init+0xe0>)
 80009b6:	f043 0302 	orr.w	r3, r3, #2
 80009ba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009be:	4b28      	ldr	r3, [pc, #160]	@ (8000a60 <BSP_LED_Init+0xe0>)
 80009c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009c4:	f003 0302 	and.w	r3, r3, #2
 80009c8:	617b      	str	r3, [r7, #20]
 80009ca:	697b      	ldr	r3, [r7, #20]
 80009cc:	e021      	b.n	8000a12 <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 80009ce:	79fb      	ldrb	r3, [r7, #7]
 80009d0:	2b01      	cmp	r3, #1
 80009d2:	d10f      	bne.n	80009f4 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 80009d4:	4b22      	ldr	r3, [pc, #136]	@ (8000a60 <BSP_LED_Init+0xe0>)
 80009d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009da:	4a21      	ldr	r2, [pc, #132]	@ (8000a60 <BSP_LED_Init+0xe0>)
 80009dc:	f043 0310 	orr.w	r3, r3, #16
 80009e0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009e4:	4b1e      	ldr	r3, [pc, #120]	@ (8000a60 <BSP_LED_Init+0xe0>)
 80009e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009ea:	f003 0310 	and.w	r3, r3, #16
 80009ee:	613b      	str	r3, [r7, #16]
 80009f0:	693b      	ldr	r3, [r7, #16]
 80009f2:	e00e      	b.n	8000a12 <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 80009f4:	4b1a      	ldr	r3, [pc, #104]	@ (8000a60 <BSP_LED_Init+0xe0>)
 80009f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009fa:	4a19      	ldr	r2, [pc, #100]	@ (8000a60 <BSP_LED_Init+0xe0>)
 80009fc:	f043 0302 	orr.w	r3, r3, #2
 8000a00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a04:	4b16      	ldr	r3, [pc, #88]	@ (8000a60 <BSP_LED_Init+0xe0>)
 8000a06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a0a:	f003 0302 	and.w	r3, r3, #2
 8000a0e:	60fb      	str	r3, [r7, #12]
 8000a10:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000a12:	79fb      	ldrb	r3, [r7, #7]
 8000a14:	4a13      	ldr	r2, [pc, #76]	@ (8000a64 <BSP_LED_Init+0xe4>)
 8000a16:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a1a:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8000a20:	2300      	movs	r3, #0
 8000a22:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a24:	2303      	movs	r3, #3
 8000a26:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000a28:	79fb      	ldrb	r3, [r7, #7]
 8000a2a:	4a0f      	ldr	r2, [pc, #60]	@ (8000a68 <BSP_LED_Init+0xe8>)
 8000a2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a30:	f107 0218 	add.w	r2, r7, #24
 8000a34:	4611      	mov	r1, r2
 8000a36:	4618      	mov	r0, r3
 8000a38:	f000 fb38 	bl	80010ac <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000a3c:	79fb      	ldrb	r3, [r7, #7]
 8000a3e:	4a0a      	ldr	r2, [pc, #40]	@ (8000a68 <BSP_LED_Init+0xe8>)
 8000a40:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000a44:	79fb      	ldrb	r3, [r7, #7]
 8000a46:	4a07      	ldr	r2, [pc, #28]	@ (8000a64 <BSP_LED_Init+0xe4>)
 8000a48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	4619      	mov	r1, r3
 8000a50:	f000 fcdc 	bl	800140c <HAL_GPIO_WritePin>
  }

  return ret;
 8000a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3730      	adds	r7, #48	@ 0x30
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	58024400 	.word	0x58024400
 8000a64:	08003a80 	.word	0x08003a80
 8000a68:	2400000c 	.word	0x2400000c

08000a6c <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b088      	sub	sp, #32
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	4603      	mov	r3, r0
 8000a74:	460a      	mov	r2, r1
 8000a76:	71fb      	strb	r3, [r7, #7]
 8000a78:	4613      	mov	r3, r2
 8000a7a:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 8000a7c:	4b2e      	ldr	r3, [pc, #184]	@ (8000b38 <BSP_PB_Init+0xcc>)
 8000a7e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a82:	4a2d      	ldr	r2, [pc, #180]	@ (8000b38 <BSP_PB_Init+0xcc>)
 8000a84:	f043 0304 	orr.w	r3, r3, #4
 8000a88:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000a8c:	4b2a      	ldr	r3, [pc, #168]	@ (8000b38 <BSP_PB_Init+0xcc>)
 8000a8e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000a92:	f003 0304 	and.w	r3, r3, #4
 8000a96:	60bb      	str	r3, [r7, #8]
 8000a98:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 8000a9a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a9e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000aa4:	2302      	movs	r3, #2
 8000aa6:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000aa8:	79bb      	ldrb	r3, [r7, #6]
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d10c      	bne.n	8000ac8 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 8000ab2:	79fb      	ldrb	r3, [r7, #7]
 8000ab4:	4a21      	ldr	r2, [pc, #132]	@ (8000b3c <BSP_PB_Init+0xd0>)
 8000ab6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000aba:	f107 020c 	add.w	r2, r7, #12
 8000abe:	4611      	mov	r1, r2
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f000 faf3 	bl	80010ac <HAL_GPIO_Init>
 8000ac6:	e031      	b.n	8000b2c <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000ac8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000acc:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000ace:	79fb      	ldrb	r3, [r7, #7]
 8000ad0:	4a1a      	ldr	r2, [pc, #104]	@ (8000b3c <BSP_PB_Init+0xd0>)
 8000ad2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ad6:	f107 020c 	add.w	r2, r7, #12
 8000ada:	4611      	mov	r1, r2
 8000adc:	4618      	mov	r0, r3
 8000ade:	f000 fae5 	bl	80010ac <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000ae2:	79fb      	ldrb	r3, [r7, #7]
 8000ae4:	00db      	lsls	r3, r3, #3
 8000ae6:	4a16      	ldr	r2, [pc, #88]	@ (8000b40 <BSP_PB_Init+0xd4>)
 8000ae8:	441a      	add	r2, r3
 8000aea:	79fb      	ldrb	r3, [r7, #7]
 8000aec:	4915      	ldr	r1, [pc, #84]	@ (8000b44 <BSP_PB_Init+0xd8>)
 8000aee:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000af2:	4619      	mov	r1, r3
 8000af4:	4610      	mov	r0, r2
 8000af6:	f000 fac5 	bl	8001084 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000afa:	79fb      	ldrb	r3, [r7, #7]
 8000afc:	00db      	lsls	r3, r3, #3
 8000afe:	4a10      	ldr	r2, [pc, #64]	@ (8000b40 <BSP_PB_Init+0xd4>)
 8000b00:	1898      	adds	r0, r3, r2
 8000b02:	79fb      	ldrb	r3, [r7, #7]
 8000b04:	4a10      	ldr	r2, [pc, #64]	@ (8000b48 <BSP_PB_Init+0xdc>)
 8000b06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b0a:	461a      	mov	r2, r3
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	f000 fa9a 	bl	8001046 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000b12:	2028      	movs	r0, #40	@ 0x28
 8000b14:	79fb      	ldrb	r3, [r7, #7]
 8000b16:	4a0d      	ldr	r2, [pc, #52]	@ (8000b4c <BSP_PB_Init+0xe0>)
 8000b18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	4619      	mov	r1, r3
 8000b20:	f000 fa5d 	bl	8000fde <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000b24:	2328      	movs	r3, #40	@ 0x28
 8000b26:	4618      	mov	r0, r3
 8000b28:	f000 fa73 	bl	8001012 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000b2c:	2300      	movs	r3, #0
}
 8000b2e:	4618      	mov	r0, r3
 8000b30:	3720      	adds	r7, #32
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	58024400 	.word	0x58024400
 8000b3c:	24000018 	.word	0x24000018
 8000b40:	24000058 	.word	0x24000058
 8000b44:	08003a88 	.word	0x08003a88
 8000b48:	2400001c 	.word	0x2400001c
 8000b4c:	24000020 	.word	0x24000020

08000b50 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	4603      	mov	r3, r0
 8000b58:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000b5a:	bf00      	nop
 8000b5c:	370c      	adds	r7, #12
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr
	...

08000b68 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b084      	sub	sp, #16
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	4603      	mov	r3, r0
 8000b70:	6039      	str	r1, [r7, #0]
 8000b72:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000b74:	2300      	movs	r3, #0
 8000b76:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8000b78:	79fb      	ldrb	r3, [r7, #7]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d003      	beq.n	8000b86 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000b7e:	f06f 0301 	mvn.w	r3, #1
 8000b82:	60fb      	str	r3, [r7, #12]
 8000b84:	e018      	b.n	8000bb8 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000b86:	79fb      	ldrb	r3, [r7, #7]
 8000b88:	2294      	movs	r2, #148	@ 0x94
 8000b8a:	fb02 f303 	mul.w	r3, r2, r3
 8000b8e:	4a0d      	ldr	r2, [pc, #52]	@ (8000bc4 <BSP_COM_Init+0x5c>)
 8000b90:	4413      	add	r3, r2
 8000b92:	4618      	mov	r0, r3
 8000b94:	f000 f852 	bl	8000c3c <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000b98:	79fb      	ldrb	r3, [r7, #7]
 8000b9a:	2294      	movs	r2, #148	@ 0x94
 8000b9c:	fb02 f303 	mul.w	r3, r2, r3
 8000ba0:	4a08      	ldr	r2, [pc, #32]	@ (8000bc4 <BSP_COM_Init+0x5c>)
 8000ba2:	4413      	add	r3, r2
 8000ba4:	6839      	ldr	r1, [r7, #0]
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f000 f80e 	bl	8000bc8 <MX_USART3_Init>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d002      	beq.n	8000bb8 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8000bb2:	f06f 0303 	mvn.w	r3, #3
 8000bb6:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8000bb8:	68fb      	ldr	r3, [r7, #12]
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	3710      	adds	r7, #16
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	bf00      	nop
 8000bc4:	24000060 	.word	0x24000060

08000bc8 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	b082      	sub	sp, #8
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
 8000bd0:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8000bd2:	4b15      	ldr	r3, [pc, #84]	@ (8000c28 <MX_USART3_Init+0x60>)
 8000bd4:	681a      	ldr	r2, [r3, #0]
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8000bda:	683b      	ldr	r3, [r7, #0]
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	220c      	movs	r2, #12
 8000be6:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8000be8:	683b      	ldr	r3, [r7, #0]
 8000bea:	895b      	ldrh	r3, [r3, #10]
 8000bec:	461a      	mov	r2, r3
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	685a      	ldr	r2, [r3, #4]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	891b      	ldrh	r3, [r3, #8]
 8000bfe:	461a      	mov	r2, r3
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8000c04:	683b      	ldr	r3, [r7, #0]
 8000c06:	899b      	ldrh	r3, [r3, #12]
 8000c08:	461a      	mov	r2, r3
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000c14:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8000c16:	6878      	ldr	r0, [r7, #4]
 8000c18:	f001 ff10 	bl	8002a3c <HAL_UART_Init>
 8000c1c:	4603      	mov	r3, r0
}
 8000c1e:	4618      	mov	r0, r3
 8000c20:	3708      	adds	r7, #8
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	24000008 	.word	0x24000008

08000c2c <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8000c30:	2000      	movs	r0, #0
 8000c32:	f7ff ff8d 	bl	8000b50 <BSP_PB_Callback>
}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
	...

08000c3c <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b08a      	sub	sp, #40	@ 0x28
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000c44:	4b27      	ldr	r3, [pc, #156]	@ (8000ce4 <COM1_MspInit+0xa8>)
 8000c46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c4a:	4a26      	ldr	r2, [pc, #152]	@ (8000ce4 <COM1_MspInit+0xa8>)
 8000c4c:	f043 0308 	orr.w	r3, r3, #8
 8000c50:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c54:	4b23      	ldr	r3, [pc, #140]	@ (8000ce4 <COM1_MspInit+0xa8>)
 8000c56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c5a:	f003 0308 	and.w	r3, r3, #8
 8000c5e:	613b      	str	r3, [r7, #16]
 8000c60:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8000c62:	4b20      	ldr	r3, [pc, #128]	@ (8000ce4 <COM1_MspInit+0xa8>)
 8000c64:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c68:	4a1e      	ldr	r2, [pc, #120]	@ (8000ce4 <COM1_MspInit+0xa8>)
 8000c6a:	f043 0308 	orr.w	r3, r3, #8
 8000c6e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c72:	4b1c      	ldr	r3, [pc, #112]	@ (8000ce4 <COM1_MspInit+0xa8>)
 8000c74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c78:	f003 0308 	and.w	r3, r3, #8
 8000c7c:	60fb      	str	r3, [r7, #12]
 8000c7e:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8000c80:	4b18      	ldr	r3, [pc, #96]	@ (8000ce4 <COM1_MspInit+0xa8>)
 8000c82:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c86:	4a17      	ldr	r2, [pc, #92]	@ (8000ce4 <COM1_MspInit+0xa8>)
 8000c88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c8c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000c90:	4b14      	ldr	r3, [pc, #80]	@ (8000ce4 <COM1_MspInit+0xa8>)
 8000c92:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000c96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000c9a:	60bb      	str	r3, [r7, #8]
 8000c9c:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 8000c9e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ca2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ca8:	2302      	movs	r3, #2
 8000caa:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000cac:	2301      	movs	r3, #1
 8000cae:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8000cb0:	2307      	movs	r3, #7
 8000cb2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000cb4:	f107 0314 	add.w	r3, r7, #20
 8000cb8:	4619      	mov	r1, r3
 8000cba:	480b      	ldr	r0, [pc, #44]	@ (8000ce8 <COM1_MspInit+0xac>)
 8000cbc:	f000 f9f6 	bl	80010ac <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8000cc0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000cc4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000cca:	2307      	movs	r3, #7
 8000ccc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8000cce:	f107 0314 	add.w	r3, r7, #20
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	4804      	ldr	r0, [pc, #16]	@ (8000ce8 <COM1_MspInit+0xac>)
 8000cd6:	f000 f9e9 	bl	80010ac <HAL_GPIO_Init>
}
 8000cda:	bf00      	nop
 8000cdc:	3728      	adds	r7, #40	@ 0x28
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bd80      	pop	{r7, pc}
 8000ce2:	bf00      	nop
 8000ce4:	58024400 	.word	0x58024400
 8000ce8:	58020c00 	.word	0x58020c00

08000cec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b082      	sub	sp, #8
 8000cf0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cf2:	2003      	movs	r0, #3
 8000cf4:	f000 f968 	bl	8000fc8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000cf8:	f001 fa0c 	bl	8002114 <HAL_RCC_GetSysClockFreq>
 8000cfc:	4602      	mov	r2, r0
 8000cfe:	4b15      	ldr	r3, [pc, #84]	@ (8000d54 <HAL_Init+0x68>)
 8000d00:	699b      	ldr	r3, [r3, #24]
 8000d02:	0a1b      	lsrs	r3, r3, #8
 8000d04:	f003 030f 	and.w	r3, r3, #15
 8000d08:	4913      	ldr	r1, [pc, #76]	@ (8000d58 <HAL_Init+0x6c>)
 8000d0a:	5ccb      	ldrb	r3, [r1, r3]
 8000d0c:	f003 031f 	and.w	r3, r3, #31
 8000d10:	fa22 f303 	lsr.w	r3, r2, r3
 8000d14:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000d16:	4b0f      	ldr	r3, [pc, #60]	@ (8000d54 <HAL_Init+0x68>)
 8000d18:	699b      	ldr	r3, [r3, #24]
 8000d1a:	f003 030f 	and.w	r3, r3, #15
 8000d1e:	4a0e      	ldr	r2, [pc, #56]	@ (8000d58 <HAL_Init+0x6c>)
 8000d20:	5cd3      	ldrb	r3, [r2, r3]
 8000d22:	f003 031f 	and.w	r3, r3, #31
 8000d26:	687a      	ldr	r2, [r7, #4]
 8000d28:	fa22 f303 	lsr.w	r3, r2, r3
 8000d2c:	4a0b      	ldr	r2, [pc, #44]	@ (8000d5c <HAL_Init+0x70>)
 8000d2e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000d30:	4a0b      	ldr	r2, [pc, #44]	@ (8000d60 <HAL_Init+0x74>)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d36:	2000      	movs	r0, #0
 8000d38:	f000 f814 	bl	8000d64 <HAL_InitTick>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000d42:	2301      	movs	r3, #1
 8000d44:	e002      	b.n	8000d4c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000d46:	f7ff fda7 	bl	8000898 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d4a:	2300      	movs	r3, #0
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3708      	adds	r7, #8
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	58024400 	.word	0x58024400
 8000d58:	08003a70 	.word	0x08003a70
 8000d5c:	24000004 	.word	0x24000004
 8000d60:	24000000 	.word	0x24000000

08000d64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000d6c:	4b15      	ldr	r3, [pc, #84]	@ (8000dc4 <HAL_InitTick+0x60>)
 8000d6e:	781b      	ldrb	r3, [r3, #0]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d101      	bne.n	8000d78 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000d74:	2301      	movs	r3, #1
 8000d76:	e021      	b.n	8000dbc <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000d78:	4b13      	ldr	r3, [pc, #76]	@ (8000dc8 <HAL_InitTick+0x64>)
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	4b11      	ldr	r3, [pc, #68]	@ (8000dc4 <HAL_InitTick+0x60>)
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	4619      	mov	r1, r3
 8000d82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d86:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f000 f94d 	bl	800102e <HAL_SYSTICK_Config>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d001      	beq.n	8000d9e <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000d9a:	2301      	movs	r3, #1
 8000d9c:	e00e      	b.n	8000dbc <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	2b0f      	cmp	r3, #15
 8000da2:	d80a      	bhi.n	8000dba <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000da4:	2200      	movs	r2, #0
 8000da6:	6879      	ldr	r1, [r7, #4]
 8000da8:	f04f 30ff 	mov.w	r0, #4294967295
 8000dac:	f000 f917 	bl	8000fde <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000db0:	4a06      	ldr	r2, [pc, #24]	@ (8000dcc <HAL_InitTick+0x68>)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000db6:	2300      	movs	r3, #0
 8000db8:	e000      	b.n	8000dbc <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000dba:	2301      	movs	r3, #1
}
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	3708      	adds	r7, #8
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	24000028 	.word	0x24000028
 8000dc8:	24000000 	.word	0x24000000
 8000dcc:	24000024 	.word	0x24000024

08000dd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000dd4:	4b06      	ldr	r3, [pc, #24]	@ (8000df0 <HAL_IncTick+0x20>)
 8000dd6:	781b      	ldrb	r3, [r3, #0]
 8000dd8:	461a      	mov	r2, r3
 8000dda:	4b06      	ldr	r3, [pc, #24]	@ (8000df4 <HAL_IncTick+0x24>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	4413      	add	r3, r2
 8000de0:	4a04      	ldr	r2, [pc, #16]	@ (8000df4 <HAL_IncTick+0x24>)
 8000de2:	6013      	str	r3, [r2, #0]
}
 8000de4:	bf00      	nop
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
 8000dee:	bf00      	nop
 8000df0:	24000028 	.word	0x24000028
 8000df4:	240000f4 	.word	0x240000f4

08000df8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  return uwTick;
 8000dfc:	4b03      	ldr	r3, [pc, #12]	@ (8000e0c <HAL_GetTick+0x14>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
}
 8000e00:	4618      	mov	r0, r3
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	240000f4 	.word	0x240000f4

08000e10 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8000e14:	4b03      	ldr	r3, [pc, #12]	@ (8000e24 <HAL_GetREVID+0x14>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	0c1b      	lsrs	r3, r3, #16
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr
 8000e24:	5c001000 	.word	0x5c001000

08000e28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	b085      	sub	sp, #20
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	f003 0307 	and.w	r3, r3, #7
 8000e36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e38:	4b0b      	ldr	r3, [pc, #44]	@ (8000e68 <__NVIC_SetPriorityGrouping+0x40>)
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e3e:	68ba      	ldr	r2, [r7, #8]
 8000e40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e44:	4013      	ands	r3, r2
 8000e46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e4c:	68bb      	ldr	r3, [r7, #8]
 8000e4e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000e50:	4b06      	ldr	r3, [pc, #24]	@ (8000e6c <__NVIC_SetPriorityGrouping+0x44>)
 8000e52:	4313      	orrs	r3, r2
 8000e54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e56:	4a04      	ldr	r2, [pc, #16]	@ (8000e68 <__NVIC_SetPriorityGrouping+0x40>)
 8000e58:	68bb      	ldr	r3, [r7, #8]
 8000e5a:	60d3      	str	r3, [r2, #12]
}
 8000e5c:	bf00      	nop
 8000e5e:	3714      	adds	r7, #20
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr
 8000e68:	e000ed00 	.word	0xe000ed00
 8000e6c:	05fa0000 	.word	0x05fa0000

08000e70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e74:	4b04      	ldr	r3, [pc, #16]	@ (8000e88 <__NVIC_GetPriorityGrouping+0x18>)
 8000e76:	68db      	ldr	r3, [r3, #12]
 8000e78:	0a1b      	lsrs	r3, r3, #8
 8000e7a:	f003 0307 	and.w	r3, r3, #7
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr
 8000e88:	e000ed00 	.word	0xe000ed00

08000e8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e8c:	b480      	push	{r7}
 8000e8e:	b083      	sub	sp, #12
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	4603      	mov	r3, r0
 8000e94:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000e96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	db0b      	blt.n	8000eb6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e9e:	88fb      	ldrh	r3, [r7, #6]
 8000ea0:	f003 021f 	and.w	r2, r3, #31
 8000ea4:	4907      	ldr	r1, [pc, #28]	@ (8000ec4 <__NVIC_EnableIRQ+0x38>)
 8000ea6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000eaa:	095b      	lsrs	r3, r3, #5
 8000eac:	2001      	movs	r0, #1
 8000eae:	fa00 f202 	lsl.w	r2, r0, r2
 8000eb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000eb6:	bf00      	nop
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	e000e100 	.word	0xe000e100

08000ec8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	4603      	mov	r3, r0
 8000ed0:	6039      	str	r1, [r7, #0]
 8000ed2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000ed4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	db0a      	blt.n	8000ef2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	b2da      	uxtb	r2, r3
 8000ee0:	490c      	ldr	r1, [pc, #48]	@ (8000f14 <__NVIC_SetPriority+0x4c>)
 8000ee2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ee6:	0112      	lsls	r2, r2, #4
 8000ee8:	b2d2      	uxtb	r2, r2
 8000eea:	440b      	add	r3, r1
 8000eec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ef0:	e00a      	b.n	8000f08 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	b2da      	uxtb	r2, r3
 8000ef6:	4908      	ldr	r1, [pc, #32]	@ (8000f18 <__NVIC_SetPriority+0x50>)
 8000ef8:	88fb      	ldrh	r3, [r7, #6]
 8000efa:	f003 030f 	and.w	r3, r3, #15
 8000efe:	3b04      	subs	r3, #4
 8000f00:	0112      	lsls	r2, r2, #4
 8000f02:	b2d2      	uxtb	r2, r2
 8000f04:	440b      	add	r3, r1
 8000f06:	761a      	strb	r2, [r3, #24]
}
 8000f08:	bf00      	nop
 8000f0a:	370c      	adds	r7, #12
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f12:	4770      	bx	lr
 8000f14:	e000e100 	.word	0xe000e100
 8000f18:	e000ed00 	.word	0xe000ed00

08000f1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b089      	sub	sp, #36	@ 0x24
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	60f8      	str	r0, [r7, #12]
 8000f24:	60b9      	str	r1, [r7, #8]
 8000f26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	f003 0307 	and.w	r3, r3, #7
 8000f2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	f1c3 0307 	rsb	r3, r3, #7
 8000f36:	2b04      	cmp	r3, #4
 8000f38:	bf28      	it	cs
 8000f3a:	2304      	movcs	r3, #4
 8000f3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f3e:	69fb      	ldr	r3, [r7, #28]
 8000f40:	3304      	adds	r3, #4
 8000f42:	2b06      	cmp	r3, #6
 8000f44:	d902      	bls.n	8000f4c <NVIC_EncodePriority+0x30>
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	3b03      	subs	r3, #3
 8000f4a:	e000      	b.n	8000f4e <NVIC_EncodePriority+0x32>
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f50:	f04f 32ff 	mov.w	r2, #4294967295
 8000f54:	69bb      	ldr	r3, [r7, #24]
 8000f56:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5a:	43da      	mvns	r2, r3
 8000f5c:	68bb      	ldr	r3, [r7, #8]
 8000f5e:	401a      	ands	r2, r3
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f64:	f04f 31ff 	mov.w	r1, #4294967295
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8000f6e:	43d9      	mvns	r1, r3
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f74:	4313      	orrs	r3, r2
         );
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	3724      	adds	r7, #36	@ 0x24
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
	...

08000f84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	3b01      	subs	r3, #1
 8000f90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000f94:	d301      	bcc.n	8000f9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f96:	2301      	movs	r3, #1
 8000f98:	e00f      	b.n	8000fba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f9a:	4a0a      	ldr	r2, [pc, #40]	@ (8000fc4 <SysTick_Config+0x40>)
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	3b01      	subs	r3, #1
 8000fa0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fa2:	210f      	movs	r1, #15
 8000fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8000fa8:	f7ff ff8e 	bl	8000ec8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fac:	4b05      	ldr	r3, [pc, #20]	@ (8000fc4 <SysTick_Config+0x40>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fb2:	4b04      	ldr	r3, [pc, #16]	@ (8000fc4 <SysTick_Config+0x40>)
 8000fb4:	2207      	movs	r2, #7
 8000fb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fb8:	2300      	movs	r3, #0
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	3708      	adds	r7, #8
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	e000e010 	.word	0xe000e010

08000fc8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fd0:	6878      	ldr	r0, [r7, #4]
 8000fd2:	f7ff ff29 	bl	8000e28 <__NVIC_SetPriorityGrouping>
}
 8000fd6:	bf00      	nop
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b086      	sub	sp, #24
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	60b9      	str	r1, [r7, #8]
 8000fe8:	607a      	str	r2, [r7, #4]
 8000fea:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000fec:	f7ff ff40 	bl	8000e70 <__NVIC_GetPriorityGrouping>
 8000ff0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ff2:	687a      	ldr	r2, [r7, #4]
 8000ff4:	68b9      	ldr	r1, [r7, #8]
 8000ff6:	6978      	ldr	r0, [r7, #20]
 8000ff8:	f7ff ff90 	bl	8000f1c <NVIC_EncodePriority>
 8000ffc:	4602      	mov	r2, r0
 8000ffe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001002:	4611      	mov	r1, r2
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff ff5f 	bl	8000ec8 <__NVIC_SetPriority>
}
 800100a:	bf00      	nop
 800100c:	3718      	adds	r7, #24
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}

08001012 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001012:	b580      	push	{r7, lr}
 8001014:	b082      	sub	sp, #8
 8001016:	af00      	add	r7, sp, #0
 8001018:	4603      	mov	r3, r0
 800101a:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800101c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001020:	4618      	mov	r0, r3
 8001022:	f7ff ff33 	bl	8000e8c <__NVIC_EnableIRQ>
}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}

0800102e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800102e:	b580      	push	{r7, lr}
 8001030:	b082      	sub	sp, #8
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001036:	6878      	ldr	r0, [r7, #4]
 8001038:	f7ff ffa4 	bl	8000f84 <SysTick_Config>
 800103c:	4603      	mov	r3, r0
}
 800103e:	4618      	mov	r0, r3
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8001046:	b480      	push	{r7}
 8001048:	b087      	sub	sp, #28
 800104a:	af00      	add	r7, sp, #0
 800104c:	60f8      	str	r0, [r7, #12]
 800104e:	460b      	mov	r3, r1
 8001050:	607a      	str	r2, [r7, #4]
 8001052:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001054:	2300      	movs	r3, #0
 8001056:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d101      	bne.n	8001062 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 800105e:	2301      	movs	r3, #1
 8001060:	e00a      	b.n	8001078 <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8001062:	7afb      	ldrb	r3, [r7, #11]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d103      	bne.n	8001070 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	687a      	ldr	r2, [r7, #4]
 800106c:	605a      	str	r2, [r3, #4]
      break;
 800106e:	e002      	b.n	8001076 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8001070:	2301      	movs	r3, #1
 8001072:	75fb      	strb	r3, [r7, #23]
      break;
 8001074:	bf00      	nop
  }

  return status;
 8001076:	7dfb      	ldrb	r3, [r7, #23]
}
 8001078:	4618      	mov	r0, r3
 800107a:	371c      	adds	r7, #28
 800107c:	46bd      	mov	sp, r7
 800107e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001082:	4770      	bx	lr

08001084 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d101      	bne.n	8001098 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001094:	2301      	movs	r3, #1
 8001096:	e003      	b.n	80010a0 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	683a      	ldr	r2, [r7, #0]
 800109c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800109e:	2300      	movs	r3, #0
  }
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b089      	sub	sp, #36	@ 0x24
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80010b6:	2300      	movs	r3, #0
 80010b8:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80010ba:	4b89      	ldr	r3, [pc, #548]	@ (80012e0 <HAL_GPIO_Init+0x234>)
 80010bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80010be:	e194      	b.n	80013ea <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	681a      	ldr	r2, [r3, #0]
 80010c4:	2101      	movs	r1, #1
 80010c6:	69fb      	ldr	r3, [r7, #28]
 80010c8:	fa01 f303 	lsl.w	r3, r1, r3
 80010cc:	4013      	ands	r3, r2
 80010ce:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80010d0:	693b      	ldr	r3, [r7, #16]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	f000 8186 	beq.w	80013e4 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f003 0303 	and.w	r3, r3, #3
 80010e0:	2b01      	cmp	r3, #1
 80010e2:	d005      	beq.n	80010f0 <HAL_GPIO_Init+0x44>
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	f003 0303 	and.w	r3, r3, #3
 80010ec:	2b02      	cmp	r3, #2
 80010ee:	d130      	bne.n	8001152 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	689b      	ldr	r3, [r3, #8]
 80010f4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	005b      	lsls	r3, r3, #1
 80010fa:	2203      	movs	r2, #3
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	43db      	mvns	r3, r3
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	4013      	ands	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	68da      	ldr	r2, [r3, #12]
 800110c:	69fb      	ldr	r3, [r7, #28]
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	fa02 f303 	lsl.w	r3, r2, r3
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	4313      	orrs	r3, r2
 8001118:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	69ba      	ldr	r2, [r7, #24]
 800111e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001126:	2201      	movs	r2, #1
 8001128:	69fb      	ldr	r3, [r7, #28]
 800112a:	fa02 f303 	lsl.w	r3, r2, r3
 800112e:	43db      	mvns	r3, r3
 8001130:	69ba      	ldr	r2, [r7, #24]
 8001132:	4013      	ands	r3, r2
 8001134:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	091b      	lsrs	r3, r3, #4
 800113c:	f003 0201 	and.w	r2, r3, #1
 8001140:	69fb      	ldr	r3, [r7, #28]
 8001142:	fa02 f303 	lsl.w	r3, r2, r3
 8001146:	69ba      	ldr	r2, [r7, #24]
 8001148:	4313      	orrs	r3, r2
 800114a:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	69ba      	ldr	r2, [r7, #24]
 8001150:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	f003 0303 	and.w	r3, r3, #3
 800115a:	2b03      	cmp	r3, #3
 800115c:	d017      	beq.n	800118e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	68db      	ldr	r3, [r3, #12]
 8001162:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001164:	69fb      	ldr	r3, [r7, #28]
 8001166:	005b      	lsls	r3, r3, #1
 8001168:	2203      	movs	r2, #3
 800116a:	fa02 f303 	lsl.w	r3, r2, r3
 800116e:	43db      	mvns	r3, r3
 8001170:	69ba      	ldr	r2, [r7, #24]
 8001172:	4013      	ands	r3, r2
 8001174:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	689a      	ldr	r2, [r3, #8]
 800117a:	69fb      	ldr	r3, [r7, #28]
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	fa02 f303 	lsl.w	r3, r2, r3
 8001182:	69ba      	ldr	r2, [r7, #24]
 8001184:	4313      	orrs	r3, r2
 8001186:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	69ba      	ldr	r2, [r7, #24]
 800118c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	f003 0303 	and.w	r3, r3, #3
 8001196:	2b02      	cmp	r3, #2
 8001198:	d123      	bne.n	80011e2 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	08da      	lsrs	r2, r3, #3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	3208      	adds	r2, #8
 80011a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80011a8:	69fb      	ldr	r3, [r7, #28]
 80011aa:	f003 0307 	and.w	r3, r3, #7
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	220f      	movs	r2, #15
 80011b2:	fa02 f303 	lsl.w	r3, r2, r3
 80011b6:	43db      	mvns	r3, r3
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	4013      	ands	r3, r2
 80011bc:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	691a      	ldr	r2, [r3, #16]
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	f003 0307 	and.w	r3, r3, #7
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	fa02 f303 	lsl.w	r3, r2, r3
 80011ce:	69ba      	ldr	r2, [r7, #24]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011d4:	69fb      	ldr	r3, [r7, #28]
 80011d6:	08da      	lsrs	r2, r3, #3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	3208      	adds	r2, #8
 80011dc:	69b9      	ldr	r1, [r7, #24]
 80011de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80011e8:	69fb      	ldr	r3, [r7, #28]
 80011ea:	005b      	lsls	r3, r3, #1
 80011ec:	2203      	movs	r2, #3
 80011ee:	fa02 f303 	lsl.w	r3, r2, r3
 80011f2:	43db      	mvns	r3, r3
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	4013      	ands	r3, r2
 80011f8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f003 0203 	and.w	r2, r3, #3
 8001202:	69fb      	ldr	r3, [r7, #28]
 8001204:	005b      	lsls	r3, r3, #1
 8001206:	fa02 f303 	lsl.w	r3, r2, r3
 800120a:	69ba      	ldr	r2, [r7, #24]
 800120c:	4313      	orrs	r3, r2
 800120e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	69ba      	ldr	r2, [r7, #24]
 8001214:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800121e:	2b00      	cmp	r3, #0
 8001220:	f000 80e0 	beq.w	80013e4 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001224:	4b2f      	ldr	r3, [pc, #188]	@ (80012e4 <HAL_GPIO_Init+0x238>)
 8001226:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800122a:	4a2e      	ldr	r2, [pc, #184]	@ (80012e4 <HAL_GPIO_Init+0x238>)
 800122c:	f043 0302 	orr.w	r3, r3, #2
 8001230:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001234:	4b2b      	ldr	r3, [pc, #172]	@ (80012e4 <HAL_GPIO_Init+0x238>)
 8001236:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001242:	4a29      	ldr	r2, [pc, #164]	@ (80012e8 <HAL_GPIO_Init+0x23c>)
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	089b      	lsrs	r3, r3, #2
 8001248:	3302      	adds	r3, #2
 800124a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800124e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001250:	69fb      	ldr	r3, [r7, #28]
 8001252:	f003 0303 	and.w	r3, r3, #3
 8001256:	009b      	lsls	r3, r3, #2
 8001258:	220f      	movs	r2, #15
 800125a:	fa02 f303 	lsl.w	r3, r2, r3
 800125e:	43db      	mvns	r3, r3
 8001260:	69ba      	ldr	r2, [r7, #24]
 8001262:	4013      	ands	r3, r2
 8001264:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	4a20      	ldr	r2, [pc, #128]	@ (80012ec <HAL_GPIO_Init+0x240>)
 800126a:	4293      	cmp	r3, r2
 800126c:	d052      	beq.n	8001314 <HAL_GPIO_Init+0x268>
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	4a1f      	ldr	r2, [pc, #124]	@ (80012f0 <HAL_GPIO_Init+0x244>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d031      	beq.n	80012da <HAL_GPIO_Init+0x22e>
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	4a1e      	ldr	r2, [pc, #120]	@ (80012f4 <HAL_GPIO_Init+0x248>)
 800127a:	4293      	cmp	r3, r2
 800127c:	d02b      	beq.n	80012d6 <HAL_GPIO_Init+0x22a>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	4a1d      	ldr	r2, [pc, #116]	@ (80012f8 <HAL_GPIO_Init+0x24c>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d025      	beq.n	80012d2 <HAL_GPIO_Init+0x226>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4a1c      	ldr	r2, [pc, #112]	@ (80012fc <HAL_GPIO_Init+0x250>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d01f      	beq.n	80012ce <HAL_GPIO_Init+0x222>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4a1b      	ldr	r2, [pc, #108]	@ (8001300 <HAL_GPIO_Init+0x254>)
 8001292:	4293      	cmp	r3, r2
 8001294:	d019      	beq.n	80012ca <HAL_GPIO_Init+0x21e>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4a1a      	ldr	r2, [pc, #104]	@ (8001304 <HAL_GPIO_Init+0x258>)
 800129a:	4293      	cmp	r3, r2
 800129c:	d013      	beq.n	80012c6 <HAL_GPIO_Init+0x21a>
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	4a19      	ldr	r2, [pc, #100]	@ (8001308 <HAL_GPIO_Init+0x25c>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d00d      	beq.n	80012c2 <HAL_GPIO_Init+0x216>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4a18      	ldr	r2, [pc, #96]	@ (800130c <HAL_GPIO_Init+0x260>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d007      	beq.n	80012be <HAL_GPIO_Init+0x212>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4a17      	ldr	r2, [pc, #92]	@ (8001310 <HAL_GPIO_Init+0x264>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d101      	bne.n	80012ba <HAL_GPIO_Init+0x20e>
 80012b6:	2309      	movs	r3, #9
 80012b8:	e02d      	b.n	8001316 <HAL_GPIO_Init+0x26a>
 80012ba:	230a      	movs	r3, #10
 80012bc:	e02b      	b.n	8001316 <HAL_GPIO_Init+0x26a>
 80012be:	2308      	movs	r3, #8
 80012c0:	e029      	b.n	8001316 <HAL_GPIO_Init+0x26a>
 80012c2:	2307      	movs	r3, #7
 80012c4:	e027      	b.n	8001316 <HAL_GPIO_Init+0x26a>
 80012c6:	2306      	movs	r3, #6
 80012c8:	e025      	b.n	8001316 <HAL_GPIO_Init+0x26a>
 80012ca:	2305      	movs	r3, #5
 80012cc:	e023      	b.n	8001316 <HAL_GPIO_Init+0x26a>
 80012ce:	2304      	movs	r3, #4
 80012d0:	e021      	b.n	8001316 <HAL_GPIO_Init+0x26a>
 80012d2:	2303      	movs	r3, #3
 80012d4:	e01f      	b.n	8001316 <HAL_GPIO_Init+0x26a>
 80012d6:	2302      	movs	r3, #2
 80012d8:	e01d      	b.n	8001316 <HAL_GPIO_Init+0x26a>
 80012da:	2301      	movs	r3, #1
 80012dc:	e01b      	b.n	8001316 <HAL_GPIO_Init+0x26a>
 80012de:	bf00      	nop
 80012e0:	58000080 	.word	0x58000080
 80012e4:	58024400 	.word	0x58024400
 80012e8:	58000400 	.word	0x58000400
 80012ec:	58020000 	.word	0x58020000
 80012f0:	58020400 	.word	0x58020400
 80012f4:	58020800 	.word	0x58020800
 80012f8:	58020c00 	.word	0x58020c00
 80012fc:	58021000 	.word	0x58021000
 8001300:	58021400 	.word	0x58021400
 8001304:	58021800 	.word	0x58021800
 8001308:	58021c00 	.word	0x58021c00
 800130c:	58022000 	.word	0x58022000
 8001310:	58022400 	.word	0x58022400
 8001314:	2300      	movs	r3, #0
 8001316:	69fa      	ldr	r2, [r7, #28]
 8001318:	f002 0203 	and.w	r2, r2, #3
 800131c:	0092      	lsls	r2, r2, #2
 800131e:	4093      	lsls	r3, r2
 8001320:	69ba      	ldr	r2, [r7, #24]
 8001322:	4313      	orrs	r3, r2
 8001324:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001326:	4938      	ldr	r1, [pc, #224]	@ (8001408 <HAL_GPIO_Init+0x35c>)
 8001328:	69fb      	ldr	r3, [r7, #28]
 800132a:	089b      	lsrs	r3, r3, #2
 800132c:	3302      	adds	r3, #2
 800132e:	69ba      	ldr	r2, [r7, #24]
 8001330:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001334:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	43db      	mvns	r3, r3
 8001340:	69ba      	ldr	r2, [r7, #24]
 8001342:	4013      	ands	r3, r2
 8001344:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800134e:	2b00      	cmp	r3, #0
 8001350:	d003      	beq.n	800135a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	4313      	orrs	r3, r2
 8001358:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800135a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800135e:	69bb      	ldr	r3, [r7, #24]
 8001360:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001362:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	43db      	mvns	r3, r3
 800136e:	69ba      	ldr	r2, [r7, #24]
 8001370:	4013      	ands	r3, r2
 8001372:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800137c:	2b00      	cmp	r3, #0
 800137e:	d003      	beq.n	8001388 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001380:	69ba      	ldr	r2, [r7, #24]
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	4313      	orrs	r3, r2
 8001386:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001388:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800138c:	69bb      	ldr	r3, [r7, #24]
 800138e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	43db      	mvns	r3, r3
 800139a:	69ba      	ldr	r2, [r7, #24]
 800139c:	4013      	ands	r3, r2
 800139e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d003      	beq.n	80013b4 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80013b4:	697b      	ldr	r3, [r7, #20]
 80013b6:	69ba      	ldr	r2, [r7, #24]
 80013b8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	43db      	mvns	r3, r3
 80013c4:	69ba      	ldr	r2, [r7, #24]
 80013c6:	4013      	ands	r3, r2
 80013c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d003      	beq.n	80013de <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	4313      	orrs	r3, r2
 80013dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	69ba      	ldr	r2, [r7, #24]
 80013e2:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80013e4:	69fb      	ldr	r3, [r7, #28]
 80013e6:	3301      	adds	r3, #1
 80013e8:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	69fb      	ldr	r3, [r7, #28]
 80013f0:	fa22 f303 	lsr.w	r3, r2, r3
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	f47f ae63 	bne.w	80010c0 <HAL_GPIO_Init+0x14>
  }
}
 80013fa:	bf00      	nop
 80013fc:	bf00      	nop
 80013fe:	3724      	adds	r7, #36	@ 0x24
 8001400:	46bd      	mov	sp, r7
 8001402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001406:	4770      	bx	lr
 8001408:	58000400 	.word	0x58000400

0800140c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	460b      	mov	r3, r1
 8001416:	807b      	strh	r3, [r7, #2]
 8001418:	4613      	mov	r3, r2
 800141a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800141c:	787b      	ldrb	r3, [r7, #1]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d003      	beq.n	800142a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001422:	887a      	ldrh	r2, [r7, #2]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001428:	e003      	b.n	8001432 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800142a:	887b      	ldrh	r3, [r7, #2]
 800142c:	041a      	lsls	r2, r3, #16
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	619a      	str	r2, [r3, #24]
}
 8001432:	bf00      	nop
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
	...

08001440 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8001448:	4b29      	ldr	r3, [pc, #164]	@ (80014f0 <HAL_PWREx_ConfigSupply+0xb0>)
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	f003 0307 	and.w	r3, r3, #7
 8001450:	2b06      	cmp	r3, #6
 8001452:	d00a      	beq.n	800146a <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001454:	4b26      	ldr	r3, [pc, #152]	@ (80014f0 <HAL_PWREx_ConfigSupply+0xb0>)
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	429a      	cmp	r2, r3
 8001460:	d001      	beq.n	8001466 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
 8001464:	e040      	b.n	80014e8 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001466:	2300      	movs	r3, #0
 8001468:	e03e      	b.n	80014e8 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800146a:	4b21      	ldr	r3, [pc, #132]	@ (80014f0 <HAL_PWREx_ConfigSupply+0xb0>)
 800146c:	68db      	ldr	r3, [r3, #12]
 800146e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8001472:	491f      	ldr	r1, [pc, #124]	@ (80014f0 <HAL_PWREx_ConfigSupply+0xb0>)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	4313      	orrs	r3, r2
 8001478:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800147a:	f7ff fcbd 	bl	8000df8 <HAL_GetTick>
 800147e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001480:	e009      	b.n	8001496 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001482:	f7ff fcb9 	bl	8000df8 <HAL_GetTick>
 8001486:	4602      	mov	r2, r0
 8001488:	68fb      	ldr	r3, [r7, #12]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001490:	d901      	bls.n	8001496 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001492:	2301      	movs	r3, #1
 8001494:	e028      	b.n	80014e8 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001496:	4b16      	ldr	r3, [pc, #88]	@ (80014f0 <HAL_PWREx_ConfigSupply+0xb0>)
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800149e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80014a2:	d1ee      	bne.n	8001482 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2b1e      	cmp	r3, #30
 80014a8:	d008      	beq.n	80014bc <HAL_PWREx_ConfigSupply+0x7c>
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80014ae:	d005      	beq.n	80014bc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2b1d      	cmp	r3, #29
 80014b4:	d002      	beq.n	80014bc <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2b2d      	cmp	r3, #45	@ 0x2d
 80014ba:	d114      	bne.n	80014e6 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80014bc:	f7ff fc9c 	bl	8000df8 <HAL_GetTick>
 80014c0:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80014c2:	e009      	b.n	80014d8 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80014c4:	f7ff fc98 	bl	8000df8 <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80014d2:	d901      	bls.n	80014d8 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80014d4:	2301      	movs	r3, #1
 80014d6:	e007      	b.n	80014e8 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80014d8:	4b05      	ldr	r3, [pc, #20]	@ (80014f0 <HAL_PWREx_ConfigSupply+0xb0>)
 80014da:	68db      	ldr	r3, [r3, #12]
 80014dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014e4:	d1ee      	bne.n	80014c4 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80014e6:	2300      	movs	r3, #0
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3710      	adds	r7, #16
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	58024800 	.word	0x58024800

080014f4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b08c      	sub	sp, #48	@ 0x30
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d102      	bne.n	8001508 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	f000 bc48 	b.w	8001d98 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f003 0301 	and.w	r3, r3, #1
 8001510:	2b00      	cmp	r3, #0
 8001512:	f000 8088 	beq.w	8001626 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001516:	4b99      	ldr	r3, [pc, #612]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 8001518:	691b      	ldr	r3, [r3, #16]
 800151a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800151e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001520:	4b96      	ldr	r3, [pc, #600]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 8001522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001524:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001528:	2b10      	cmp	r3, #16
 800152a:	d007      	beq.n	800153c <HAL_RCC_OscConfig+0x48>
 800152c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800152e:	2b18      	cmp	r3, #24
 8001530:	d111      	bne.n	8001556 <HAL_RCC_OscConfig+0x62>
 8001532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001534:	f003 0303 	and.w	r3, r3, #3
 8001538:	2b02      	cmp	r3, #2
 800153a:	d10c      	bne.n	8001556 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800153c:	4b8f      	ldr	r3, [pc, #572]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001544:	2b00      	cmp	r3, #0
 8001546:	d06d      	beq.n	8001624 <HAL_RCC_OscConfig+0x130>
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	685b      	ldr	r3, [r3, #4]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d169      	bne.n	8001624 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001550:	2301      	movs	r3, #1
 8001552:	f000 bc21 	b.w	8001d98 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800155e:	d106      	bne.n	800156e <HAL_RCC_OscConfig+0x7a>
 8001560:	4b86      	ldr	r3, [pc, #536]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a85      	ldr	r2, [pc, #532]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 8001566:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800156a:	6013      	str	r3, [r2, #0]
 800156c:	e02e      	b.n	80015cc <HAL_RCC_OscConfig+0xd8>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d10c      	bne.n	8001590 <HAL_RCC_OscConfig+0x9c>
 8001576:	4b81      	ldr	r3, [pc, #516]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a80      	ldr	r2, [pc, #512]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 800157c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001580:	6013      	str	r3, [r2, #0]
 8001582:	4b7e      	ldr	r3, [pc, #504]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a7d      	ldr	r2, [pc, #500]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 8001588:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800158c:	6013      	str	r3, [r2, #0]
 800158e:	e01d      	b.n	80015cc <HAL_RCC_OscConfig+0xd8>
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001598:	d10c      	bne.n	80015b4 <HAL_RCC_OscConfig+0xc0>
 800159a:	4b78      	ldr	r3, [pc, #480]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a77      	ldr	r2, [pc, #476]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 80015a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015a4:	6013      	str	r3, [r2, #0]
 80015a6:	4b75      	ldr	r3, [pc, #468]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a74      	ldr	r2, [pc, #464]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 80015ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015b0:	6013      	str	r3, [r2, #0]
 80015b2:	e00b      	b.n	80015cc <HAL_RCC_OscConfig+0xd8>
 80015b4:	4b71      	ldr	r3, [pc, #452]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a70      	ldr	r2, [pc, #448]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 80015ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80015be:	6013      	str	r3, [r2, #0]
 80015c0:	4b6e      	ldr	r3, [pc, #440]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4a6d      	ldr	r2, [pc, #436]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 80015c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80015ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d013      	beq.n	80015fc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015d4:	f7ff fc10 	bl	8000df8 <HAL_GetTick>
 80015d8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80015da:	e008      	b.n	80015ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015dc:	f7ff fc0c 	bl	8000df8 <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	2b64      	cmp	r3, #100	@ 0x64
 80015e8:	d901      	bls.n	80015ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80015ea:	2303      	movs	r3, #3
 80015ec:	e3d4      	b.n	8001d98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80015ee:	4b63      	ldr	r3, [pc, #396]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d0f0      	beq.n	80015dc <HAL_RCC_OscConfig+0xe8>
 80015fa:	e014      	b.n	8001626 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015fc:	f7ff fbfc 	bl	8000df8 <HAL_GetTick>
 8001600:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001602:	e008      	b.n	8001616 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001604:	f7ff fbf8 	bl	8000df8 <HAL_GetTick>
 8001608:	4602      	mov	r2, r0
 800160a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800160c:	1ad3      	subs	r3, r2, r3
 800160e:	2b64      	cmp	r3, #100	@ 0x64
 8001610:	d901      	bls.n	8001616 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	e3c0      	b.n	8001d98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001616:	4b59      	ldr	r3, [pc, #356]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800161e:	2b00      	cmp	r3, #0
 8001620:	d1f0      	bne.n	8001604 <HAL_RCC_OscConfig+0x110>
 8001622:	e000      	b.n	8001626 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001624:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f003 0302 	and.w	r3, r3, #2
 800162e:	2b00      	cmp	r3, #0
 8001630:	f000 80ca 	beq.w	80017c8 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001634:	4b51      	ldr	r3, [pc, #324]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 8001636:	691b      	ldr	r3, [r3, #16]
 8001638:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800163c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800163e:	4b4f      	ldr	r3, [pc, #316]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 8001640:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001642:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001644:	6a3b      	ldr	r3, [r7, #32]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d007      	beq.n	800165a <HAL_RCC_OscConfig+0x166>
 800164a:	6a3b      	ldr	r3, [r7, #32]
 800164c:	2b18      	cmp	r3, #24
 800164e:	d156      	bne.n	80016fe <HAL_RCC_OscConfig+0x20a>
 8001650:	69fb      	ldr	r3, [r7, #28]
 8001652:	f003 0303 	and.w	r3, r3, #3
 8001656:	2b00      	cmp	r3, #0
 8001658:	d151      	bne.n	80016fe <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800165a:	4b48      	ldr	r3, [pc, #288]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 0304 	and.w	r3, r3, #4
 8001662:	2b00      	cmp	r3, #0
 8001664:	d005      	beq.n	8001672 <HAL_RCC_OscConfig+0x17e>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	68db      	ldr	r3, [r3, #12]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d101      	bne.n	8001672 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	e392      	b.n	8001d98 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001672:	4b42      	ldr	r3, [pc, #264]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f023 0219 	bic.w	r2, r3, #25
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	68db      	ldr	r3, [r3, #12]
 800167e:	493f      	ldr	r1, [pc, #252]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 8001680:	4313      	orrs	r3, r2
 8001682:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001684:	f7ff fbb8 	bl	8000df8 <HAL_GetTick>
 8001688:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800168a:	e008      	b.n	800169e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800168c:	f7ff fbb4 	bl	8000df8 <HAL_GetTick>
 8001690:	4602      	mov	r2, r0
 8001692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	2b02      	cmp	r3, #2
 8001698:	d901      	bls.n	800169e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800169a:	2303      	movs	r3, #3
 800169c:	e37c      	b.n	8001d98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800169e:	4b37      	ldr	r3, [pc, #220]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f003 0304 	and.w	r3, r3, #4
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d0f0      	beq.n	800168c <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016aa:	f7ff fbb1 	bl	8000e10 <HAL_GetREVID>
 80016ae:	4603      	mov	r3, r0
 80016b0:	f241 0203 	movw	r2, #4099	@ 0x1003
 80016b4:	4293      	cmp	r3, r2
 80016b6:	d817      	bhi.n	80016e8 <HAL_RCC_OscConfig+0x1f4>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	691b      	ldr	r3, [r3, #16]
 80016bc:	2b40      	cmp	r3, #64	@ 0x40
 80016be:	d108      	bne.n	80016d2 <HAL_RCC_OscConfig+0x1de>
 80016c0:	4b2e      	ldr	r3, [pc, #184]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80016c8:	4a2c      	ldr	r2, [pc, #176]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 80016ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016ce:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016d0:	e07a      	b.n	80017c8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016d2:	4b2a      	ldr	r3, [pc, #168]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	691b      	ldr	r3, [r3, #16]
 80016de:	031b      	lsls	r3, r3, #12
 80016e0:	4926      	ldr	r1, [pc, #152]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 80016e2:	4313      	orrs	r3, r2
 80016e4:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016e6:	e06f      	b.n	80017c8 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016e8:	4b24      	ldr	r3, [pc, #144]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	691b      	ldr	r3, [r3, #16]
 80016f4:	061b      	lsls	r3, r3, #24
 80016f6:	4921      	ldr	r1, [pc, #132]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 80016f8:	4313      	orrs	r3, r2
 80016fa:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016fc:	e064      	b.n	80017c8 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d047      	beq.n	8001796 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001706:	4b1d      	ldr	r3, [pc, #116]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f023 0219 	bic.w	r2, r3, #25
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	68db      	ldr	r3, [r3, #12]
 8001712:	491a      	ldr	r1, [pc, #104]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 8001714:	4313      	orrs	r3, r2
 8001716:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001718:	f7ff fb6e 	bl	8000df8 <HAL_GetTick>
 800171c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800171e:	e008      	b.n	8001732 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001720:	f7ff fb6a 	bl	8000df8 <HAL_GetTick>
 8001724:	4602      	mov	r2, r0
 8001726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	2b02      	cmp	r3, #2
 800172c:	d901      	bls.n	8001732 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800172e:	2303      	movs	r3, #3
 8001730:	e332      	b.n	8001d98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001732:	4b12      	ldr	r3, [pc, #72]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 0304 	and.w	r3, r3, #4
 800173a:	2b00      	cmp	r3, #0
 800173c:	d0f0      	beq.n	8001720 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800173e:	f7ff fb67 	bl	8000e10 <HAL_GetREVID>
 8001742:	4603      	mov	r3, r0
 8001744:	f241 0203 	movw	r2, #4099	@ 0x1003
 8001748:	4293      	cmp	r3, r2
 800174a:	d819      	bhi.n	8001780 <HAL_RCC_OscConfig+0x28c>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	691b      	ldr	r3, [r3, #16]
 8001750:	2b40      	cmp	r3, #64	@ 0x40
 8001752:	d108      	bne.n	8001766 <HAL_RCC_OscConfig+0x272>
 8001754:	4b09      	ldr	r3, [pc, #36]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800175c:	4a07      	ldr	r2, [pc, #28]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 800175e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001762:	6053      	str	r3, [r2, #4]
 8001764:	e030      	b.n	80017c8 <HAL_RCC_OscConfig+0x2d4>
 8001766:	4b05      	ldr	r3, [pc, #20]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	691b      	ldr	r3, [r3, #16]
 8001772:	031b      	lsls	r3, r3, #12
 8001774:	4901      	ldr	r1, [pc, #4]	@ (800177c <HAL_RCC_OscConfig+0x288>)
 8001776:	4313      	orrs	r3, r2
 8001778:	604b      	str	r3, [r1, #4]
 800177a:	e025      	b.n	80017c8 <HAL_RCC_OscConfig+0x2d4>
 800177c:	58024400 	.word	0x58024400
 8001780:	4b9a      	ldr	r3, [pc, #616]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	691b      	ldr	r3, [r3, #16]
 800178c:	061b      	lsls	r3, r3, #24
 800178e:	4997      	ldr	r1, [pc, #604]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 8001790:	4313      	orrs	r3, r2
 8001792:	604b      	str	r3, [r1, #4]
 8001794:	e018      	b.n	80017c8 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001796:	4b95      	ldr	r3, [pc, #596]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a94      	ldr	r2, [pc, #592]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 800179c:	f023 0301 	bic.w	r3, r3, #1
 80017a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017a2:	f7ff fb29 	bl	8000df8 <HAL_GetTick>
 80017a6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80017a8:	e008      	b.n	80017bc <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017aa:	f7ff fb25 	bl	8000df8 <HAL_GetTick>
 80017ae:	4602      	mov	r2, r0
 80017b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d901      	bls.n	80017bc <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80017b8:	2303      	movs	r3, #3
 80017ba:	e2ed      	b.n	8001d98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80017bc:	4b8b      	ldr	r3, [pc, #556]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 0304 	and.w	r3, r3, #4
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d1f0      	bne.n	80017aa <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0310 	and.w	r3, r3, #16
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	f000 80a9 	beq.w	8001928 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80017d6:	4b85      	ldr	r3, [pc, #532]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 80017d8:	691b      	ldr	r3, [r3, #16]
 80017da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80017de:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80017e0:	4b82      	ldr	r3, [pc, #520]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 80017e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017e4:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80017e6:	69bb      	ldr	r3, [r7, #24]
 80017e8:	2b08      	cmp	r3, #8
 80017ea:	d007      	beq.n	80017fc <HAL_RCC_OscConfig+0x308>
 80017ec:	69bb      	ldr	r3, [r7, #24]
 80017ee:	2b18      	cmp	r3, #24
 80017f0:	d13a      	bne.n	8001868 <HAL_RCC_OscConfig+0x374>
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	f003 0303 	and.w	r3, r3, #3
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d135      	bne.n	8001868 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80017fc:	4b7b      	ldr	r3, [pc, #492]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001804:	2b00      	cmp	r3, #0
 8001806:	d005      	beq.n	8001814 <HAL_RCC_OscConfig+0x320>
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	69db      	ldr	r3, [r3, #28]
 800180c:	2b80      	cmp	r3, #128	@ 0x80
 800180e:	d001      	beq.n	8001814 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001810:	2301      	movs	r3, #1
 8001812:	e2c1      	b.n	8001d98 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001814:	f7ff fafc 	bl	8000e10 <HAL_GetREVID>
 8001818:	4603      	mov	r3, r0
 800181a:	f241 0203 	movw	r2, #4099	@ 0x1003
 800181e:	4293      	cmp	r3, r2
 8001820:	d817      	bhi.n	8001852 <HAL_RCC_OscConfig+0x35e>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6a1b      	ldr	r3, [r3, #32]
 8001826:	2b20      	cmp	r3, #32
 8001828:	d108      	bne.n	800183c <HAL_RCC_OscConfig+0x348>
 800182a:	4b70      	ldr	r3, [pc, #448]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 800182c:	685b      	ldr	r3, [r3, #4]
 800182e:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8001832:	4a6e      	ldr	r2, [pc, #440]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 8001834:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001838:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800183a:	e075      	b.n	8001928 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800183c:	4b6b      	ldr	r3, [pc, #428]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6a1b      	ldr	r3, [r3, #32]
 8001848:	069b      	lsls	r3, r3, #26
 800184a:	4968      	ldr	r1, [pc, #416]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 800184c:	4313      	orrs	r3, r2
 800184e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001850:	e06a      	b.n	8001928 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001852:	4b66      	ldr	r3, [pc, #408]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6a1b      	ldr	r3, [r3, #32]
 800185e:	061b      	lsls	r3, r3, #24
 8001860:	4962      	ldr	r1, [pc, #392]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 8001862:	4313      	orrs	r3, r2
 8001864:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001866:	e05f      	b.n	8001928 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	69db      	ldr	r3, [r3, #28]
 800186c:	2b00      	cmp	r3, #0
 800186e:	d042      	beq.n	80018f6 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001870:	4b5e      	ldr	r3, [pc, #376]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	4a5d      	ldr	r2, [pc, #372]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 8001876:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800187a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800187c:	f7ff fabc 	bl	8000df8 <HAL_GetTick>
 8001880:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001882:	e008      	b.n	8001896 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001884:	f7ff fab8 	bl	8000df8 <HAL_GetTick>
 8001888:	4602      	mov	r2, r0
 800188a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	2b02      	cmp	r3, #2
 8001890:	d901      	bls.n	8001896 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001892:	2303      	movs	r3, #3
 8001894:	e280      	b.n	8001d98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001896:	4b55      	ldr	r3, [pc, #340]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d0f0      	beq.n	8001884 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80018a2:	f7ff fab5 	bl	8000e10 <HAL_GetREVID>
 80018a6:	4603      	mov	r3, r0
 80018a8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d817      	bhi.n	80018e0 <HAL_RCC_OscConfig+0x3ec>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6a1b      	ldr	r3, [r3, #32]
 80018b4:	2b20      	cmp	r3, #32
 80018b6:	d108      	bne.n	80018ca <HAL_RCC_OscConfig+0x3d6>
 80018b8:	4b4c      	ldr	r3, [pc, #304]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80018c0:	4a4a      	ldr	r2, [pc, #296]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 80018c2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80018c6:	6053      	str	r3, [r2, #4]
 80018c8:	e02e      	b.n	8001928 <HAL_RCC_OscConfig+0x434>
 80018ca:	4b48      	ldr	r3, [pc, #288]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6a1b      	ldr	r3, [r3, #32]
 80018d6:	069b      	lsls	r3, r3, #26
 80018d8:	4944      	ldr	r1, [pc, #272]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 80018da:	4313      	orrs	r3, r2
 80018dc:	604b      	str	r3, [r1, #4]
 80018de:	e023      	b.n	8001928 <HAL_RCC_OscConfig+0x434>
 80018e0:	4b42      	ldr	r3, [pc, #264]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	6a1b      	ldr	r3, [r3, #32]
 80018ec:	061b      	lsls	r3, r3, #24
 80018ee:	493f      	ldr	r1, [pc, #252]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 80018f0:	4313      	orrs	r3, r2
 80018f2:	60cb      	str	r3, [r1, #12]
 80018f4:	e018      	b.n	8001928 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80018f6:	4b3d      	ldr	r3, [pc, #244]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a3c      	ldr	r2, [pc, #240]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 80018fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001900:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001902:	f7ff fa79 	bl	8000df8 <HAL_GetTick>
 8001906:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001908:	e008      	b.n	800191c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800190a:	f7ff fa75 	bl	8000df8 <HAL_GetTick>
 800190e:	4602      	mov	r2, r0
 8001910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001912:	1ad3      	subs	r3, r2, r3
 8001914:	2b02      	cmp	r3, #2
 8001916:	d901      	bls.n	800191c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001918:	2303      	movs	r3, #3
 800191a:	e23d      	b.n	8001d98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800191c:	4b33      	ldr	r3, [pc, #204]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001924:	2b00      	cmp	r3, #0
 8001926:	d1f0      	bne.n	800190a <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f003 0308 	and.w	r3, r3, #8
 8001930:	2b00      	cmp	r3, #0
 8001932:	d036      	beq.n	80019a2 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	695b      	ldr	r3, [r3, #20]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d019      	beq.n	8001970 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800193c:	4b2b      	ldr	r3, [pc, #172]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 800193e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001940:	4a2a      	ldr	r2, [pc, #168]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 8001942:	f043 0301 	orr.w	r3, r3, #1
 8001946:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001948:	f7ff fa56 	bl	8000df8 <HAL_GetTick>
 800194c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800194e:	e008      	b.n	8001962 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001950:	f7ff fa52 	bl	8000df8 <HAL_GetTick>
 8001954:	4602      	mov	r2, r0
 8001956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	2b02      	cmp	r3, #2
 800195c:	d901      	bls.n	8001962 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	e21a      	b.n	8001d98 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001962:	4b22      	ldr	r3, [pc, #136]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 8001964:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001966:	f003 0302 	and.w	r3, r3, #2
 800196a:	2b00      	cmp	r3, #0
 800196c:	d0f0      	beq.n	8001950 <HAL_RCC_OscConfig+0x45c>
 800196e:	e018      	b.n	80019a2 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001970:	4b1e      	ldr	r3, [pc, #120]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 8001972:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001974:	4a1d      	ldr	r2, [pc, #116]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 8001976:	f023 0301 	bic.w	r3, r3, #1
 800197a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800197c:	f7ff fa3c 	bl	8000df8 <HAL_GetTick>
 8001980:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001982:	e008      	b.n	8001996 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001984:	f7ff fa38 	bl	8000df8 <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	2b02      	cmp	r3, #2
 8001990:	d901      	bls.n	8001996 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001992:	2303      	movs	r3, #3
 8001994:	e200      	b.n	8001d98 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001996:	4b15      	ldr	r3, [pc, #84]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 8001998:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800199a:	f003 0302 	and.w	r3, r3, #2
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d1f0      	bne.n	8001984 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0320 	and.w	r3, r3, #32
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d039      	beq.n	8001a22 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	699b      	ldr	r3, [r3, #24]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d01c      	beq.n	80019f0 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80019b6:	4b0d      	ldr	r3, [pc, #52]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4a0c      	ldr	r2, [pc, #48]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 80019bc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80019c0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80019c2:	f7ff fa19 	bl	8000df8 <HAL_GetTick>
 80019c6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80019c8:	e008      	b.n	80019dc <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80019ca:	f7ff fa15 	bl	8000df8 <HAL_GetTick>
 80019ce:	4602      	mov	r2, r0
 80019d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019d2:	1ad3      	subs	r3, r2, r3
 80019d4:	2b02      	cmp	r3, #2
 80019d6:	d901      	bls.n	80019dc <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80019d8:	2303      	movs	r3, #3
 80019da:	e1dd      	b.n	8001d98 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80019dc:	4b03      	ldr	r3, [pc, #12]	@ (80019ec <HAL_RCC_OscConfig+0x4f8>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d0f0      	beq.n	80019ca <HAL_RCC_OscConfig+0x4d6>
 80019e8:	e01b      	b.n	8001a22 <HAL_RCC_OscConfig+0x52e>
 80019ea:	bf00      	nop
 80019ec:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80019f0:	4b9b      	ldr	r3, [pc, #620]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a9a      	ldr	r2, [pc, #616]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 80019f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80019fa:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80019fc:	f7ff f9fc 	bl	8000df8 <HAL_GetTick>
 8001a00:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001a02:	e008      	b.n	8001a16 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a04:	f7ff f9f8 	bl	8000df8 <HAL_GetTick>
 8001a08:	4602      	mov	r2, r0
 8001a0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a0c:	1ad3      	subs	r3, r2, r3
 8001a0e:	2b02      	cmp	r3, #2
 8001a10:	d901      	bls.n	8001a16 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e1c0      	b.n	8001d98 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001a16:	4b92      	ldr	r3, [pc, #584]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d1f0      	bne.n	8001a04 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 0304 	and.w	r3, r3, #4
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	f000 8081 	beq.w	8001b32 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001a30:	4b8c      	ldr	r3, [pc, #560]	@ (8001c64 <HAL_RCC_OscConfig+0x770>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a8b      	ldr	r2, [pc, #556]	@ (8001c64 <HAL_RCC_OscConfig+0x770>)
 8001a36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a3a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001a3c:	f7ff f9dc 	bl	8000df8 <HAL_GetTick>
 8001a40:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001a42:	e008      	b.n	8001a56 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a44:	f7ff f9d8 	bl	8000df8 <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	2b64      	cmp	r3, #100	@ 0x64
 8001a50:	d901      	bls.n	8001a56 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001a52:	2303      	movs	r3, #3
 8001a54:	e1a0      	b.n	8001d98 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001a56:	4b83      	ldr	r3, [pc, #524]	@ (8001c64 <HAL_RCC_OscConfig+0x770>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d0f0      	beq.n	8001a44 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d106      	bne.n	8001a78 <HAL_RCC_OscConfig+0x584>
 8001a6a:	4b7d      	ldr	r3, [pc, #500]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001a6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a6e:	4a7c      	ldr	r2, [pc, #496]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001a70:	f043 0301 	orr.w	r3, r3, #1
 8001a74:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a76:	e02d      	b.n	8001ad4 <HAL_RCC_OscConfig+0x5e0>
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d10c      	bne.n	8001a9a <HAL_RCC_OscConfig+0x5a6>
 8001a80:	4b77      	ldr	r3, [pc, #476]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001a82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a84:	4a76      	ldr	r2, [pc, #472]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001a86:	f023 0301 	bic.w	r3, r3, #1
 8001a8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a8c:	4b74      	ldr	r3, [pc, #464]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001a8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a90:	4a73      	ldr	r2, [pc, #460]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001a92:	f023 0304 	bic.w	r3, r3, #4
 8001a96:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a98:	e01c      	b.n	8001ad4 <HAL_RCC_OscConfig+0x5e0>
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	2b05      	cmp	r3, #5
 8001aa0:	d10c      	bne.n	8001abc <HAL_RCC_OscConfig+0x5c8>
 8001aa2:	4b6f      	ldr	r3, [pc, #444]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001aa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001aa6:	4a6e      	ldr	r2, [pc, #440]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001aa8:	f043 0304 	orr.w	r3, r3, #4
 8001aac:	6713      	str	r3, [r2, #112]	@ 0x70
 8001aae:	4b6c      	ldr	r3, [pc, #432]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001ab0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ab2:	4a6b      	ldr	r2, [pc, #428]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001ab4:	f043 0301 	orr.w	r3, r3, #1
 8001ab8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001aba:	e00b      	b.n	8001ad4 <HAL_RCC_OscConfig+0x5e0>
 8001abc:	4b68      	ldr	r3, [pc, #416]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001abe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ac0:	4a67      	ldr	r2, [pc, #412]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001ac2:	f023 0301 	bic.w	r3, r3, #1
 8001ac6:	6713      	str	r3, [r2, #112]	@ 0x70
 8001ac8:	4b65      	ldr	r3, [pc, #404]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001aca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001acc:	4a64      	ldr	r2, [pc, #400]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001ace:	f023 0304 	bic.w	r3, r3, #4
 8001ad2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d015      	beq.n	8001b08 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001adc:	f7ff f98c 	bl	8000df8 <HAL_GetTick>
 8001ae0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ae2:	e00a      	b.n	8001afa <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ae4:	f7ff f988 	bl	8000df8 <HAL_GetTick>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d901      	bls.n	8001afa <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001af6:	2303      	movs	r3, #3
 8001af8:	e14e      	b.n	8001d98 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001afa:	4b59      	ldr	r3, [pc, #356]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001afe:	f003 0302 	and.w	r3, r3, #2
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d0ee      	beq.n	8001ae4 <HAL_RCC_OscConfig+0x5f0>
 8001b06:	e014      	b.n	8001b32 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b08:	f7ff f976 	bl	8000df8 <HAL_GetTick>
 8001b0c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001b0e:	e00a      	b.n	8001b26 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b10:	f7ff f972 	bl	8000df8 <HAL_GetTick>
 8001b14:	4602      	mov	r2, r0
 8001b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d901      	bls.n	8001b26 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001b22:	2303      	movs	r3, #3
 8001b24:	e138      	b.n	8001d98 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001b26:	4b4e      	ldr	r3, [pc, #312]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001b28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001b2a:	f003 0302 	and.w	r3, r3, #2
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d1ee      	bne.n	8001b10 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	f000 812d 	beq.w	8001d96 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001b3c:	4b48      	ldr	r3, [pc, #288]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001b3e:	691b      	ldr	r3, [r3, #16]
 8001b40:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8001b44:	2b18      	cmp	r3, #24
 8001b46:	f000 80bd 	beq.w	8001cc4 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b4e:	2b02      	cmp	r3, #2
 8001b50:	f040 809e 	bne.w	8001c90 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b54:	4b42      	ldr	r3, [pc, #264]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a41      	ldr	r2, [pc, #260]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001b5a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001b5e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b60:	f7ff f94a 	bl	8000df8 <HAL_GetTick>
 8001b64:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001b66:	e008      	b.n	8001b7a <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b68:	f7ff f946 	bl	8000df8 <HAL_GetTick>
 8001b6c:	4602      	mov	r2, r0
 8001b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b70:	1ad3      	subs	r3, r2, r3
 8001b72:	2b02      	cmp	r3, #2
 8001b74:	d901      	bls.n	8001b7a <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001b76:	2303      	movs	r3, #3
 8001b78:	e10e      	b.n	8001d98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001b7a:	4b39      	ldr	r3, [pc, #228]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d1f0      	bne.n	8001b68 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b86:	4b36      	ldr	r3, [pc, #216]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001b88:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001b8a:	4b37      	ldr	r3, [pc, #220]	@ (8001c68 <HAL_RCC_OscConfig+0x774>)
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	687a      	ldr	r2, [r7, #4]
 8001b90:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8001b92:	687a      	ldr	r2, [r7, #4]
 8001b94:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001b96:	0112      	lsls	r2, r2, #4
 8001b98:	430a      	orrs	r2, r1
 8001b9a:	4931      	ldr	r1, [pc, #196]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	628b      	str	r3, [r1, #40]	@ 0x28
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba4:	3b01      	subs	r3, #1
 8001ba6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bae:	3b01      	subs	r3, #1
 8001bb0:	025b      	lsls	r3, r3, #9
 8001bb2:	b29b      	uxth	r3, r3
 8001bb4:	431a      	orrs	r2, r3
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bba:	3b01      	subs	r3, #1
 8001bbc:	041b      	lsls	r3, r3, #16
 8001bbe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001bc2:	431a      	orrs	r2, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bc8:	3b01      	subs	r3, #1
 8001bca:	061b      	lsls	r3, r3, #24
 8001bcc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8001bd0:	4923      	ldr	r1, [pc, #140]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001bd6:	4b22      	ldr	r3, [pc, #136]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bda:	4a21      	ldr	r2, [pc, #132]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001bdc:	f023 0301 	bic.w	r3, r3, #1
 8001be0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001be2:	4b1f      	ldr	r3, [pc, #124]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001be4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001be6:	4b21      	ldr	r3, [pc, #132]	@ (8001c6c <HAL_RCC_OscConfig+0x778>)
 8001be8:	4013      	ands	r3, r2
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001bee:	00d2      	lsls	r2, r2, #3
 8001bf0:	491b      	ldr	r1, [pc, #108]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001bf6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bfa:	f023 020c 	bic.w	r2, r3, #12
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c02:	4917      	ldr	r1, [pc, #92]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001c04:	4313      	orrs	r3, r2
 8001c06:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001c08:	4b15      	ldr	r3, [pc, #84]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c0c:	f023 0202 	bic.w	r2, r3, #2
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c14:	4912      	ldr	r1, [pc, #72]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001c16:	4313      	orrs	r3, r2
 8001c18:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001c1a:	4b11      	ldr	r3, [pc, #68]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c1e:	4a10      	ldr	r2, [pc, #64]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001c20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c24:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001c26:	4b0e      	ldr	r3, [pc, #56]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c2a:	4a0d      	ldr	r2, [pc, #52]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001c2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c30:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001c32:	4b0b      	ldr	r3, [pc, #44]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c36:	4a0a      	ldr	r2, [pc, #40]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001c38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001c3c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001c3e:	4b08      	ldr	r3, [pc, #32]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001c40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c42:	4a07      	ldr	r2, [pc, #28]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001c44:	f043 0301 	orr.w	r3, r3, #1
 8001c48:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c4a:	4b05      	ldr	r3, [pc, #20]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	4a04      	ldr	r2, [pc, #16]	@ (8001c60 <HAL_RCC_OscConfig+0x76c>)
 8001c50:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c56:	f7ff f8cf 	bl	8000df8 <HAL_GetTick>
 8001c5a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001c5c:	e011      	b.n	8001c82 <HAL_RCC_OscConfig+0x78e>
 8001c5e:	bf00      	nop
 8001c60:	58024400 	.word	0x58024400
 8001c64:	58024800 	.word	0x58024800
 8001c68:	fffffc0c 	.word	0xfffffc0c
 8001c6c:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c70:	f7ff f8c2 	bl	8000df8 <HAL_GetTick>
 8001c74:	4602      	mov	r2, r0
 8001c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c78:	1ad3      	subs	r3, r2, r3
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d901      	bls.n	8001c82 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e08a      	b.n	8001d98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001c82:	4b47      	ldr	r3, [pc, #284]	@ (8001da0 <HAL_RCC_OscConfig+0x8ac>)
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d0f0      	beq.n	8001c70 <HAL_RCC_OscConfig+0x77c>
 8001c8e:	e082      	b.n	8001d96 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c90:	4b43      	ldr	r3, [pc, #268]	@ (8001da0 <HAL_RCC_OscConfig+0x8ac>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a42      	ldr	r2, [pc, #264]	@ (8001da0 <HAL_RCC_OscConfig+0x8ac>)
 8001c96:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c9c:	f7ff f8ac 	bl	8000df8 <HAL_GetTick>
 8001ca0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001ca2:	e008      	b.n	8001cb6 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ca4:	f7ff f8a8 	bl	8000df8 <HAL_GetTick>
 8001ca8:	4602      	mov	r2, r0
 8001caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cac:	1ad3      	subs	r3, r2, r3
 8001cae:	2b02      	cmp	r3, #2
 8001cb0:	d901      	bls.n	8001cb6 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001cb2:	2303      	movs	r3, #3
 8001cb4:	e070      	b.n	8001d98 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001cb6:	4b3a      	ldr	r3, [pc, #232]	@ (8001da0 <HAL_RCC_OscConfig+0x8ac>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d1f0      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x7b0>
 8001cc2:	e068      	b.n	8001d96 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8001cc4:	4b36      	ldr	r3, [pc, #216]	@ (8001da0 <HAL_RCC_OscConfig+0x8ac>)
 8001cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cc8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8001cca:	4b35      	ldr	r3, [pc, #212]	@ (8001da0 <HAL_RCC_OscConfig+0x8ac>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cce:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d031      	beq.n	8001d3c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cd8:	693b      	ldr	r3, [r7, #16]
 8001cda:	f003 0203 	and.w	r2, r3, #3
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ce2:	429a      	cmp	r2, r3
 8001ce4:	d12a      	bne.n	8001d3c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	091b      	lsrs	r3, r3, #4
 8001cea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001cf2:	429a      	cmp	r2, r3
 8001cf4:	d122      	bne.n	8001d3c <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d00:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d11a      	bne.n	8001d3c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	0a5b      	lsrs	r3, r3, #9
 8001d0a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d12:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d111      	bne.n	8001d3c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	0c1b      	lsrs	r3, r3, #16
 8001d1c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d24:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d108      	bne.n	8001d3c <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	0e1b      	lsrs	r3, r3, #24
 8001d2e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d36:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d001      	beq.n	8001d40 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e02b      	b.n	8001d98 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8001d40:	4b17      	ldr	r3, [pc, #92]	@ (8001da0 <HAL_RCC_OscConfig+0x8ac>)
 8001d42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d44:	08db      	lsrs	r3, r3, #3
 8001d46:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8001d4a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d50:	693a      	ldr	r2, [r7, #16]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	d01f      	beq.n	8001d96 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8001d56:	4b12      	ldr	r3, [pc, #72]	@ (8001da0 <HAL_RCC_OscConfig+0x8ac>)
 8001d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d5a:	4a11      	ldr	r2, [pc, #68]	@ (8001da0 <HAL_RCC_OscConfig+0x8ac>)
 8001d5c:	f023 0301 	bic.w	r3, r3, #1
 8001d60:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001d62:	f7ff f849 	bl	8000df8 <HAL_GetTick>
 8001d66:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8001d68:	bf00      	nop
 8001d6a:	f7ff f845 	bl	8000df8 <HAL_GetTick>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d0f9      	beq.n	8001d6a <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001d76:	4b0a      	ldr	r3, [pc, #40]	@ (8001da0 <HAL_RCC_OscConfig+0x8ac>)
 8001d78:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001d7a:	4b0a      	ldr	r3, [pc, #40]	@ (8001da4 <HAL_RCC_OscConfig+0x8b0>)
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	687a      	ldr	r2, [r7, #4]
 8001d80:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001d82:	00d2      	lsls	r2, r2, #3
 8001d84:	4906      	ldr	r1, [pc, #24]	@ (8001da0 <HAL_RCC_OscConfig+0x8ac>)
 8001d86:	4313      	orrs	r3, r2
 8001d88:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8001d8a:	4b05      	ldr	r3, [pc, #20]	@ (8001da0 <HAL_RCC_OscConfig+0x8ac>)
 8001d8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d8e:	4a04      	ldr	r2, [pc, #16]	@ (8001da0 <HAL_RCC_OscConfig+0x8ac>)
 8001d90:	f043 0301 	orr.w	r3, r3, #1
 8001d94:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8001d96:	2300      	movs	r3, #0
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	3730      	adds	r7, #48	@ 0x30
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	58024400 	.word	0x58024400
 8001da4:	ffff0007 	.word	0xffff0007

08001da8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
 8001db0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d101      	bne.n	8001dbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	e19c      	b.n	80020f6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001dbc:	4b8a      	ldr	r3, [pc, #552]	@ (8001fe8 <HAL_RCC_ClockConfig+0x240>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 030f 	and.w	r3, r3, #15
 8001dc4:	683a      	ldr	r2, [r7, #0]
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d910      	bls.n	8001dec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dca:	4b87      	ldr	r3, [pc, #540]	@ (8001fe8 <HAL_RCC_ClockConfig+0x240>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f023 020f 	bic.w	r2, r3, #15
 8001dd2:	4985      	ldr	r1, [pc, #532]	@ (8001fe8 <HAL_RCC_ClockConfig+0x240>)
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dda:	4b83      	ldr	r3, [pc, #524]	@ (8001fe8 <HAL_RCC_ClockConfig+0x240>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f003 030f 	and.w	r3, r3, #15
 8001de2:	683a      	ldr	r2, [r7, #0]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d001      	beq.n	8001dec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e184      	b.n	80020f6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f003 0304 	and.w	r3, r3, #4
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d010      	beq.n	8001e1a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	691a      	ldr	r2, [r3, #16]
 8001dfc:	4b7b      	ldr	r3, [pc, #492]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001dfe:	699b      	ldr	r3, [r3, #24]
 8001e00:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e04:	429a      	cmp	r2, r3
 8001e06:	d908      	bls.n	8001e1a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8001e08:	4b78      	ldr	r3, [pc, #480]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001e0a:	699b      	ldr	r3, [r3, #24]
 8001e0c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	691b      	ldr	r3, [r3, #16]
 8001e14:	4975      	ldr	r1, [pc, #468]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001e16:	4313      	orrs	r3, r2
 8001e18:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f003 0308 	and.w	r3, r3, #8
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d010      	beq.n	8001e48 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	695a      	ldr	r2, [r3, #20]
 8001e2a:	4b70      	ldr	r3, [pc, #448]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001e2c:	69db      	ldr	r3, [r3, #28]
 8001e2e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d908      	bls.n	8001e48 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8001e36:	4b6d      	ldr	r3, [pc, #436]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001e38:	69db      	ldr	r3, [r3, #28]
 8001e3a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	695b      	ldr	r3, [r3, #20]
 8001e42:	496a      	ldr	r1, [pc, #424]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001e44:	4313      	orrs	r3, r2
 8001e46:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f003 0310 	and.w	r3, r3, #16
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d010      	beq.n	8001e76 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	699a      	ldr	r2, [r3, #24]
 8001e58:	4b64      	ldr	r3, [pc, #400]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001e5a:	69db      	ldr	r3, [r3, #28]
 8001e5c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8001e60:	429a      	cmp	r2, r3
 8001e62:	d908      	bls.n	8001e76 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8001e64:	4b61      	ldr	r3, [pc, #388]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001e66:	69db      	ldr	r3, [r3, #28]
 8001e68:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	495e      	ldr	r1, [pc, #376]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001e72:	4313      	orrs	r3, r2
 8001e74:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0320 	and.w	r3, r3, #32
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d010      	beq.n	8001ea4 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	69da      	ldr	r2, [r3, #28]
 8001e86:	4b59      	ldr	r3, [pc, #356]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001e88:	6a1b      	ldr	r3, [r3, #32]
 8001e8a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d908      	bls.n	8001ea4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8001e92:	4b56      	ldr	r3, [pc, #344]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001e94:	6a1b      	ldr	r3, [r3, #32]
 8001e96:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	69db      	ldr	r3, [r3, #28]
 8001e9e:	4953      	ldr	r1, [pc, #332]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 0302 	and.w	r3, r3, #2
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d010      	beq.n	8001ed2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	68da      	ldr	r2, [r3, #12]
 8001eb4:	4b4d      	ldr	r3, [pc, #308]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001eb6:	699b      	ldr	r3, [r3, #24]
 8001eb8:	f003 030f 	and.w	r3, r3, #15
 8001ebc:	429a      	cmp	r2, r3
 8001ebe:	d908      	bls.n	8001ed2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ec0:	4b4a      	ldr	r3, [pc, #296]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001ec2:	699b      	ldr	r3, [r3, #24]
 8001ec4:	f023 020f 	bic.w	r2, r3, #15
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	68db      	ldr	r3, [r3, #12]
 8001ecc:	4947      	ldr	r1, [pc, #284]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	f003 0301 	and.w	r3, r3, #1
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d055      	beq.n	8001f8a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8001ede:	4b43      	ldr	r3, [pc, #268]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001ee0:	699b      	ldr	r3, [r3, #24]
 8001ee2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	4940      	ldr	r1, [pc, #256]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001eec:	4313      	orrs	r3, r2
 8001eee:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d107      	bne.n	8001f08 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001ef8:	4b3c      	ldr	r3, [pc, #240]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d121      	bne.n	8001f48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e0f6      	b.n	80020f6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	2b03      	cmp	r3, #3
 8001f0e:	d107      	bne.n	8001f20 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001f10:	4b36      	ldr	r3, [pc, #216]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d115      	bne.n	8001f48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e0ea      	b.n	80020f6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d107      	bne.n	8001f38 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001f28:	4b30      	ldr	r3, [pc, #192]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d109      	bne.n	8001f48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e0de      	b.n	80020f6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001f38:	4b2c      	ldr	r3, [pc, #176]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f003 0304 	and.w	r3, r3, #4
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d101      	bne.n	8001f48 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e0d6      	b.n	80020f6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001f48:	4b28      	ldr	r3, [pc, #160]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001f4a:	691b      	ldr	r3, [r3, #16]
 8001f4c:	f023 0207 	bic.w	r2, r3, #7
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	4925      	ldr	r1, [pc, #148]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001f56:	4313      	orrs	r3, r2
 8001f58:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001f5a:	f7fe ff4d 	bl	8000df8 <HAL_GetTick>
 8001f5e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f60:	e00a      	b.n	8001f78 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f62:	f7fe ff49 	bl	8000df8 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d901      	bls.n	8001f78 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8001f74:	2303      	movs	r3, #3
 8001f76:	e0be      	b.n	80020f6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f78:	4b1c      	ldr	r3, [pc, #112]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001f7a:	691b      	ldr	r3, [r3, #16]
 8001f7c:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	00db      	lsls	r3, r3, #3
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d1eb      	bne.n	8001f62 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d010      	beq.n	8001fb8 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	68da      	ldr	r2, [r3, #12]
 8001f9a:	4b14      	ldr	r3, [pc, #80]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001f9c:	699b      	ldr	r3, [r3, #24]
 8001f9e:	f003 030f 	and.w	r3, r3, #15
 8001fa2:	429a      	cmp	r2, r3
 8001fa4:	d208      	bcs.n	8001fb8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fa6:	4b11      	ldr	r3, [pc, #68]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001fa8:	699b      	ldr	r3, [r3, #24]
 8001faa:	f023 020f 	bic.w	r2, r3, #15
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	68db      	ldr	r3, [r3, #12]
 8001fb2:	490e      	ldr	r1, [pc, #56]	@ (8001fec <HAL_RCC_ClockConfig+0x244>)
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001fb8:	4b0b      	ldr	r3, [pc, #44]	@ (8001fe8 <HAL_RCC_ClockConfig+0x240>)
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f003 030f 	and.w	r3, r3, #15
 8001fc0:	683a      	ldr	r2, [r7, #0]
 8001fc2:	429a      	cmp	r2, r3
 8001fc4:	d214      	bcs.n	8001ff0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fc6:	4b08      	ldr	r3, [pc, #32]	@ (8001fe8 <HAL_RCC_ClockConfig+0x240>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f023 020f 	bic.w	r2, r3, #15
 8001fce:	4906      	ldr	r1, [pc, #24]	@ (8001fe8 <HAL_RCC_ClockConfig+0x240>)
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	4313      	orrs	r3, r2
 8001fd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fd6:	4b04      	ldr	r3, [pc, #16]	@ (8001fe8 <HAL_RCC_ClockConfig+0x240>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f003 030f 	and.w	r3, r3, #15
 8001fde:	683a      	ldr	r2, [r7, #0]
 8001fe0:	429a      	cmp	r2, r3
 8001fe2:	d005      	beq.n	8001ff0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8001fe4:	2301      	movs	r3, #1
 8001fe6:	e086      	b.n	80020f6 <HAL_RCC_ClockConfig+0x34e>
 8001fe8:	52002000 	.word	0x52002000
 8001fec:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f003 0304 	and.w	r3, r3, #4
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d010      	beq.n	800201e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	691a      	ldr	r2, [r3, #16]
 8002000:	4b3f      	ldr	r3, [pc, #252]	@ (8002100 <HAL_RCC_ClockConfig+0x358>)
 8002002:	699b      	ldr	r3, [r3, #24]
 8002004:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002008:	429a      	cmp	r2, r3
 800200a:	d208      	bcs.n	800201e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800200c:	4b3c      	ldr	r3, [pc, #240]	@ (8002100 <HAL_RCC_ClockConfig+0x358>)
 800200e:	699b      	ldr	r3, [r3, #24]
 8002010:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	691b      	ldr	r3, [r3, #16]
 8002018:	4939      	ldr	r1, [pc, #228]	@ (8002100 <HAL_RCC_ClockConfig+0x358>)
 800201a:	4313      	orrs	r3, r2
 800201c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0308 	and.w	r3, r3, #8
 8002026:	2b00      	cmp	r3, #0
 8002028:	d010      	beq.n	800204c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	695a      	ldr	r2, [r3, #20]
 800202e:	4b34      	ldr	r3, [pc, #208]	@ (8002100 <HAL_RCC_ClockConfig+0x358>)
 8002030:	69db      	ldr	r3, [r3, #28]
 8002032:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002036:	429a      	cmp	r2, r3
 8002038:	d208      	bcs.n	800204c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800203a:	4b31      	ldr	r3, [pc, #196]	@ (8002100 <HAL_RCC_ClockConfig+0x358>)
 800203c:	69db      	ldr	r3, [r3, #28]
 800203e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	695b      	ldr	r3, [r3, #20]
 8002046:	492e      	ldr	r1, [pc, #184]	@ (8002100 <HAL_RCC_ClockConfig+0x358>)
 8002048:	4313      	orrs	r3, r2
 800204a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f003 0310 	and.w	r3, r3, #16
 8002054:	2b00      	cmp	r3, #0
 8002056:	d010      	beq.n	800207a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	699a      	ldr	r2, [r3, #24]
 800205c:	4b28      	ldr	r3, [pc, #160]	@ (8002100 <HAL_RCC_ClockConfig+0x358>)
 800205e:	69db      	ldr	r3, [r3, #28]
 8002060:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002064:	429a      	cmp	r2, r3
 8002066:	d208      	bcs.n	800207a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002068:	4b25      	ldr	r3, [pc, #148]	@ (8002100 <HAL_RCC_ClockConfig+0x358>)
 800206a:	69db      	ldr	r3, [r3, #28]
 800206c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	699b      	ldr	r3, [r3, #24]
 8002074:	4922      	ldr	r1, [pc, #136]	@ (8002100 <HAL_RCC_ClockConfig+0x358>)
 8002076:	4313      	orrs	r3, r2
 8002078:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	f003 0320 	and.w	r3, r3, #32
 8002082:	2b00      	cmp	r3, #0
 8002084:	d010      	beq.n	80020a8 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	69da      	ldr	r2, [r3, #28]
 800208a:	4b1d      	ldr	r3, [pc, #116]	@ (8002100 <HAL_RCC_ClockConfig+0x358>)
 800208c:	6a1b      	ldr	r3, [r3, #32]
 800208e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002092:	429a      	cmp	r2, r3
 8002094:	d208      	bcs.n	80020a8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002096:	4b1a      	ldr	r3, [pc, #104]	@ (8002100 <HAL_RCC_ClockConfig+0x358>)
 8002098:	6a1b      	ldr	r3, [r3, #32]
 800209a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	69db      	ldr	r3, [r3, #28]
 80020a2:	4917      	ldr	r1, [pc, #92]	@ (8002100 <HAL_RCC_ClockConfig+0x358>)
 80020a4:	4313      	orrs	r3, r2
 80020a6:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80020a8:	f000 f834 	bl	8002114 <HAL_RCC_GetSysClockFreq>
 80020ac:	4602      	mov	r2, r0
 80020ae:	4b14      	ldr	r3, [pc, #80]	@ (8002100 <HAL_RCC_ClockConfig+0x358>)
 80020b0:	699b      	ldr	r3, [r3, #24]
 80020b2:	0a1b      	lsrs	r3, r3, #8
 80020b4:	f003 030f 	and.w	r3, r3, #15
 80020b8:	4912      	ldr	r1, [pc, #72]	@ (8002104 <HAL_RCC_ClockConfig+0x35c>)
 80020ba:	5ccb      	ldrb	r3, [r1, r3]
 80020bc:	f003 031f 	and.w	r3, r3, #31
 80020c0:	fa22 f303 	lsr.w	r3, r2, r3
 80020c4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80020c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002100 <HAL_RCC_ClockConfig+0x358>)
 80020c8:	699b      	ldr	r3, [r3, #24]
 80020ca:	f003 030f 	and.w	r3, r3, #15
 80020ce:	4a0d      	ldr	r2, [pc, #52]	@ (8002104 <HAL_RCC_ClockConfig+0x35c>)
 80020d0:	5cd3      	ldrb	r3, [r2, r3]
 80020d2:	f003 031f 	and.w	r3, r3, #31
 80020d6:	693a      	ldr	r2, [r7, #16]
 80020d8:	fa22 f303 	lsr.w	r3, r2, r3
 80020dc:	4a0a      	ldr	r2, [pc, #40]	@ (8002108 <HAL_RCC_ClockConfig+0x360>)
 80020de:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80020e0:	4a0a      	ldr	r2, [pc, #40]	@ (800210c <HAL_RCC_ClockConfig+0x364>)
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80020e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002110 <HAL_RCC_ClockConfig+0x368>)
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7fe fe3a 	bl	8000d64 <HAL_InitTick>
 80020f0:	4603      	mov	r3, r0
 80020f2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80020f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3718      	adds	r7, #24
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	58024400 	.word	0x58024400
 8002104:	08003a70 	.word	0x08003a70
 8002108:	24000004 	.word	0x24000004
 800210c:	24000000 	.word	0x24000000
 8002110:	24000024 	.word	0x24000024

08002114 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002114:	b480      	push	{r7}
 8002116:	b089      	sub	sp, #36	@ 0x24
 8002118:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800211a:	4bb3      	ldr	r3, [pc, #716]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800211c:	691b      	ldr	r3, [r3, #16]
 800211e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002122:	2b18      	cmp	r3, #24
 8002124:	f200 8155 	bhi.w	80023d2 <HAL_RCC_GetSysClockFreq+0x2be>
 8002128:	a201      	add	r2, pc, #4	@ (adr r2, 8002130 <HAL_RCC_GetSysClockFreq+0x1c>)
 800212a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800212e:	bf00      	nop
 8002130:	08002195 	.word	0x08002195
 8002134:	080023d3 	.word	0x080023d3
 8002138:	080023d3 	.word	0x080023d3
 800213c:	080023d3 	.word	0x080023d3
 8002140:	080023d3 	.word	0x080023d3
 8002144:	080023d3 	.word	0x080023d3
 8002148:	080023d3 	.word	0x080023d3
 800214c:	080023d3 	.word	0x080023d3
 8002150:	080021bb 	.word	0x080021bb
 8002154:	080023d3 	.word	0x080023d3
 8002158:	080023d3 	.word	0x080023d3
 800215c:	080023d3 	.word	0x080023d3
 8002160:	080023d3 	.word	0x080023d3
 8002164:	080023d3 	.word	0x080023d3
 8002168:	080023d3 	.word	0x080023d3
 800216c:	080023d3 	.word	0x080023d3
 8002170:	080021c1 	.word	0x080021c1
 8002174:	080023d3 	.word	0x080023d3
 8002178:	080023d3 	.word	0x080023d3
 800217c:	080023d3 	.word	0x080023d3
 8002180:	080023d3 	.word	0x080023d3
 8002184:	080023d3 	.word	0x080023d3
 8002188:	080023d3 	.word	0x080023d3
 800218c:	080023d3 	.word	0x080023d3
 8002190:	080021c7 	.word	0x080021c7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002194:	4b94      	ldr	r3, [pc, #592]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f003 0320 	and.w	r3, r3, #32
 800219c:	2b00      	cmp	r3, #0
 800219e:	d009      	beq.n	80021b4 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80021a0:	4b91      	ldr	r3, [pc, #580]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	08db      	lsrs	r3, r3, #3
 80021a6:	f003 0303 	and.w	r3, r3, #3
 80021aa:	4a90      	ldr	r2, [pc, #576]	@ (80023ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 80021ac:	fa22 f303 	lsr.w	r3, r2, r3
 80021b0:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80021b2:	e111      	b.n	80023d8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80021b4:	4b8d      	ldr	r3, [pc, #564]	@ (80023ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 80021b6:	61bb      	str	r3, [r7, #24]
      break;
 80021b8:	e10e      	b.n	80023d8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80021ba:	4b8d      	ldr	r3, [pc, #564]	@ (80023f0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80021bc:	61bb      	str	r3, [r7, #24]
      break;
 80021be:	e10b      	b.n	80023d8 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80021c0:	4b8c      	ldr	r3, [pc, #560]	@ (80023f4 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80021c2:	61bb      	str	r3, [r7, #24]
      break;
 80021c4:	e108      	b.n	80023d8 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80021c6:	4b88      	ldr	r3, [pc, #544]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ca:	f003 0303 	and.w	r3, r3, #3
 80021ce:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80021d0:	4b85      	ldr	r3, [pc, #532]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021d4:	091b      	lsrs	r3, r3, #4
 80021d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80021da:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80021dc:	4b82      	ldr	r3, [pc, #520]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021e0:	f003 0301 	and.w	r3, r3, #1
 80021e4:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80021e6:	4b80      	ldr	r3, [pc, #512]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80021e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80021ea:	08db      	lsrs	r3, r3, #3
 80021ec:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80021f0:	68fa      	ldr	r2, [r7, #12]
 80021f2:	fb02 f303 	mul.w	r3, r2, r3
 80021f6:	ee07 3a90 	vmov	s15, r3
 80021fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80021fe:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002202:	693b      	ldr	r3, [r7, #16]
 8002204:	2b00      	cmp	r3, #0
 8002206:	f000 80e1 	beq.w	80023cc <HAL_RCC_GetSysClockFreq+0x2b8>
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	2b02      	cmp	r3, #2
 800220e:	f000 8083 	beq.w	8002318 <HAL_RCC_GetSysClockFreq+0x204>
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	2b02      	cmp	r3, #2
 8002216:	f200 80a1 	bhi.w	800235c <HAL_RCC_GetSysClockFreq+0x248>
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d003      	beq.n	8002228 <HAL_RCC_GetSysClockFreq+0x114>
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	2b01      	cmp	r3, #1
 8002224:	d056      	beq.n	80022d4 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002226:	e099      	b.n	800235c <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002228:	4b6f      	ldr	r3, [pc, #444]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0320 	and.w	r3, r3, #32
 8002230:	2b00      	cmp	r3, #0
 8002232:	d02d      	beq.n	8002290 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002234:	4b6c      	ldr	r3, [pc, #432]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	08db      	lsrs	r3, r3, #3
 800223a:	f003 0303 	and.w	r3, r3, #3
 800223e:	4a6b      	ldr	r2, [pc, #428]	@ (80023ec <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002240:	fa22 f303 	lsr.w	r3, r2, r3
 8002244:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	ee07 3a90 	vmov	s15, r3
 800224c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	ee07 3a90 	vmov	s15, r3
 8002256:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800225a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800225e:	4b62      	ldr	r3, [pc, #392]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002262:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002266:	ee07 3a90 	vmov	s15, r3
 800226a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800226e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002272:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80023f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002276:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800227a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800227e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002282:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002286:	ee67 7a27 	vmul.f32	s15, s14, s15
 800228a:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800228e:	e087      	b.n	80023a0 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	ee07 3a90 	vmov	s15, r3
 8002296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800229a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80023fc <HAL_RCC_GetSysClockFreq+0x2e8>
 800229e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80022a2:	4b51      	ldr	r3, [pc, #324]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022aa:	ee07 3a90 	vmov	s15, r3
 80022ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80022b2:	ed97 6a02 	vldr	s12, [r7, #8]
 80022b6:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80023f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80022ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80022be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80022c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80022c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80022ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022ce:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80022d2:	e065      	b.n	80023a0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80022d4:	693b      	ldr	r3, [r7, #16]
 80022d6:	ee07 3a90 	vmov	s15, r3
 80022da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022de:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002400 <HAL_RCC_GetSysClockFreq+0x2ec>
 80022e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80022e6:	4b40      	ldr	r3, [pc, #256]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80022ee:	ee07 3a90 	vmov	s15, r3
 80022f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80022f6:	ed97 6a02 	vldr	s12, [r7, #8]
 80022fa:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80023f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 80022fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002302:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002306:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800230a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800230e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002312:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002316:	e043      	b.n	80023a0 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	ee07 3a90 	vmov	s15, r3
 800231e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002322:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002404 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002326:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800232a:	4b2f      	ldr	r3, [pc, #188]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002332:	ee07 3a90 	vmov	s15, r3
 8002336:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800233a:	ed97 6a02 	vldr	s12, [r7, #8]
 800233e:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80023f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002342:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002346:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800234a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800234e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002352:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002356:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800235a:	e021      	b.n	80023a0 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	ee07 3a90 	vmov	s15, r3
 8002362:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002366:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002400 <HAL_RCC_GetSysClockFreq+0x2ec>
 800236a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800236e:	4b1e      	ldr	r3, [pc, #120]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002372:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002376:	ee07 3a90 	vmov	s15, r3
 800237a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800237e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002382:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80023f8 <HAL_RCC_GetSysClockFreq+0x2e4>
 8002386:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800238a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800238e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002392:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002396:	ee67 7a27 	vmul.f32	s15, s14, s15
 800239a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800239e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80023a0:	4b11      	ldr	r3, [pc, #68]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80023a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023a4:	0a5b      	lsrs	r3, r3, #9
 80023a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80023aa:	3301      	adds	r3, #1
 80023ac:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	ee07 3a90 	vmov	s15, r3
 80023b4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80023b8:	edd7 6a07 	vldr	s13, [r7, #28]
 80023bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023c4:	ee17 3a90 	vmov	r3, s15
 80023c8:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80023ca:	e005      	b.n	80023d8 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80023cc:	2300      	movs	r3, #0
 80023ce:	61bb      	str	r3, [r7, #24]
      break;
 80023d0:	e002      	b.n	80023d8 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80023d2:	4b07      	ldr	r3, [pc, #28]	@ (80023f0 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80023d4:	61bb      	str	r3, [r7, #24]
      break;
 80023d6:	bf00      	nop
  }

  return sysclockfreq;
 80023d8:	69bb      	ldr	r3, [r7, #24]
}
 80023da:	4618      	mov	r0, r3
 80023dc:	3724      	adds	r7, #36	@ 0x24
 80023de:	46bd      	mov	sp, r7
 80023e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e4:	4770      	bx	lr
 80023e6:	bf00      	nop
 80023e8:	58024400 	.word	0x58024400
 80023ec:	03d09000 	.word	0x03d09000
 80023f0:	003d0900 	.word	0x003d0900
 80023f4:	017d7840 	.word	0x017d7840
 80023f8:	46000000 	.word	0x46000000
 80023fc:	4c742400 	.word	0x4c742400
 8002400:	4a742400 	.word	0x4a742400
 8002404:	4bbebc20 	.word	0x4bbebc20

08002408 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800240e:	f7ff fe81 	bl	8002114 <HAL_RCC_GetSysClockFreq>
 8002412:	4602      	mov	r2, r0
 8002414:	4b10      	ldr	r3, [pc, #64]	@ (8002458 <HAL_RCC_GetHCLKFreq+0x50>)
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	0a1b      	lsrs	r3, r3, #8
 800241a:	f003 030f 	and.w	r3, r3, #15
 800241e:	490f      	ldr	r1, [pc, #60]	@ (800245c <HAL_RCC_GetHCLKFreq+0x54>)
 8002420:	5ccb      	ldrb	r3, [r1, r3]
 8002422:	f003 031f 	and.w	r3, r3, #31
 8002426:	fa22 f303 	lsr.w	r3, r2, r3
 800242a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800242c:	4b0a      	ldr	r3, [pc, #40]	@ (8002458 <HAL_RCC_GetHCLKFreq+0x50>)
 800242e:	699b      	ldr	r3, [r3, #24]
 8002430:	f003 030f 	and.w	r3, r3, #15
 8002434:	4a09      	ldr	r2, [pc, #36]	@ (800245c <HAL_RCC_GetHCLKFreq+0x54>)
 8002436:	5cd3      	ldrb	r3, [r2, r3]
 8002438:	f003 031f 	and.w	r3, r3, #31
 800243c:	687a      	ldr	r2, [r7, #4]
 800243e:	fa22 f303 	lsr.w	r3, r2, r3
 8002442:	4a07      	ldr	r2, [pc, #28]	@ (8002460 <HAL_RCC_GetHCLKFreq+0x58>)
 8002444:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002446:	4a07      	ldr	r2, [pc, #28]	@ (8002464 <HAL_RCC_GetHCLKFreq+0x5c>)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800244c:	4b04      	ldr	r3, [pc, #16]	@ (8002460 <HAL_RCC_GetHCLKFreq+0x58>)
 800244e:	681b      	ldr	r3, [r3, #0]
}
 8002450:	4618      	mov	r0, r3
 8002452:	3708      	adds	r7, #8
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	58024400 	.word	0x58024400
 800245c:	08003a70 	.word	0x08003a70
 8002460:	24000004 	.word	0x24000004
 8002464:	24000000 	.word	0x24000000

08002468 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800246c:	f7ff ffcc 	bl	8002408 <HAL_RCC_GetHCLKFreq>
 8002470:	4602      	mov	r2, r0
 8002472:	4b06      	ldr	r3, [pc, #24]	@ (800248c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002474:	69db      	ldr	r3, [r3, #28]
 8002476:	091b      	lsrs	r3, r3, #4
 8002478:	f003 0307 	and.w	r3, r3, #7
 800247c:	4904      	ldr	r1, [pc, #16]	@ (8002490 <HAL_RCC_GetPCLK1Freq+0x28>)
 800247e:	5ccb      	ldrb	r3, [r1, r3]
 8002480:	f003 031f 	and.w	r3, r3, #31
 8002484:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8002488:	4618      	mov	r0, r3
 800248a:	bd80      	pop	{r7, pc}
 800248c:	58024400 	.word	0x58024400
 8002490:	08003a70 	.word	0x08003a70

08002494 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8002498:	f7ff ffb6 	bl	8002408 <HAL_RCC_GetHCLKFreq>
 800249c:	4602      	mov	r2, r0
 800249e:	4b06      	ldr	r3, [pc, #24]	@ (80024b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80024a0:	69db      	ldr	r3, [r3, #28]
 80024a2:	0a1b      	lsrs	r3, r3, #8
 80024a4:	f003 0307 	and.w	r3, r3, #7
 80024a8:	4904      	ldr	r1, [pc, #16]	@ (80024bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80024aa:	5ccb      	ldrb	r3, [r1, r3]
 80024ac:	f003 031f 	and.w	r3, r3, #31
 80024b0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	58024400 	.word	0x58024400
 80024bc:	08003a70 	.word	0x08003a70

080024c0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80024c4:	f7ff ffa0 	bl	8002408 <HAL_RCC_GetHCLKFreq>
 80024c8:	4602      	mov	r2, r0
 80024ca:	4b06      	ldr	r3, [pc, #24]	@ (80024e4 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80024cc:	6a1b      	ldr	r3, [r3, #32]
 80024ce:	091b      	lsrs	r3, r3, #4
 80024d0:	f003 0307 	and.w	r3, r3, #7
 80024d4:	4904      	ldr	r1, [pc, #16]	@ (80024e8 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80024d6:	5ccb      	ldrb	r3, [r1, r3]
 80024d8:	f003 031f 	and.w	r3, r3, #31
 80024dc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	58024400 	.word	0x58024400
 80024e8:	08003a70 	.word	0x08003a70

080024ec <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b089      	sub	sp, #36	@ 0x24
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80024f4:	4ba1      	ldr	r3, [pc, #644]	@ (800277c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80024f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024f8:	f003 0303 	and.w	r3, r3, #3
 80024fc:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80024fe:	4b9f      	ldr	r3, [pc, #636]	@ (800277c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002500:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002502:	0b1b      	lsrs	r3, r3, #12
 8002504:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002508:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800250a:	4b9c      	ldr	r3, [pc, #624]	@ (800277c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800250c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800250e:	091b      	lsrs	r3, r3, #4
 8002510:	f003 0301 	and.w	r3, r3, #1
 8002514:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8002516:	4b99      	ldr	r3, [pc, #612]	@ (800277c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002518:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800251a:	08db      	lsrs	r3, r3, #3
 800251c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002520:	693a      	ldr	r2, [r7, #16]
 8002522:	fb02 f303 	mul.w	r3, r2, r3
 8002526:	ee07 3a90 	vmov	s15, r3
 800252a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800252e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	2b00      	cmp	r3, #0
 8002536:	f000 8111 	beq.w	800275c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800253a:	69bb      	ldr	r3, [r7, #24]
 800253c:	2b02      	cmp	r3, #2
 800253e:	f000 8083 	beq.w	8002648 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8002542:	69bb      	ldr	r3, [r7, #24]
 8002544:	2b02      	cmp	r3, #2
 8002546:	f200 80a1 	bhi.w	800268c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d003      	beq.n	8002558 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8002550:	69bb      	ldr	r3, [r7, #24]
 8002552:	2b01      	cmp	r3, #1
 8002554:	d056      	beq.n	8002604 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8002556:	e099      	b.n	800268c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002558:	4b88      	ldr	r3, [pc, #544]	@ (800277c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	f003 0320 	and.w	r3, r3, #32
 8002560:	2b00      	cmp	r3, #0
 8002562:	d02d      	beq.n	80025c0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002564:	4b85      	ldr	r3, [pc, #532]	@ (800277c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	08db      	lsrs	r3, r3, #3
 800256a:	f003 0303 	and.w	r3, r3, #3
 800256e:	4a84      	ldr	r2, [pc, #528]	@ (8002780 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8002570:	fa22 f303 	lsr.w	r3, r2, r3
 8002574:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	ee07 3a90 	vmov	s15, r3
 800257c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	ee07 3a90 	vmov	s15, r3
 8002586:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800258a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800258e:	4b7b      	ldr	r3, [pc, #492]	@ (800277c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002590:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002592:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002596:	ee07 3a90 	vmov	s15, r3
 800259a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800259e:	ed97 6a03 	vldr	s12, [r7, #12]
 80025a2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8002784 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80025a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80025b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ba:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80025be:	e087      	b.n	80026d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	ee07 3a90 	vmov	s15, r3
 80025c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025ca:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8002788 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80025ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025d2:	4b6a      	ldr	r3, [pc, #424]	@ (800277c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80025d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025da:	ee07 3a90 	vmov	s15, r3
 80025de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80025e6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8002784 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80025ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80025f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002602:	e065      	b.n	80026d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002604:	697b      	ldr	r3, [r7, #20]
 8002606:	ee07 3a90 	vmov	s15, r3
 800260a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800260e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800278c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8002612:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002616:	4b59      	ldr	r3, [pc, #356]	@ (800277c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800261a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800261e:	ee07 3a90 	vmov	s15, r3
 8002622:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002626:	ed97 6a03 	vldr	s12, [r7, #12]
 800262a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8002784 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800262e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002632:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002636:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800263a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800263e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002642:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002646:	e043      	b.n	80026d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	ee07 3a90 	vmov	s15, r3
 800264e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002652:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8002790 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8002656:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800265a:	4b48      	ldr	r3, [pc, #288]	@ (800277c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800265c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800265e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002662:	ee07 3a90 	vmov	s15, r3
 8002666:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800266a:	ed97 6a03 	vldr	s12, [r7, #12]
 800266e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8002784 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8002672:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002676:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800267a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800267e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002682:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002686:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800268a:	e021      	b.n	80026d0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	ee07 3a90 	vmov	s15, r3
 8002692:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002696:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800278c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800269a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800269e:	4b37      	ldr	r3, [pc, #220]	@ (800277c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80026a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026a6:	ee07 3a90 	vmov	s15, r3
 80026aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80026ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80026b2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8002784 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80026b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80026ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80026c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80026ce:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80026d0:	4b2a      	ldr	r3, [pc, #168]	@ (800277c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80026d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026d4:	0a5b      	lsrs	r3, r3, #9
 80026d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80026da:	ee07 3a90 	vmov	s15, r3
 80026de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80026e6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80026ea:	edd7 6a07 	vldr	s13, [r7, #28]
 80026ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026f6:	ee17 2a90 	vmov	r2, s15
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80026fe:	4b1f      	ldr	r3, [pc, #124]	@ (800277c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8002700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002702:	0c1b      	lsrs	r3, r3, #16
 8002704:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002708:	ee07 3a90 	vmov	s15, r3
 800270c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002710:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002714:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002718:	edd7 6a07 	vldr	s13, [r7, #28]
 800271c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002720:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002724:	ee17 2a90 	vmov	r2, s15
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800272c:	4b13      	ldr	r3, [pc, #76]	@ (800277c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800272e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002730:	0e1b      	lsrs	r3, r3, #24
 8002732:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002736:	ee07 3a90 	vmov	s15, r3
 800273a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800273e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002742:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002746:	edd7 6a07 	vldr	s13, [r7, #28]
 800274a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800274e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002752:	ee17 2a90 	vmov	r2, s15
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800275a:	e008      	b.n	800276e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2200      	movs	r2, #0
 8002760:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	609a      	str	r2, [r3, #8]
}
 800276e:	bf00      	nop
 8002770:	3724      	adds	r7, #36	@ 0x24
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	58024400 	.word	0x58024400
 8002780:	03d09000 	.word	0x03d09000
 8002784:	46000000 	.word	0x46000000
 8002788:	4c742400 	.word	0x4c742400
 800278c:	4a742400 	.word	0x4a742400
 8002790:	4bbebc20 	.word	0x4bbebc20

08002794 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8002794:	b480      	push	{r7}
 8002796:	b089      	sub	sp, #36	@ 0x24
 8002798:	af00      	add	r7, sp, #0
 800279a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800279c:	4ba1      	ldr	r3, [pc, #644]	@ (8002a24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800279e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027a0:	f003 0303 	and.w	r3, r3, #3
 80027a4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80027a6:	4b9f      	ldr	r3, [pc, #636]	@ (8002a24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80027a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027aa:	0d1b      	lsrs	r3, r3, #20
 80027ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80027b0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80027b2:	4b9c      	ldr	r3, [pc, #624]	@ (8002a24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80027b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027b6:	0a1b      	lsrs	r3, r3, #8
 80027b8:	f003 0301 	and.w	r3, r3, #1
 80027bc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80027be:	4b99      	ldr	r3, [pc, #612]	@ (8002a24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80027c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c2:	08db      	lsrs	r3, r3, #3
 80027c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80027c8:	693a      	ldr	r2, [r7, #16]
 80027ca:	fb02 f303 	mul.w	r3, r2, r3
 80027ce:	ee07 3a90 	vmov	s15, r3
 80027d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027d6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	f000 8111 	beq.w	8002a04 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	2b02      	cmp	r3, #2
 80027e6:	f000 8083 	beq.w	80028f0 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	2b02      	cmp	r3, #2
 80027ee:	f200 80a1 	bhi.w	8002934 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80027f2:	69bb      	ldr	r3, [r7, #24]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d003      	beq.n	8002800 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80027f8:	69bb      	ldr	r3, [r7, #24]
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d056      	beq.n	80028ac <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80027fe:	e099      	b.n	8002934 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002800:	4b88      	ldr	r3, [pc, #544]	@ (8002a24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0320 	and.w	r3, r3, #32
 8002808:	2b00      	cmp	r3, #0
 800280a:	d02d      	beq.n	8002868 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800280c:	4b85      	ldr	r3, [pc, #532]	@ (8002a24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	08db      	lsrs	r3, r3, #3
 8002812:	f003 0303 	and.w	r3, r3, #3
 8002816:	4a84      	ldr	r2, [pc, #528]	@ (8002a28 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8002818:	fa22 f303 	lsr.w	r3, r2, r3
 800281c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800281e:	68bb      	ldr	r3, [r7, #8]
 8002820:	ee07 3a90 	vmov	s15, r3
 8002824:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	ee07 3a90 	vmov	s15, r3
 800282e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002832:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002836:	4b7b      	ldr	r3, [pc, #492]	@ (8002a24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800283a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800283e:	ee07 3a90 	vmov	s15, r3
 8002842:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002846:	ed97 6a03 	vldr	s12, [r7, #12]
 800284a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8002a2c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800284e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002852:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002856:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800285a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800285e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002862:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8002866:	e087      	b.n	8002978 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	ee07 3a90 	vmov	s15, r3
 800286e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002872:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8002a30 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8002876:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800287a:	4b6a      	ldr	r3, [pc, #424]	@ (8002a24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800287c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002882:	ee07 3a90 	vmov	s15, r3
 8002886:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800288a:	ed97 6a03 	vldr	s12, [r7, #12]
 800288e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8002a2c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8002892:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002896:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800289a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800289e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80028a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80028aa:	e065      	b.n	8002978 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80028ac:	697b      	ldr	r3, [r7, #20]
 80028ae:	ee07 3a90 	vmov	s15, r3
 80028b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028b6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8002a34 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80028ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028be:	4b59      	ldr	r3, [pc, #356]	@ (8002a24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80028c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028c6:	ee07 3a90 	vmov	s15, r3
 80028ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80028ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80028d2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8002a2c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80028d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80028da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80028de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80028e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80028e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80028ee:	e043      	b.n	8002978 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	ee07 3a90 	vmov	s15, r3
 80028f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028fa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8002a38 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80028fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002902:	4b48      	ldr	r3, [pc, #288]	@ (8002a24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002904:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002906:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800290a:	ee07 3a90 	vmov	s15, r3
 800290e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002912:	ed97 6a03 	vldr	s12, [r7, #12]
 8002916:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8002a2c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800291a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800291e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002922:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002926:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800292a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800292e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002932:	e021      	b.n	8002978 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	ee07 3a90 	vmov	s15, r3
 800293a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800293e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8002a34 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8002942:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002946:	4b37      	ldr	r3, [pc, #220]	@ (8002a24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8002948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800294e:	ee07 3a90 	vmov	s15, r3
 8002952:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002956:	ed97 6a03 	vldr	s12, [r7, #12]
 800295a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8002a2c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800295e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002962:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002966:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800296a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800296e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002972:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8002976:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8002978:	4b2a      	ldr	r3, [pc, #168]	@ (8002a24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800297a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297c:	0a5b      	lsrs	r3, r3, #9
 800297e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002982:	ee07 3a90 	vmov	s15, r3
 8002986:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800298a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800298e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002992:	edd7 6a07 	vldr	s13, [r7, #28]
 8002996:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800299a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800299e:	ee17 2a90 	vmov	r2, s15
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80029a6:	4b1f      	ldr	r3, [pc, #124]	@ (8002a24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80029a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029aa:	0c1b      	lsrs	r3, r3, #16
 80029ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80029b0:	ee07 3a90 	vmov	s15, r3
 80029b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80029bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80029c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80029c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029cc:	ee17 2a90 	vmov	r2, s15
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80029d4:	4b13      	ldr	r3, [pc, #76]	@ (8002a24 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80029d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d8:	0e1b      	lsrs	r3, r3, #24
 80029da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80029de:	ee07 3a90 	vmov	s15, r3
 80029e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80029ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80029ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80029f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029fa:	ee17 2a90 	vmov	r2, s15
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8002a02:	e008      	b.n	8002a16 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	609a      	str	r2, [r3, #8]
}
 8002a16:	bf00      	nop
 8002a18:	3724      	adds	r7, #36	@ 0x24
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	58024400 	.word	0x58024400
 8002a28:	03d09000 	.word	0x03d09000
 8002a2c:	46000000 	.word	0x46000000
 8002a30:	4c742400 	.word	0x4c742400
 8002a34:	4a742400 	.word	0x4a742400
 8002a38:	4bbebc20 	.word	0x4bbebc20

08002a3c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b082      	sub	sp, #8
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d101      	bne.n	8002a4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e042      	b.n	8002ad4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d106      	bne.n	8002a66 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f000 f83b 	bl	8002adc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2224      	movs	r2, #36	@ 0x24
 8002a6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f022 0201 	bic.w	r2, r2, #1
 8002a7c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d002      	beq.n	8002a8c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	f000 fd9a 	bl	80035c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002a8c:	6878      	ldr	r0, [r7, #4]
 8002a8e:	f000 f82f 	bl	8002af0 <UART_SetConfig>
 8002a92:	4603      	mov	r3, r0
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d101      	bne.n	8002a9c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e01b      	b.n	8002ad4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	685a      	ldr	r2, [r3, #4]
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002aaa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	689a      	ldr	r2, [r3, #8]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002aba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f042 0201 	orr.w	r2, r2, #1
 8002aca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	f000 fe19 	bl	8003704 <UART_CheckIdleState>
 8002ad2:	4603      	mov	r3, r0
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3708      	adds	r7, #8
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}

08002adc <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002adc:	b480      	push	{r7}
 8002ade:	b083      	sub	sp, #12
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8002ae4:	bf00      	nop
 8002ae6:	370c      	adds	r7, #12
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aee:	4770      	bx	lr

08002af0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002af0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002af4:	b092      	sub	sp, #72	@ 0x48
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002afa:	2300      	movs	r3, #0
 8002afc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	689a      	ldr	r2, [r3, #8]
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	691b      	ldr	r3, [r3, #16]
 8002b08:	431a      	orrs	r2, r3
 8002b0a:	697b      	ldr	r3, [r7, #20]
 8002b0c:	695b      	ldr	r3, [r3, #20]
 8002b0e:	431a      	orrs	r2, r3
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	69db      	ldr	r3, [r3, #28]
 8002b14:	4313      	orrs	r3, r2
 8002b16:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	4bbe      	ldr	r3, [pc, #760]	@ (8002e18 <UART_SetConfig+0x328>)
 8002b20:	4013      	ands	r3, r2
 8002b22:	697a      	ldr	r2, [r7, #20]
 8002b24:	6812      	ldr	r2, [r2, #0]
 8002b26:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002b28:	430b      	orrs	r3, r1
 8002b2a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002b2c:	697b      	ldr	r3, [r7, #20]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	68da      	ldr	r2, [r3, #12]
 8002b3a:	697b      	ldr	r3, [r7, #20]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	699b      	ldr	r3, [r3, #24]
 8002b46:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4ab3      	ldr	r2, [pc, #716]	@ (8002e1c <UART_SetConfig+0x32c>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d004      	beq.n	8002b5c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	6a1b      	ldr	r3, [r3, #32]
 8002b56:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	689a      	ldr	r2, [r3, #8]
 8002b62:	4baf      	ldr	r3, [pc, #700]	@ (8002e20 <UART_SetConfig+0x330>)
 8002b64:	4013      	ands	r3, r2
 8002b66:	697a      	ldr	r2, [r7, #20]
 8002b68:	6812      	ldr	r2, [r2, #0]
 8002b6a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002b6c:	430b      	orrs	r3, r1
 8002b6e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b76:	f023 010f 	bic.w	r1, r3, #15
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	430a      	orrs	r2, r1
 8002b84:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b86:	697b      	ldr	r3, [r7, #20]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	4aa6      	ldr	r2, [pc, #664]	@ (8002e24 <UART_SetConfig+0x334>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d177      	bne.n	8002c80 <UART_SetConfig+0x190>
 8002b90:	4ba5      	ldr	r3, [pc, #660]	@ (8002e28 <UART_SetConfig+0x338>)
 8002b92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b94:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b98:	2b28      	cmp	r3, #40	@ 0x28
 8002b9a:	d86d      	bhi.n	8002c78 <UART_SetConfig+0x188>
 8002b9c:	a201      	add	r2, pc, #4	@ (adr r2, 8002ba4 <UART_SetConfig+0xb4>)
 8002b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ba2:	bf00      	nop
 8002ba4:	08002c49 	.word	0x08002c49
 8002ba8:	08002c79 	.word	0x08002c79
 8002bac:	08002c79 	.word	0x08002c79
 8002bb0:	08002c79 	.word	0x08002c79
 8002bb4:	08002c79 	.word	0x08002c79
 8002bb8:	08002c79 	.word	0x08002c79
 8002bbc:	08002c79 	.word	0x08002c79
 8002bc0:	08002c79 	.word	0x08002c79
 8002bc4:	08002c51 	.word	0x08002c51
 8002bc8:	08002c79 	.word	0x08002c79
 8002bcc:	08002c79 	.word	0x08002c79
 8002bd0:	08002c79 	.word	0x08002c79
 8002bd4:	08002c79 	.word	0x08002c79
 8002bd8:	08002c79 	.word	0x08002c79
 8002bdc:	08002c79 	.word	0x08002c79
 8002be0:	08002c79 	.word	0x08002c79
 8002be4:	08002c59 	.word	0x08002c59
 8002be8:	08002c79 	.word	0x08002c79
 8002bec:	08002c79 	.word	0x08002c79
 8002bf0:	08002c79 	.word	0x08002c79
 8002bf4:	08002c79 	.word	0x08002c79
 8002bf8:	08002c79 	.word	0x08002c79
 8002bfc:	08002c79 	.word	0x08002c79
 8002c00:	08002c79 	.word	0x08002c79
 8002c04:	08002c61 	.word	0x08002c61
 8002c08:	08002c79 	.word	0x08002c79
 8002c0c:	08002c79 	.word	0x08002c79
 8002c10:	08002c79 	.word	0x08002c79
 8002c14:	08002c79 	.word	0x08002c79
 8002c18:	08002c79 	.word	0x08002c79
 8002c1c:	08002c79 	.word	0x08002c79
 8002c20:	08002c79 	.word	0x08002c79
 8002c24:	08002c69 	.word	0x08002c69
 8002c28:	08002c79 	.word	0x08002c79
 8002c2c:	08002c79 	.word	0x08002c79
 8002c30:	08002c79 	.word	0x08002c79
 8002c34:	08002c79 	.word	0x08002c79
 8002c38:	08002c79 	.word	0x08002c79
 8002c3c:	08002c79 	.word	0x08002c79
 8002c40:	08002c79 	.word	0x08002c79
 8002c44:	08002c71 	.word	0x08002c71
 8002c48:	2301      	movs	r3, #1
 8002c4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c4e:	e222      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002c50:	2304      	movs	r3, #4
 8002c52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c56:	e21e      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002c58:	2308      	movs	r3, #8
 8002c5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c5e:	e21a      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002c60:	2310      	movs	r3, #16
 8002c62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c66:	e216      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002c68:	2320      	movs	r3, #32
 8002c6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c6e:	e212      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002c70:	2340      	movs	r3, #64	@ 0x40
 8002c72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c76:	e20e      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002c78:	2380      	movs	r3, #128	@ 0x80
 8002c7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002c7e:	e20a      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a69      	ldr	r2, [pc, #420]	@ (8002e2c <UART_SetConfig+0x33c>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d130      	bne.n	8002cec <UART_SetConfig+0x1fc>
 8002c8a:	4b67      	ldr	r3, [pc, #412]	@ (8002e28 <UART_SetConfig+0x338>)
 8002c8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c8e:	f003 0307 	and.w	r3, r3, #7
 8002c92:	2b05      	cmp	r3, #5
 8002c94:	d826      	bhi.n	8002ce4 <UART_SetConfig+0x1f4>
 8002c96:	a201      	add	r2, pc, #4	@ (adr r2, 8002c9c <UART_SetConfig+0x1ac>)
 8002c98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c9c:	08002cb5 	.word	0x08002cb5
 8002ca0:	08002cbd 	.word	0x08002cbd
 8002ca4:	08002cc5 	.word	0x08002cc5
 8002ca8:	08002ccd 	.word	0x08002ccd
 8002cac:	08002cd5 	.word	0x08002cd5
 8002cb0:	08002cdd 	.word	0x08002cdd
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002cba:	e1ec      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002cbc:	2304      	movs	r3, #4
 8002cbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002cc2:	e1e8      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002cc4:	2308      	movs	r3, #8
 8002cc6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002cca:	e1e4      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002ccc:	2310      	movs	r3, #16
 8002cce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002cd2:	e1e0      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002cd4:	2320      	movs	r3, #32
 8002cd6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002cda:	e1dc      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002cdc:	2340      	movs	r3, #64	@ 0x40
 8002cde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ce2:	e1d8      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002ce4:	2380      	movs	r3, #128	@ 0x80
 8002ce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002cea:	e1d4      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a4f      	ldr	r2, [pc, #316]	@ (8002e30 <UART_SetConfig+0x340>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d130      	bne.n	8002d58 <UART_SetConfig+0x268>
 8002cf6:	4b4c      	ldr	r3, [pc, #304]	@ (8002e28 <UART_SetConfig+0x338>)
 8002cf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cfa:	f003 0307 	and.w	r3, r3, #7
 8002cfe:	2b05      	cmp	r3, #5
 8002d00:	d826      	bhi.n	8002d50 <UART_SetConfig+0x260>
 8002d02:	a201      	add	r2, pc, #4	@ (adr r2, 8002d08 <UART_SetConfig+0x218>)
 8002d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d08:	08002d21 	.word	0x08002d21
 8002d0c:	08002d29 	.word	0x08002d29
 8002d10:	08002d31 	.word	0x08002d31
 8002d14:	08002d39 	.word	0x08002d39
 8002d18:	08002d41 	.word	0x08002d41
 8002d1c:	08002d49 	.word	0x08002d49
 8002d20:	2300      	movs	r3, #0
 8002d22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002d26:	e1b6      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002d28:	2304      	movs	r3, #4
 8002d2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002d2e:	e1b2      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002d30:	2308      	movs	r3, #8
 8002d32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002d36:	e1ae      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002d38:	2310      	movs	r3, #16
 8002d3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002d3e:	e1aa      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002d40:	2320      	movs	r3, #32
 8002d42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002d46:	e1a6      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002d48:	2340      	movs	r3, #64	@ 0x40
 8002d4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002d4e:	e1a2      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002d50:	2380      	movs	r3, #128	@ 0x80
 8002d52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002d56:	e19e      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a35      	ldr	r2, [pc, #212]	@ (8002e34 <UART_SetConfig+0x344>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d130      	bne.n	8002dc4 <UART_SetConfig+0x2d4>
 8002d62:	4b31      	ldr	r3, [pc, #196]	@ (8002e28 <UART_SetConfig+0x338>)
 8002d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d66:	f003 0307 	and.w	r3, r3, #7
 8002d6a:	2b05      	cmp	r3, #5
 8002d6c:	d826      	bhi.n	8002dbc <UART_SetConfig+0x2cc>
 8002d6e:	a201      	add	r2, pc, #4	@ (adr r2, 8002d74 <UART_SetConfig+0x284>)
 8002d70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d74:	08002d8d 	.word	0x08002d8d
 8002d78:	08002d95 	.word	0x08002d95
 8002d7c:	08002d9d 	.word	0x08002d9d
 8002d80:	08002da5 	.word	0x08002da5
 8002d84:	08002dad 	.word	0x08002dad
 8002d88:	08002db5 	.word	0x08002db5
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002d92:	e180      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002d94:	2304      	movs	r3, #4
 8002d96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002d9a:	e17c      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002d9c:	2308      	movs	r3, #8
 8002d9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002da2:	e178      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002da4:	2310      	movs	r3, #16
 8002da6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002daa:	e174      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002dac:	2320      	movs	r3, #32
 8002dae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002db2:	e170      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002db4:	2340      	movs	r3, #64	@ 0x40
 8002db6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002dba:	e16c      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002dbc:	2380      	movs	r3, #128	@ 0x80
 8002dbe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002dc2:	e168      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a1b      	ldr	r2, [pc, #108]	@ (8002e38 <UART_SetConfig+0x348>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d142      	bne.n	8002e54 <UART_SetConfig+0x364>
 8002dce:	4b16      	ldr	r3, [pc, #88]	@ (8002e28 <UART_SetConfig+0x338>)
 8002dd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dd2:	f003 0307 	and.w	r3, r3, #7
 8002dd6:	2b05      	cmp	r3, #5
 8002dd8:	d838      	bhi.n	8002e4c <UART_SetConfig+0x35c>
 8002dda:	a201      	add	r2, pc, #4	@ (adr r2, 8002de0 <UART_SetConfig+0x2f0>)
 8002ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002de0:	08002df9 	.word	0x08002df9
 8002de4:	08002e01 	.word	0x08002e01
 8002de8:	08002e09 	.word	0x08002e09
 8002dec:	08002e11 	.word	0x08002e11
 8002df0:	08002e3d 	.word	0x08002e3d
 8002df4:	08002e45 	.word	0x08002e45
 8002df8:	2300      	movs	r3, #0
 8002dfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002dfe:	e14a      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002e00:	2304      	movs	r3, #4
 8002e02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002e06:	e146      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002e08:	2308      	movs	r3, #8
 8002e0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002e0e:	e142      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002e10:	2310      	movs	r3, #16
 8002e12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002e16:	e13e      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002e18:	cfff69f3 	.word	0xcfff69f3
 8002e1c:	58000c00 	.word	0x58000c00
 8002e20:	11fff4ff 	.word	0x11fff4ff
 8002e24:	40011000 	.word	0x40011000
 8002e28:	58024400 	.word	0x58024400
 8002e2c:	40004400 	.word	0x40004400
 8002e30:	40004800 	.word	0x40004800
 8002e34:	40004c00 	.word	0x40004c00
 8002e38:	40005000 	.word	0x40005000
 8002e3c:	2320      	movs	r3, #32
 8002e3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002e42:	e128      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002e44:	2340      	movs	r3, #64	@ 0x40
 8002e46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002e4a:	e124      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002e4c:	2380      	movs	r3, #128	@ 0x80
 8002e4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002e52:	e120      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002e54:	697b      	ldr	r3, [r7, #20]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	4acb      	ldr	r2, [pc, #812]	@ (8003188 <UART_SetConfig+0x698>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d176      	bne.n	8002f4c <UART_SetConfig+0x45c>
 8002e5e:	4bcb      	ldr	r3, [pc, #812]	@ (800318c <UART_SetConfig+0x69c>)
 8002e60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e62:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e66:	2b28      	cmp	r3, #40	@ 0x28
 8002e68:	d86c      	bhi.n	8002f44 <UART_SetConfig+0x454>
 8002e6a:	a201      	add	r2, pc, #4	@ (adr r2, 8002e70 <UART_SetConfig+0x380>)
 8002e6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e70:	08002f15 	.word	0x08002f15
 8002e74:	08002f45 	.word	0x08002f45
 8002e78:	08002f45 	.word	0x08002f45
 8002e7c:	08002f45 	.word	0x08002f45
 8002e80:	08002f45 	.word	0x08002f45
 8002e84:	08002f45 	.word	0x08002f45
 8002e88:	08002f45 	.word	0x08002f45
 8002e8c:	08002f45 	.word	0x08002f45
 8002e90:	08002f1d 	.word	0x08002f1d
 8002e94:	08002f45 	.word	0x08002f45
 8002e98:	08002f45 	.word	0x08002f45
 8002e9c:	08002f45 	.word	0x08002f45
 8002ea0:	08002f45 	.word	0x08002f45
 8002ea4:	08002f45 	.word	0x08002f45
 8002ea8:	08002f45 	.word	0x08002f45
 8002eac:	08002f45 	.word	0x08002f45
 8002eb0:	08002f25 	.word	0x08002f25
 8002eb4:	08002f45 	.word	0x08002f45
 8002eb8:	08002f45 	.word	0x08002f45
 8002ebc:	08002f45 	.word	0x08002f45
 8002ec0:	08002f45 	.word	0x08002f45
 8002ec4:	08002f45 	.word	0x08002f45
 8002ec8:	08002f45 	.word	0x08002f45
 8002ecc:	08002f45 	.word	0x08002f45
 8002ed0:	08002f2d 	.word	0x08002f2d
 8002ed4:	08002f45 	.word	0x08002f45
 8002ed8:	08002f45 	.word	0x08002f45
 8002edc:	08002f45 	.word	0x08002f45
 8002ee0:	08002f45 	.word	0x08002f45
 8002ee4:	08002f45 	.word	0x08002f45
 8002ee8:	08002f45 	.word	0x08002f45
 8002eec:	08002f45 	.word	0x08002f45
 8002ef0:	08002f35 	.word	0x08002f35
 8002ef4:	08002f45 	.word	0x08002f45
 8002ef8:	08002f45 	.word	0x08002f45
 8002efc:	08002f45 	.word	0x08002f45
 8002f00:	08002f45 	.word	0x08002f45
 8002f04:	08002f45 	.word	0x08002f45
 8002f08:	08002f45 	.word	0x08002f45
 8002f0c:	08002f45 	.word	0x08002f45
 8002f10:	08002f3d 	.word	0x08002f3d
 8002f14:	2301      	movs	r3, #1
 8002f16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f1a:	e0bc      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002f1c:	2304      	movs	r3, #4
 8002f1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f22:	e0b8      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002f24:	2308      	movs	r3, #8
 8002f26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f2a:	e0b4      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002f2c:	2310      	movs	r3, #16
 8002f2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f32:	e0b0      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002f34:	2320      	movs	r3, #32
 8002f36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f3a:	e0ac      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002f3c:	2340      	movs	r3, #64	@ 0x40
 8002f3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f42:	e0a8      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002f44:	2380      	movs	r3, #128	@ 0x80
 8002f46:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f4a:	e0a4      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a8f      	ldr	r2, [pc, #572]	@ (8003190 <UART_SetConfig+0x6a0>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d130      	bne.n	8002fb8 <UART_SetConfig+0x4c8>
 8002f56:	4b8d      	ldr	r3, [pc, #564]	@ (800318c <UART_SetConfig+0x69c>)
 8002f58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f5a:	f003 0307 	and.w	r3, r3, #7
 8002f5e:	2b05      	cmp	r3, #5
 8002f60:	d826      	bhi.n	8002fb0 <UART_SetConfig+0x4c0>
 8002f62:	a201      	add	r2, pc, #4	@ (adr r2, 8002f68 <UART_SetConfig+0x478>)
 8002f64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f68:	08002f81 	.word	0x08002f81
 8002f6c:	08002f89 	.word	0x08002f89
 8002f70:	08002f91 	.word	0x08002f91
 8002f74:	08002f99 	.word	0x08002f99
 8002f78:	08002fa1 	.word	0x08002fa1
 8002f7c:	08002fa9 	.word	0x08002fa9
 8002f80:	2300      	movs	r3, #0
 8002f82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f86:	e086      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002f88:	2304      	movs	r3, #4
 8002f8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f8e:	e082      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002f90:	2308      	movs	r3, #8
 8002f92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f96:	e07e      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002f98:	2310      	movs	r3, #16
 8002f9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002f9e:	e07a      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002fa0:	2320      	movs	r3, #32
 8002fa2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fa6:	e076      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002fa8:	2340      	movs	r3, #64	@ 0x40
 8002faa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fae:	e072      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002fb0:	2380      	movs	r3, #128	@ 0x80
 8002fb2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002fb6:	e06e      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002fb8:	697b      	ldr	r3, [r7, #20]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a75      	ldr	r2, [pc, #468]	@ (8003194 <UART_SetConfig+0x6a4>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d130      	bne.n	8003024 <UART_SetConfig+0x534>
 8002fc2:	4b72      	ldr	r3, [pc, #456]	@ (800318c <UART_SetConfig+0x69c>)
 8002fc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fc6:	f003 0307 	and.w	r3, r3, #7
 8002fca:	2b05      	cmp	r3, #5
 8002fcc:	d826      	bhi.n	800301c <UART_SetConfig+0x52c>
 8002fce:	a201      	add	r2, pc, #4	@ (adr r2, 8002fd4 <UART_SetConfig+0x4e4>)
 8002fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fd4:	08002fed 	.word	0x08002fed
 8002fd8:	08002ff5 	.word	0x08002ff5
 8002fdc:	08002ffd 	.word	0x08002ffd
 8002fe0:	08003005 	.word	0x08003005
 8002fe4:	0800300d 	.word	0x0800300d
 8002fe8:	08003015 	.word	0x08003015
 8002fec:	2300      	movs	r3, #0
 8002fee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ff2:	e050      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002ff4:	2304      	movs	r3, #4
 8002ff6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002ffa:	e04c      	b.n	8003096 <UART_SetConfig+0x5a6>
 8002ffc:	2308      	movs	r3, #8
 8002ffe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003002:	e048      	b.n	8003096 <UART_SetConfig+0x5a6>
 8003004:	2310      	movs	r3, #16
 8003006:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800300a:	e044      	b.n	8003096 <UART_SetConfig+0x5a6>
 800300c:	2320      	movs	r3, #32
 800300e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003012:	e040      	b.n	8003096 <UART_SetConfig+0x5a6>
 8003014:	2340      	movs	r3, #64	@ 0x40
 8003016:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800301a:	e03c      	b.n	8003096 <UART_SetConfig+0x5a6>
 800301c:	2380      	movs	r3, #128	@ 0x80
 800301e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003022:	e038      	b.n	8003096 <UART_SetConfig+0x5a6>
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	4a5b      	ldr	r2, [pc, #364]	@ (8003198 <UART_SetConfig+0x6a8>)
 800302a:	4293      	cmp	r3, r2
 800302c:	d130      	bne.n	8003090 <UART_SetConfig+0x5a0>
 800302e:	4b57      	ldr	r3, [pc, #348]	@ (800318c <UART_SetConfig+0x69c>)
 8003030:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003032:	f003 0307 	and.w	r3, r3, #7
 8003036:	2b05      	cmp	r3, #5
 8003038:	d826      	bhi.n	8003088 <UART_SetConfig+0x598>
 800303a:	a201      	add	r2, pc, #4	@ (adr r2, 8003040 <UART_SetConfig+0x550>)
 800303c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003040:	08003059 	.word	0x08003059
 8003044:	08003061 	.word	0x08003061
 8003048:	08003069 	.word	0x08003069
 800304c:	08003071 	.word	0x08003071
 8003050:	08003079 	.word	0x08003079
 8003054:	08003081 	.word	0x08003081
 8003058:	2302      	movs	r3, #2
 800305a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800305e:	e01a      	b.n	8003096 <UART_SetConfig+0x5a6>
 8003060:	2304      	movs	r3, #4
 8003062:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003066:	e016      	b.n	8003096 <UART_SetConfig+0x5a6>
 8003068:	2308      	movs	r3, #8
 800306a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800306e:	e012      	b.n	8003096 <UART_SetConfig+0x5a6>
 8003070:	2310      	movs	r3, #16
 8003072:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003076:	e00e      	b.n	8003096 <UART_SetConfig+0x5a6>
 8003078:	2320      	movs	r3, #32
 800307a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800307e:	e00a      	b.n	8003096 <UART_SetConfig+0x5a6>
 8003080:	2340      	movs	r3, #64	@ 0x40
 8003082:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8003086:	e006      	b.n	8003096 <UART_SetConfig+0x5a6>
 8003088:	2380      	movs	r3, #128	@ 0x80
 800308a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800308e:	e002      	b.n	8003096 <UART_SetConfig+0x5a6>
 8003090:	2380      	movs	r3, #128	@ 0x80
 8003092:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003096:	697b      	ldr	r3, [r7, #20]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a3f      	ldr	r2, [pc, #252]	@ (8003198 <UART_SetConfig+0x6a8>)
 800309c:	4293      	cmp	r3, r2
 800309e:	f040 80f8 	bne.w	8003292 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80030a2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80030a6:	2b20      	cmp	r3, #32
 80030a8:	dc46      	bgt.n	8003138 <UART_SetConfig+0x648>
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	f2c0 8082 	blt.w	80031b4 <UART_SetConfig+0x6c4>
 80030b0:	3b02      	subs	r3, #2
 80030b2:	2b1e      	cmp	r3, #30
 80030b4:	d87e      	bhi.n	80031b4 <UART_SetConfig+0x6c4>
 80030b6:	a201      	add	r2, pc, #4	@ (adr r2, 80030bc <UART_SetConfig+0x5cc>)
 80030b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030bc:	0800313f 	.word	0x0800313f
 80030c0:	080031b5 	.word	0x080031b5
 80030c4:	08003147 	.word	0x08003147
 80030c8:	080031b5 	.word	0x080031b5
 80030cc:	080031b5 	.word	0x080031b5
 80030d0:	080031b5 	.word	0x080031b5
 80030d4:	08003157 	.word	0x08003157
 80030d8:	080031b5 	.word	0x080031b5
 80030dc:	080031b5 	.word	0x080031b5
 80030e0:	080031b5 	.word	0x080031b5
 80030e4:	080031b5 	.word	0x080031b5
 80030e8:	080031b5 	.word	0x080031b5
 80030ec:	080031b5 	.word	0x080031b5
 80030f0:	080031b5 	.word	0x080031b5
 80030f4:	08003167 	.word	0x08003167
 80030f8:	080031b5 	.word	0x080031b5
 80030fc:	080031b5 	.word	0x080031b5
 8003100:	080031b5 	.word	0x080031b5
 8003104:	080031b5 	.word	0x080031b5
 8003108:	080031b5 	.word	0x080031b5
 800310c:	080031b5 	.word	0x080031b5
 8003110:	080031b5 	.word	0x080031b5
 8003114:	080031b5 	.word	0x080031b5
 8003118:	080031b5 	.word	0x080031b5
 800311c:	080031b5 	.word	0x080031b5
 8003120:	080031b5 	.word	0x080031b5
 8003124:	080031b5 	.word	0x080031b5
 8003128:	080031b5 	.word	0x080031b5
 800312c:	080031b5 	.word	0x080031b5
 8003130:	080031b5 	.word	0x080031b5
 8003134:	080031a7 	.word	0x080031a7
 8003138:	2b40      	cmp	r3, #64	@ 0x40
 800313a:	d037      	beq.n	80031ac <UART_SetConfig+0x6bc>
 800313c:	e03a      	b.n	80031b4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800313e:	f7ff f9bf 	bl	80024c0 <HAL_RCCEx_GetD3PCLK1Freq>
 8003142:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003144:	e03c      	b.n	80031c0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003146:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800314a:	4618      	mov	r0, r3
 800314c:	f7ff f9ce 	bl	80024ec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003152:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003154:	e034      	b.n	80031c0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8003156:	f107 0318 	add.w	r3, r7, #24
 800315a:	4618      	mov	r0, r3
 800315c:	f7ff fb1a 	bl	8002794 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003160:	69fb      	ldr	r3, [r7, #28]
 8003162:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003164:	e02c      	b.n	80031c0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003166:	4b09      	ldr	r3, [pc, #36]	@ (800318c <UART_SetConfig+0x69c>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0320 	and.w	r3, r3, #32
 800316e:	2b00      	cmp	r3, #0
 8003170:	d016      	beq.n	80031a0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8003172:	4b06      	ldr	r3, [pc, #24]	@ (800318c <UART_SetConfig+0x69c>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	08db      	lsrs	r3, r3, #3
 8003178:	f003 0303 	and.w	r3, r3, #3
 800317c:	4a07      	ldr	r2, [pc, #28]	@ (800319c <UART_SetConfig+0x6ac>)
 800317e:	fa22 f303 	lsr.w	r3, r2, r3
 8003182:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003184:	e01c      	b.n	80031c0 <UART_SetConfig+0x6d0>
 8003186:	bf00      	nop
 8003188:	40011400 	.word	0x40011400
 800318c:	58024400 	.word	0x58024400
 8003190:	40007800 	.word	0x40007800
 8003194:	40007c00 	.word	0x40007c00
 8003198:	58000c00 	.word	0x58000c00
 800319c:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80031a0:	4b9d      	ldr	r3, [pc, #628]	@ (8003418 <UART_SetConfig+0x928>)
 80031a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80031a4:	e00c      	b.n	80031c0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80031a6:	4b9d      	ldr	r3, [pc, #628]	@ (800341c <UART_SetConfig+0x92c>)
 80031a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80031aa:	e009      	b.n	80031c0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80031ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80031b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80031b2:	e005      	b.n	80031c0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80031b4:	2300      	movs	r3, #0
 80031b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80031b8:	2301      	movs	r3, #1
 80031ba:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80031be:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80031c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	f000 81de 	beq.w	8003584 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031cc:	4a94      	ldr	r2, [pc, #592]	@ (8003420 <UART_SetConfig+0x930>)
 80031ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80031d2:	461a      	mov	r2, r3
 80031d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80031d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80031da:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80031dc:	697b      	ldr	r3, [r7, #20]
 80031de:	685a      	ldr	r2, [r3, #4]
 80031e0:	4613      	mov	r3, r2
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	4413      	add	r3, r2
 80031e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031e8:	429a      	cmp	r2, r3
 80031ea:	d305      	bcc.n	80031f8 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80031f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80031f4:	429a      	cmp	r2, r3
 80031f6:	d903      	bls.n	8003200 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80031fe:	e1c1      	b.n	8003584 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003200:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003202:	2200      	movs	r2, #0
 8003204:	60bb      	str	r3, [r7, #8]
 8003206:	60fa      	str	r2, [r7, #12]
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800320c:	4a84      	ldr	r2, [pc, #528]	@ (8003420 <UART_SetConfig+0x930>)
 800320e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003212:	b29b      	uxth	r3, r3
 8003214:	2200      	movs	r2, #0
 8003216:	603b      	str	r3, [r7, #0]
 8003218:	607a      	str	r2, [r7, #4]
 800321a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800321e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003222:	f7fd f859 	bl	80002d8 <__aeabi_uldivmod>
 8003226:	4602      	mov	r2, r0
 8003228:	460b      	mov	r3, r1
 800322a:	4610      	mov	r0, r2
 800322c:	4619      	mov	r1, r3
 800322e:	f04f 0200 	mov.w	r2, #0
 8003232:	f04f 0300 	mov.w	r3, #0
 8003236:	020b      	lsls	r3, r1, #8
 8003238:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800323c:	0202      	lsls	r2, r0, #8
 800323e:	6979      	ldr	r1, [r7, #20]
 8003240:	6849      	ldr	r1, [r1, #4]
 8003242:	0849      	lsrs	r1, r1, #1
 8003244:	2000      	movs	r0, #0
 8003246:	460c      	mov	r4, r1
 8003248:	4605      	mov	r5, r0
 800324a:	eb12 0804 	adds.w	r8, r2, r4
 800324e:	eb43 0905 	adc.w	r9, r3, r5
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	2200      	movs	r2, #0
 8003258:	469a      	mov	sl, r3
 800325a:	4693      	mov	fp, r2
 800325c:	4652      	mov	r2, sl
 800325e:	465b      	mov	r3, fp
 8003260:	4640      	mov	r0, r8
 8003262:	4649      	mov	r1, r9
 8003264:	f7fd f838 	bl	80002d8 <__aeabi_uldivmod>
 8003268:	4602      	mov	r2, r0
 800326a:	460b      	mov	r3, r1
 800326c:	4613      	mov	r3, r2
 800326e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003270:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003272:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003276:	d308      	bcc.n	800328a <UART_SetConfig+0x79a>
 8003278:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800327a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800327e:	d204      	bcs.n	800328a <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003286:	60da      	str	r2, [r3, #12]
 8003288:	e17c      	b.n	8003584 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8003290:	e178      	b.n	8003584 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	69db      	ldr	r3, [r3, #28]
 8003296:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800329a:	f040 80c5 	bne.w	8003428 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800329e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80032a2:	2b20      	cmp	r3, #32
 80032a4:	dc48      	bgt.n	8003338 <UART_SetConfig+0x848>
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	db7b      	blt.n	80033a2 <UART_SetConfig+0x8b2>
 80032aa:	2b20      	cmp	r3, #32
 80032ac:	d879      	bhi.n	80033a2 <UART_SetConfig+0x8b2>
 80032ae:	a201      	add	r2, pc, #4	@ (adr r2, 80032b4 <UART_SetConfig+0x7c4>)
 80032b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032b4:	0800333f 	.word	0x0800333f
 80032b8:	08003347 	.word	0x08003347
 80032bc:	080033a3 	.word	0x080033a3
 80032c0:	080033a3 	.word	0x080033a3
 80032c4:	0800334f 	.word	0x0800334f
 80032c8:	080033a3 	.word	0x080033a3
 80032cc:	080033a3 	.word	0x080033a3
 80032d0:	080033a3 	.word	0x080033a3
 80032d4:	0800335f 	.word	0x0800335f
 80032d8:	080033a3 	.word	0x080033a3
 80032dc:	080033a3 	.word	0x080033a3
 80032e0:	080033a3 	.word	0x080033a3
 80032e4:	080033a3 	.word	0x080033a3
 80032e8:	080033a3 	.word	0x080033a3
 80032ec:	080033a3 	.word	0x080033a3
 80032f0:	080033a3 	.word	0x080033a3
 80032f4:	0800336f 	.word	0x0800336f
 80032f8:	080033a3 	.word	0x080033a3
 80032fc:	080033a3 	.word	0x080033a3
 8003300:	080033a3 	.word	0x080033a3
 8003304:	080033a3 	.word	0x080033a3
 8003308:	080033a3 	.word	0x080033a3
 800330c:	080033a3 	.word	0x080033a3
 8003310:	080033a3 	.word	0x080033a3
 8003314:	080033a3 	.word	0x080033a3
 8003318:	080033a3 	.word	0x080033a3
 800331c:	080033a3 	.word	0x080033a3
 8003320:	080033a3 	.word	0x080033a3
 8003324:	080033a3 	.word	0x080033a3
 8003328:	080033a3 	.word	0x080033a3
 800332c:	080033a3 	.word	0x080033a3
 8003330:	080033a3 	.word	0x080033a3
 8003334:	08003395 	.word	0x08003395
 8003338:	2b40      	cmp	r3, #64	@ 0x40
 800333a:	d02e      	beq.n	800339a <UART_SetConfig+0x8aa>
 800333c:	e031      	b.n	80033a2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800333e:	f7ff f893 	bl	8002468 <HAL_RCC_GetPCLK1Freq>
 8003342:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8003344:	e033      	b.n	80033ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003346:	f7ff f8a5 	bl	8002494 <HAL_RCC_GetPCLK2Freq>
 800334a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800334c:	e02f      	b.n	80033ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800334e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003352:	4618      	mov	r0, r3
 8003354:	f7ff f8ca 	bl	80024ec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8003358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800335a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800335c:	e027      	b.n	80033ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800335e:	f107 0318 	add.w	r3, r7, #24
 8003362:	4618      	mov	r0, r3
 8003364:	f7ff fa16 	bl	8002794 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8003368:	69fb      	ldr	r3, [r7, #28]
 800336a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800336c:	e01f      	b.n	80033ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800336e:	4b2d      	ldr	r3, [pc, #180]	@ (8003424 <UART_SetConfig+0x934>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 0320 	and.w	r3, r3, #32
 8003376:	2b00      	cmp	r3, #0
 8003378:	d009      	beq.n	800338e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800337a:	4b2a      	ldr	r3, [pc, #168]	@ (8003424 <UART_SetConfig+0x934>)
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	08db      	lsrs	r3, r3, #3
 8003380:	f003 0303 	and.w	r3, r3, #3
 8003384:	4a24      	ldr	r2, [pc, #144]	@ (8003418 <UART_SetConfig+0x928>)
 8003386:	fa22 f303 	lsr.w	r3, r2, r3
 800338a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800338c:	e00f      	b.n	80033ae <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800338e:	4b22      	ldr	r3, [pc, #136]	@ (8003418 <UART_SetConfig+0x928>)
 8003390:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003392:	e00c      	b.n	80033ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8003394:	4b21      	ldr	r3, [pc, #132]	@ (800341c <UART_SetConfig+0x92c>)
 8003396:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003398:	e009      	b.n	80033ae <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800339a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800339e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80033a0:	e005      	b.n	80033ae <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80033a2:	2300      	movs	r3, #0
 80033a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80033ac:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80033ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	f000 80e7 	beq.w	8003584 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80033b6:	697b      	ldr	r3, [r7, #20]
 80033b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ba:	4a19      	ldr	r2, [pc, #100]	@ (8003420 <UART_SetConfig+0x930>)
 80033bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80033c0:	461a      	mov	r2, r3
 80033c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80033c8:	005a      	lsls	r2, r3, #1
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	085b      	lsrs	r3, r3, #1
 80033d0:	441a      	add	r2, r3
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80033da:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033de:	2b0f      	cmp	r3, #15
 80033e0:	d916      	bls.n	8003410 <UART_SetConfig+0x920>
 80033e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033e8:	d212      	bcs.n	8003410 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80033ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	f023 030f 	bic.w	r3, r3, #15
 80033f2:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80033f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033f6:	085b      	lsrs	r3, r3, #1
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	f003 0307 	and.w	r3, r3, #7
 80033fe:	b29a      	uxth	r2, r3
 8003400:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8003402:	4313      	orrs	r3, r2
 8003404:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800340c:	60da      	str	r2, [r3, #12]
 800340e:	e0b9      	b.n	8003584 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8003416:	e0b5      	b.n	8003584 <UART_SetConfig+0xa94>
 8003418:	03d09000 	.word	0x03d09000
 800341c:	003d0900 	.word	0x003d0900
 8003420:	08003a8c 	.word	0x08003a8c
 8003424:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8003428:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800342c:	2b20      	cmp	r3, #32
 800342e:	dc49      	bgt.n	80034c4 <UART_SetConfig+0x9d4>
 8003430:	2b00      	cmp	r3, #0
 8003432:	db7c      	blt.n	800352e <UART_SetConfig+0xa3e>
 8003434:	2b20      	cmp	r3, #32
 8003436:	d87a      	bhi.n	800352e <UART_SetConfig+0xa3e>
 8003438:	a201      	add	r2, pc, #4	@ (adr r2, 8003440 <UART_SetConfig+0x950>)
 800343a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800343e:	bf00      	nop
 8003440:	080034cb 	.word	0x080034cb
 8003444:	080034d3 	.word	0x080034d3
 8003448:	0800352f 	.word	0x0800352f
 800344c:	0800352f 	.word	0x0800352f
 8003450:	080034db 	.word	0x080034db
 8003454:	0800352f 	.word	0x0800352f
 8003458:	0800352f 	.word	0x0800352f
 800345c:	0800352f 	.word	0x0800352f
 8003460:	080034eb 	.word	0x080034eb
 8003464:	0800352f 	.word	0x0800352f
 8003468:	0800352f 	.word	0x0800352f
 800346c:	0800352f 	.word	0x0800352f
 8003470:	0800352f 	.word	0x0800352f
 8003474:	0800352f 	.word	0x0800352f
 8003478:	0800352f 	.word	0x0800352f
 800347c:	0800352f 	.word	0x0800352f
 8003480:	080034fb 	.word	0x080034fb
 8003484:	0800352f 	.word	0x0800352f
 8003488:	0800352f 	.word	0x0800352f
 800348c:	0800352f 	.word	0x0800352f
 8003490:	0800352f 	.word	0x0800352f
 8003494:	0800352f 	.word	0x0800352f
 8003498:	0800352f 	.word	0x0800352f
 800349c:	0800352f 	.word	0x0800352f
 80034a0:	0800352f 	.word	0x0800352f
 80034a4:	0800352f 	.word	0x0800352f
 80034a8:	0800352f 	.word	0x0800352f
 80034ac:	0800352f 	.word	0x0800352f
 80034b0:	0800352f 	.word	0x0800352f
 80034b4:	0800352f 	.word	0x0800352f
 80034b8:	0800352f 	.word	0x0800352f
 80034bc:	0800352f 	.word	0x0800352f
 80034c0:	08003521 	.word	0x08003521
 80034c4:	2b40      	cmp	r3, #64	@ 0x40
 80034c6:	d02e      	beq.n	8003526 <UART_SetConfig+0xa36>
 80034c8:	e031      	b.n	800352e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80034ca:	f7fe ffcd 	bl	8002468 <HAL_RCC_GetPCLK1Freq>
 80034ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80034d0:	e033      	b.n	800353a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80034d2:	f7fe ffdf 	bl	8002494 <HAL_RCC_GetPCLK2Freq>
 80034d6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80034d8:	e02f      	b.n	800353a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80034da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80034de:	4618      	mov	r0, r3
 80034e0:	f7ff f804 	bl	80024ec <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80034e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80034e8:	e027      	b.n	800353a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80034ea:	f107 0318 	add.w	r3, r7, #24
 80034ee:	4618      	mov	r0, r3
 80034f0:	f7ff f950 	bl	8002794 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80034f4:	69fb      	ldr	r3, [r7, #28]
 80034f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80034f8:	e01f      	b.n	800353a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80034fa:	4b2d      	ldr	r3, [pc, #180]	@ (80035b0 <UART_SetConfig+0xac0>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0320 	and.w	r3, r3, #32
 8003502:	2b00      	cmp	r3, #0
 8003504:	d009      	beq.n	800351a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8003506:	4b2a      	ldr	r3, [pc, #168]	@ (80035b0 <UART_SetConfig+0xac0>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	08db      	lsrs	r3, r3, #3
 800350c:	f003 0303 	and.w	r3, r3, #3
 8003510:	4a28      	ldr	r2, [pc, #160]	@ (80035b4 <UART_SetConfig+0xac4>)
 8003512:	fa22 f303 	lsr.w	r3, r2, r3
 8003516:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003518:	e00f      	b.n	800353a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800351a:	4b26      	ldr	r3, [pc, #152]	@ (80035b4 <UART_SetConfig+0xac4>)
 800351c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800351e:	e00c      	b.n	800353a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8003520:	4b25      	ldr	r3, [pc, #148]	@ (80035b8 <UART_SetConfig+0xac8>)
 8003522:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8003524:	e009      	b.n	800353a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003526:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800352a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800352c:	e005      	b.n	800353a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800352e:	2300      	movs	r3, #0
 8003530:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8003538:	bf00      	nop
    }

    if (pclk != 0U)
 800353a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800353c:	2b00      	cmp	r3, #0
 800353e:	d021      	beq.n	8003584 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003544:	4a1d      	ldr	r2, [pc, #116]	@ (80035bc <UART_SetConfig+0xacc>)
 8003546:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800354a:	461a      	mov	r2, r3
 800354c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800354e:	fbb3 f2f2 	udiv	r2, r3, r2
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	685b      	ldr	r3, [r3, #4]
 8003556:	085b      	lsrs	r3, r3, #1
 8003558:	441a      	add	r2, r3
 800355a:	697b      	ldr	r3, [r7, #20]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003562:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003564:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003566:	2b0f      	cmp	r3, #15
 8003568:	d909      	bls.n	800357e <UART_SetConfig+0xa8e>
 800356a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800356c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003570:	d205      	bcs.n	800357e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003574:	b29a      	uxth	r2, r3
 8003576:	697b      	ldr	r3, [r7, #20]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	60da      	str	r2, [r3, #12]
 800357c:	e002      	b.n	8003584 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003584:	697b      	ldr	r3, [r7, #20]
 8003586:	2201      	movs	r2, #1
 8003588:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	2201      	movs	r2, #1
 8003590:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	2200      	movs	r2, #0
 8003598:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	2200      	movs	r2, #0
 800359e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80035a0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3748      	adds	r7, #72	@ 0x48
 80035a8:	46bd      	mov	sp, r7
 80035aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035ae:	bf00      	nop
 80035b0:	58024400 	.word	0x58024400
 80035b4:	03d09000 	.word	0x03d09000
 80035b8:	003d0900 	.word	0x003d0900
 80035bc:	08003a8c 	.word	0x08003a8c

080035c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b083      	sub	sp, #12
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035cc:	f003 0308 	and.w	r3, r3, #8
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d00a      	beq.n	80035ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	685b      	ldr	r3, [r3, #4]
 80035da:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	430a      	orrs	r2, r1
 80035e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035ee:	f003 0301 	and.w	r3, r3, #1
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d00a      	beq.n	800360c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	430a      	orrs	r2, r1
 800360a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003610:	f003 0302 	and.w	r3, r3, #2
 8003614:	2b00      	cmp	r3, #0
 8003616:	d00a      	beq.n	800362e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	685b      	ldr	r3, [r3, #4]
 800361e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	430a      	orrs	r2, r1
 800362c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003632:	f003 0304 	and.w	r3, r3, #4
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00a      	beq.n	8003650 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	430a      	orrs	r2, r1
 800364e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003654:	f003 0310 	and.w	r3, r3, #16
 8003658:	2b00      	cmp	r3, #0
 800365a:	d00a      	beq.n	8003672 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	430a      	orrs	r2, r1
 8003670:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003676:	f003 0320 	and.w	r3, r3, #32
 800367a:	2b00      	cmp	r3, #0
 800367c:	d00a      	beq.n	8003694 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	430a      	orrs	r2, r1
 8003692:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003698:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800369c:	2b00      	cmp	r3, #0
 800369e:	d01a      	beq.n	80036d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	685b      	ldr	r3, [r3, #4]
 80036a6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	430a      	orrs	r2, r1
 80036b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80036be:	d10a      	bne.n	80036d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	430a      	orrs	r2, r1
 80036d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d00a      	beq.n	80036f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	685b      	ldr	r3, [r3, #4]
 80036e8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	430a      	orrs	r2, r1
 80036f6:	605a      	str	r2, [r3, #4]
  }
}
 80036f8:	bf00      	nop
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr

08003704 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b098      	sub	sp, #96	@ 0x60
 8003708:	af02      	add	r7, sp, #8
 800370a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2200      	movs	r2, #0
 8003710:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003714:	f7fd fb70 	bl	8000df8 <HAL_GetTick>
 8003718:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0308 	and.w	r3, r3, #8
 8003724:	2b08      	cmp	r3, #8
 8003726:	d12f      	bne.n	8003788 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003728:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800372c:	9300      	str	r3, [sp, #0]
 800372e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003730:	2200      	movs	r2, #0
 8003732:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003736:	6878      	ldr	r0, [r7, #4]
 8003738:	f000 f88e 	bl	8003858 <UART_WaitOnFlagUntilTimeout>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d022      	beq.n	8003788 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003748:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800374a:	e853 3f00 	ldrex	r3, [r3]
 800374e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003750:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003752:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003756:	653b      	str	r3, [r7, #80]	@ 0x50
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	461a      	mov	r2, r3
 800375e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003760:	647b      	str	r3, [r7, #68]	@ 0x44
 8003762:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003764:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003766:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003768:	e841 2300 	strex	r3, r2, [r1]
 800376c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800376e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003770:	2b00      	cmp	r3, #0
 8003772:	d1e6      	bne.n	8003742 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2220      	movs	r2, #32
 8003778:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2200      	movs	r2, #0
 8003780:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e063      	b.n	8003850 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0304 	and.w	r3, r3, #4
 8003792:	2b04      	cmp	r3, #4
 8003794:	d149      	bne.n	800382a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003796:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800379a:	9300      	str	r3, [sp, #0]
 800379c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800379e:	2200      	movs	r2, #0
 80037a0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f000 f857 	bl	8003858 <UART_WaitOnFlagUntilTimeout>
 80037aa:	4603      	mov	r3, r0
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d03c      	beq.n	800382a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b8:	e853 3f00 	ldrex	r3, [r3]
 80037bc:	623b      	str	r3, [r7, #32]
   return(result);
 80037be:	6a3b      	ldr	r3, [r7, #32]
 80037c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80037c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	461a      	mov	r2, r3
 80037cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80037ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80037d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80037d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80037d6:	e841 2300 	strex	r3, r2, [r1]
 80037da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80037dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d1e6      	bne.n	80037b0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	3308      	adds	r3, #8
 80037e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037ea:	693b      	ldr	r3, [r7, #16]
 80037ec:	e853 3f00 	ldrex	r3, [r3]
 80037f0:	60fb      	str	r3, [r7, #12]
   return(result);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	f023 0301 	bic.w	r3, r3, #1
 80037f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	3308      	adds	r3, #8
 8003800:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003802:	61fa      	str	r2, [r7, #28]
 8003804:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003806:	69b9      	ldr	r1, [r7, #24]
 8003808:	69fa      	ldr	r2, [r7, #28]
 800380a:	e841 2300 	strex	r3, r2, [r1]
 800380e:	617b      	str	r3, [r7, #20]
   return(result);
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d1e5      	bne.n	80037e2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2220      	movs	r2, #32
 800381a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2200      	movs	r2, #0
 8003822:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003826:	2303      	movs	r3, #3
 8003828:	e012      	b.n	8003850 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	2220      	movs	r2, #32
 800382e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2220      	movs	r2, #32
 8003836:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	2200      	movs	r2, #0
 8003844:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800384e:	2300      	movs	r3, #0
}
 8003850:	4618      	mov	r0, r3
 8003852:	3758      	adds	r7, #88	@ 0x58
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b084      	sub	sp, #16
 800385c:	af00      	add	r7, sp, #0
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	603b      	str	r3, [r7, #0]
 8003864:	4613      	mov	r3, r2
 8003866:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003868:	e04f      	b.n	800390a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800386a:	69bb      	ldr	r3, [r7, #24]
 800386c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003870:	d04b      	beq.n	800390a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003872:	f7fd fac1 	bl	8000df8 <HAL_GetTick>
 8003876:	4602      	mov	r2, r0
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	69ba      	ldr	r2, [r7, #24]
 800387e:	429a      	cmp	r2, r3
 8003880:	d302      	bcc.n	8003888 <UART_WaitOnFlagUntilTimeout+0x30>
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d101      	bne.n	800388c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003888:	2303      	movs	r3, #3
 800388a:	e04e      	b.n	800392a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0304 	and.w	r3, r3, #4
 8003896:	2b00      	cmp	r3, #0
 8003898:	d037      	beq.n	800390a <UART_WaitOnFlagUntilTimeout+0xb2>
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	2b80      	cmp	r3, #128	@ 0x80
 800389e:	d034      	beq.n	800390a <UART_WaitOnFlagUntilTimeout+0xb2>
 80038a0:	68bb      	ldr	r3, [r7, #8]
 80038a2:	2b40      	cmp	r3, #64	@ 0x40
 80038a4:	d031      	beq.n	800390a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	69db      	ldr	r3, [r3, #28]
 80038ac:	f003 0308 	and.w	r3, r3, #8
 80038b0:	2b08      	cmp	r3, #8
 80038b2:	d110      	bne.n	80038d6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	2208      	movs	r2, #8
 80038ba:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038bc:	68f8      	ldr	r0, [r7, #12]
 80038be:	f000 f839 	bl	8003934 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2208      	movs	r2, #8
 80038c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	e029      	b.n	800392a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	69db      	ldr	r3, [r3, #28]
 80038dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80038e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80038e4:	d111      	bne.n	800390a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80038ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80038f0:	68f8      	ldr	r0, [r7, #12]
 80038f2:	f000 f81f 	bl	8003934 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	2220      	movs	r2, #32
 80038fa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	2200      	movs	r2, #0
 8003902:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e00f      	b.n	800392a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	69da      	ldr	r2, [r3, #28]
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	4013      	ands	r3, r2
 8003914:	68ba      	ldr	r2, [r7, #8]
 8003916:	429a      	cmp	r2, r3
 8003918:	bf0c      	ite	eq
 800391a:	2301      	moveq	r3, #1
 800391c:	2300      	movne	r3, #0
 800391e:	b2db      	uxtb	r3, r3
 8003920:	461a      	mov	r2, r3
 8003922:	79fb      	ldrb	r3, [r7, #7]
 8003924:	429a      	cmp	r2, r3
 8003926:	d0a0      	beq.n	800386a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003928:	2300      	movs	r3, #0
}
 800392a:	4618      	mov	r0, r3
 800392c:	3710      	adds	r7, #16
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
	...

08003934 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003934:	b480      	push	{r7}
 8003936:	b095      	sub	sp, #84	@ 0x54
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003942:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003944:	e853 3f00 	ldrex	r3, [r3]
 8003948:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800394a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800394c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003950:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	461a      	mov	r2, r3
 8003958:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800395a:	643b      	str	r3, [r7, #64]	@ 0x40
 800395c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800395e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003960:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003962:	e841 2300 	strex	r3, r2, [r1]
 8003966:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1e6      	bne.n	800393c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	3308      	adds	r3, #8
 8003974:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003976:	6a3b      	ldr	r3, [r7, #32]
 8003978:	e853 3f00 	ldrex	r3, [r3]
 800397c:	61fb      	str	r3, [r7, #28]
   return(result);
 800397e:	69fa      	ldr	r2, [r7, #28]
 8003980:	4b1e      	ldr	r3, [pc, #120]	@ (80039fc <UART_EndRxTransfer+0xc8>)
 8003982:	4013      	ands	r3, r2
 8003984:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	3308      	adds	r3, #8
 800398c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800398e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003990:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003992:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003994:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003996:	e841 2300 	strex	r3, r2, [r1]
 800399a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800399c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d1e5      	bne.n	800396e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d118      	bne.n	80039dc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	e853 3f00 	ldrex	r3, [r3]
 80039b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	f023 0310 	bic.w	r3, r3, #16
 80039be:	647b      	str	r3, [r7, #68]	@ 0x44
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	461a      	mov	r2, r3
 80039c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80039c8:	61bb      	str	r3, [r7, #24]
 80039ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039cc:	6979      	ldr	r1, [r7, #20]
 80039ce:	69ba      	ldr	r2, [r7, #24]
 80039d0:	e841 2300 	strex	r3, r2, [r1]
 80039d4:	613b      	str	r3, [r7, #16]
   return(result);
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d1e6      	bne.n	80039aa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	2220      	movs	r2, #32
 80039e0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80039f0:	bf00      	nop
 80039f2:	3754      	adds	r7, #84	@ 0x54
 80039f4:	46bd      	mov	sp, r7
 80039f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fa:	4770      	bx	lr
 80039fc:	effffffe 	.word	0xeffffffe

08003a00 <memset>:
 8003a00:	4402      	add	r2, r0
 8003a02:	4603      	mov	r3, r0
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d100      	bne.n	8003a0a <memset+0xa>
 8003a08:	4770      	bx	lr
 8003a0a:	f803 1b01 	strb.w	r1, [r3], #1
 8003a0e:	e7f9      	b.n	8003a04 <memset+0x4>

08003a10 <__libc_init_array>:
 8003a10:	b570      	push	{r4, r5, r6, lr}
 8003a12:	4d0d      	ldr	r5, [pc, #52]	@ (8003a48 <__libc_init_array+0x38>)
 8003a14:	4c0d      	ldr	r4, [pc, #52]	@ (8003a4c <__libc_init_array+0x3c>)
 8003a16:	1b64      	subs	r4, r4, r5
 8003a18:	10a4      	asrs	r4, r4, #2
 8003a1a:	2600      	movs	r6, #0
 8003a1c:	42a6      	cmp	r6, r4
 8003a1e:	d109      	bne.n	8003a34 <__libc_init_array+0x24>
 8003a20:	4d0b      	ldr	r5, [pc, #44]	@ (8003a50 <__libc_init_array+0x40>)
 8003a22:	4c0c      	ldr	r4, [pc, #48]	@ (8003a54 <__libc_init_array+0x44>)
 8003a24:	f000 f818 	bl	8003a58 <_init>
 8003a28:	1b64      	subs	r4, r4, r5
 8003a2a:	10a4      	asrs	r4, r4, #2
 8003a2c:	2600      	movs	r6, #0
 8003a2e:	42a6      	cmp	r6, r4
 8003a30:	d105      	bne.n	8003a3e <__libc_init_array+0x2e>
 8003a32:	bd70      	pop	{r4, r5, r6, pc}
 8003a34:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a38:	4798      	blx	r3
 8003a3a:	3601      	adds	r6, #1
 8003a3c:	e7ee      	b.n	8003a1c <__libc_init_array+0xc>
 8003a3e:	f855 3b04 	ldr.w	r3, [r5], #4
 8003a42:	4798      	blx	r3
 8003a44:	3601      	adds	r6, #1
 8003a46:	e7f2      	b.n	8003a2e <__libc_init_array+0x1e>
 8003a48:	08003aac 	.word	0x08003aac
 8003a4c:	08003aac 	.word	0x08003aac
 8003a50:	08003aac 	.word	0x08003aac
 8003a54:	08003ab0 	.word	0x08003ab0

08003a58 <_init>:
 8003a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a5a:	bf00      	nop
 8003a5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a5e:	bc08      	pop	{r3}
 8003a60:	469e      	mov	lr, r3
 8003a62:	4770      	bx	lr

08003a64 <_fini>:
 8003a64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a66:	bf00      	nop
 8003a68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a6a:	bc08      	pop	{r3}
 8003a6c:	469e      	mov	lr, r3
 8003a6e:	4770      	bx	lr
