================================================================================ 
Commit: f63fe7f541d5301e0275e350589b99212502612f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 17:05:09 2022 +0530 
-------------------------------------------------------------------------------- 
Removed redundant files.
Updated files.

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/bld.bat
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_02_b0670_0000000e.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_03_90672_0000001e.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_32_b0671_81000101.inc
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2019_Win7.bat
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 25ffe37575bebc39ced5164a8607be010bc9bab1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:38:01 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "ClientOneSiliconPkg/Fru : BIOS ACPI code will suppress PCIe device 25-28, if they are not supported" due to bug HSD https://hsdes.intel.com/appstore/article/#/16015848312

This reverts commit 46d312e0c1876293166b3d212dc180880aa0c934.

Hsd-es-id: 16015848312
Original commit date: Wed Mar 9 05:38:42 2022 -0700
Change-Id: Ibb28fcd6b0ffdcb4eeaccb884c72571ef1a56bd8
Original commit hash: 22813da09a7c329e420a73e1031bd5e614c69f4f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: c9f86f03b3e8290d2a6722b6c73426b2a912dee6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:37:58 2022 +0530 
-------------------------------------------------------------------------------- 
[CTL][SPS] MEBIOS should enable DEKELPHY and HSPHY in GET_IMR_SIZE feature mask

Modifying GET_IMR_SIZE feature masks was disabled if ME type is SPS.
It may be required though for correct IP loading (DEKEL PHY, HS PHY)

Hsd-es-id: 18020978125
Original commit date: Tue Mar 8 15:03:46 2022 +0100
Change-Id: I6b7d853169bfa15079e5eefe47278c74088f44b8
Original commit hash: fc5703a60fe2ddb2e8b67345cf857f58f9c31869

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeUmaLib/PchMeUma.c

================================================================================ 
Commit: 1122e9601d68753019ad2da0217041fcb628e443 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:37:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN]: Add Platform code to set Boot-option priority for eMMC OS-boot device

Set OS boot option priority for eMMC OS-boot media higher than EFI-shell boot-option.

Hsd-es-id: 16016033277
Original commit date: Fri Mar 4 18:53:44 2022 +0530
Change-Id: I59e08a9c860de4830900e1553ee81bebf17c97f0
Original commit hash: 42fa9e46edc270fe8b2d998f6b33dd20c336c821

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c

================================================================================ 
Commit: 8232039595718d4230cf561c2303a78615118a0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:37:50 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P]: Remove B14 Gpio Config which is configured as high

removed the wrong B14 GPIO Pin config which is configured as high for LP5

Hsd-es-id: 22014752753
Original commit date: Fri Mar 4 00:50:15 2022 -0800
Change-Id: I17dff12be62371276744c4c3be31977a6293b4ed
Original commit hash: 2eec20dd5c266ad1edb28f57634638c9bb8db4d6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: 1e7f7149a0836f293dea9eec5bd82b5e7c895d63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:37:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N][AlderlakeBoardPkg]: Update VpdPcdPcieClkUsageMap(Pcie Clock Usage)
for unused ports with the correct value NOT_USED (0xFF)

SRC for Ports 6-9 has to be disabled for ADL-N. Platform is not entering
S0ix due to this Clock Usage mis-configuration. With this change Clocks
are corretly configured for unused ports.

Hsd-es-id: 16015860117
Original commit date: Tue Mar 8 19:08:28 2022 +0530
Change-Id: I1ee2af00f01174b22f4840d70e719e4c84b8c9ba
Original commit hash: 6025631c81af26d93a0c1d26f8a9df4938e8ca53

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlNPcieClocks.dsc

================================================================================ 
Commit: a42ed9a02113b2514d7c2803e93f50cbae4f5ecb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:37:42 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][TCSS] Remove USB X2 support

ADL-P/M/N does not require X2 support.
1. 0x8EA0:  HOST_CTRL_SSP_TUNNELING_REG.Bit9 = 1'b1
2. 0x8EB0: HOST_CTRL_SSP_PORT_CONFIG.X2_DISABLE = 32'hFFFFFFFF

Hsd-es-id: 18020980121
Original commit date: Thu Jan 20 12:17:28 2022 +0100
Change-Id: I6cb88204d0f4e9238c3cf23878e644d3651584fa
Original commit hash: 68c8353698dc3241a41a086139e5dd1c9d367122

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 75dff8b08011f199c3e3bf76d151e2917516ad1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:37:40 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.167

(cherry picked from commit 97018ea10e0d38be40310d585a168c2f9de75597)

Wed Mar 9 04:54:19 2022 +0000
Original commit date: Wed Mar 9 04:54:19 2022 +0000
Original commit hash: 51178a1d2ca1853f3da2fe296cff1827388fe53e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 43b3ca0b2a21d7445e94dc9ad9619d9e74410f98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:37:37 2022 +0530 
-------------------------------------------------------------------------------- 
Optimize binary size in BaseCpuInfoFruLib & PeiVrFruLib
  -- Isolate ADLS/ADLP/ADLN/ADLM/RPLP/RPLS relative code by checking Pcd.
  -- Correct Restricted tag for RPLP/RPLS

Hsd-es-id: 15010739212
Original commit date: Tue Mar 8 15:22:12 2022 +0800
Change-Id: I423458b9bba4b911d3c9f05e5ffd4f2ef0d04b30
Original commit hash: 119dd682308023504bb7f68a8e4f7c572c92ce0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Include/CpuGenInfo.h
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf

================================================================================ 
Commit: 90125a0e0a7d46b540d9ce8cdf5977eef7953a54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:37:32 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3112_01

Hsd-es-id: N/A
Original commit date: Tue Mar 8 09:17:50 2022 -0800
Change-Id: Ia95dfe446f9d231090cf14a8dd34b1febaaa0e64
Original commit hash: 2e4fa3992928f065c96507344c805ed0e5cd9dec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 884f7a6518495d0379470b756e90bd08fbe6b235 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:37:29 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3112_00

Hsd-es-id: N/A
Original commit date: Tue Mar 8 08:56:47 2022 -0800
Change-Id: I76af9ef33eeca2310e0f2fe5ce0c0598210b0001
Original commit hash: 73cc7e1cd25e48339f2d2a72e7b72b8ad4675a5e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8eaced9d589e340ae9b53018af857a1667147f44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:37:24 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Mar 8 06:26:01 2022 -0800
Change-Id: I978dfa6307b67d7a8281fdf19469c2f41cff0007
Original commit hash: 40204587b0d02c92a585c3dab6da7c3a22713ec9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a96c658e3f969a2511f58f9199d4fca6f9ad9492 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:37:18 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x0000041b

Hsd-es-id: 16016019503
Original commit date: Tue Mar 8 15:00:29 2022 +0530
Change-Id: I7583efa9b52d01e58929e88e9a9a6e07074d94ef
Original commit hash: 6ce6729f2c3690b0c22ab3874615094283ce6851

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: f8ab4f662715874d1638f1b7dbbdd641705394b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:37:16 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.166

(cherry picked from commit 63d542c0a3505fe7f0d3924fa51456b05b43ffb6)

Tue Mar 8 12:13:24 2022 +0000
Original commit date: Tue Mar 8 12:13:24 2022 +0000
Original commit hash: 976f14f95e833cc3ea668cd9a1ba19a76a2649a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ca4f2aca4cbb48ba6498928893820d8a5ddd2b33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:37:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15010803605][MemoryInit] CTE updates

[Changes]
1. MultiCycCS changes for Gear4
2. send nop cmd during ECT
3. additional normalize to the lowest possible cycle for Ctl pi.
4. set finestep to 2 for ddr5g2 in JWL
5. set step to 16 for cvc
6. new cacspitable for Lp5
7. disable some tranings for CTE
8. relax tWRWR_DG tWRWR_SG to tWRWR_MAX
9. disable RDQS in Readleveling in CTE
10. do not -3 on DecTcwl for DDR5 G4.
11. enable safemode and safe config for CTE
12. ScAdaptivePcit revert for DDR5
13. Initial Wckpi for Lp5g4
14. additional IORest after Jedec WCK training.

[Impact]
CTE

Hsd-es-id: 15010803605
Original commit date: Fri Sep 24 12:02:26 2021 +0800
Change-Id: I439c198ffca024b20dbcb940d3f37ec67cfaff6b
Original commit hash: cca4c1a5a6fd0ddd89506a6df054c144e6dc5dc4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: e2072ca9f53e1151ee278c3d75b3448a4573db37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:37:07 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Use Ctdp level instead of Up or down

BIOS should use Ctdp level1 instead of Ctdp down,
Level1 ratio maybe higher that nominal.

Hsd-es-id: 15010593100
Original commit date: Thu Jan 13 14:50:37 2022 +0800
Change-Id: If28e8875d17d21be01e722cc262c86aa76799090
Original commit hash: 9a9b61a312f45558afc70b887117f182595d766c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/OemSetup.h
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/Include/Library/CpuPlatformLib.h
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: 93d0e08121c375e1c38852d49752dd54828e16b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:37:04 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P682 45W] Using F3 to load BIOS defaults disables TDC IRMS, sets TDC Time Window to 1 sec, and changes TDC Current Limit to 93A for compute domain

Fix Irms default value for enable

Hsd-es-id: 16016003142
Original commit date: Mon Mar 7 15:35:53 2022 +0800
Change-Id: I9e80067a14746bd7b6aeb3ebf814a8ed2163c4be
Original commit hash: c1f65ede9de2a6ee5c14f3944c7124b341f33b48

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h

================================================================================ 
Commit: 42fd121038854ec02eac749571b89a6c01f418d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:37:01 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Change USB2 configure of ADL-S SODIMM DDR4 CRB

Change connector type of USB2 Port# 5/6/9 to Type-C.
Remap USB2 OC: Port#5-OC2, Port6-OC1.

Hsd-es-id: 15010764175
Original commit date: Mon Feb 14 11:11:49 2022 +0800
Change-Id: Ic8b801e780b65bfb86ae5edebf4129a96a2bb564
Original commit hash: e797419434a7b7a904c27d5636830d0079e6ee5f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciAdlS12Rvp.asl
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlSUsbOC.dsc

================================================================================ 
Commit: 6b39c97edf282d5c3985b3a27080af3f42ec2fe0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:36:58 2022 +0530 
-------------------------------------------------------------------------------- 
C1S/CNVi: [Tile Ring] Bluetooth device has been reset during S5-boot w/ fast startup disabled.

Issue: After S5, bluetooth device has been reset and enter bootloader mode.
Solution: Skip setting BT_EN to 0 in S5 resume to prevent BT entering D3 state, reloading FW and causing the connection lost.

Hsd-es-id: 16016007071
Original commit date: Fri Dec 24 11:09:31 2021 +0800
Change-Id: Id62cf5342b118c95794f419b1a10649e53fe4db2
Original commit hash: 72ea68a063f036df36d3a476d4411f5861ddb8aa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.inf

================================================================================ 
Commit: df49e44186aa4c07157b8d69a12887513bed7dac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:36:56 2022 +0530 
-------------------------------------------------------------------------------- 
[PSR] Size of PSR Hash should be 64 bytes

Hsd-es-id: 16015994171
Original commit date: Fri Mar 4 14:25:17 2022 +0530
Change-Id: I34610a378f7ef591e63895e5c081f58bb470d662
Original commit hash: 32e2a7cddf621094356620397df415af1fc2063e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/PsrMsgs.h

================================================================================ 
Commit: 6313a6f0402ddf609a4066c8d144dbc505c37612 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:36:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3111_01

Hsd-es-id: N/A
Original commit date: Mon Mar 7 09:15:03 2022 -0800
Change-Id: I435383cec04d9f026cb23742eb47ba07be49b00d
Original commit hash: 85a6ab3255f47703525378cabb0e4ca55d682dd8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bd65f136f7d86ccbe74ffd5b1397ddd5b60ee645 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:36:48 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3111_00

Hsd-es-id: N/A
Original commit date: Mon Mar 7 08:49:27 2022 -0800
Change-Id: Iacd287f8da918ef54d415d9239e1ac5e801f7b03
Original commit hash: 05d459777f64b3712ffdf46bf54a33e2995057e5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5346e8fb701e0f6fb46b22c851984f77bef048fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:36:45 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]Microcode patch 0x0000001F update for ADLS C0

Microcode patch 0x0000001F update for ADLS C0

Hsd-es-id: 15010830840
Original commit date: Mon Mar 7 19:05:35 2022 +0800
Change-Id: I042b8e8b66c182203554bed3ca4aa33f9c7e01aa
Original commit hash: 2a3bb2fcf6b5d6435088f1339efce019fbcece6b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 651a8adeb1e20fe3df70c8475cd6b86410836656 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:36:42 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.165

(cherry picked from commit 01a5c1ac0548b4e45b31a37ba07a9de01d6031e8)

Mon Mar 7 09:23:08 2022 +0000
Original commit date: Mon Mar 7 09:23:08 2022 +0000
Original commit hash: a87ba4515af03912ec8ba2661aeb177fc4f6bfa3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b2bab22c509dab95e8a05b27ce177762c4b10056 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:36:39 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010829549][All] Add a new micro code in mini BIOS.

[Feature Description]
Add a new micro code in mini BIOS.

[Resolution]
Add a new micro code in mini BIOS.

[Impacted Area]
micro code

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010829549
Original commit date: Mon Mar 7 15:18:02 2022 +0800
Change-Id: I88ae5ee490405627a50d93889d102c96a41e6b84
Original commit hash: 110264ada57f1e8933a4121221ba78f2e5b3ba9d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_32_b0671_81000101.inc

================================================================================ 
Commit: 37285b56e2d3bb71a9283f7996aa1787daaa2897 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:36:36 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL*] [RPL] BIOS mis-programming DCTL, ACGR3S2.LSTPTLS

Programmed below registers as per BWG,
DCTL.CEE   0x48[0] -> 0x1 (Enabled SetupOption 'PcieRootPortCEE' by default)
DCTL.NFE   0x48[1] -> 0x1 (Enabled SetupOption 'PcieRootPortNFE' by default)
DCTL.FEE   0x48[2] -> 0x1 (Enabled SetupOption 'PcieRootPortFEE' by default)
DCTL.URE   0x48[3] -> 0x1 (Enabled SetupOption 'PcieRootPortURE' by default)

Hsd-es-id: 16015898649
Original commit date: Fri Feb 25 16:22:53 2022 +0530
Change-Id: I52f17325de545ed27d66ff6b7188da9c182089b8
Original commit hash: 0c0dae96d81063eda7372f71b68dc5e4a817ae80

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.inf

================================================================================ 
Commit: bafed8ff2f52a8dddf026be623c231a0fc6867e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:36:33 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADL P/M/N GOP 1049.

Hsd-es-id: 16015997450
Original commit date: Fri Mar 4 17:31:10 2022 +0530
Change-Id: Idea02b0941a3cb6ca1950c78766d15fcd32c047c
Original commit hash: c73b8e92e93a2fc860f6fa3197382d37f898e090

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: f2738c26416c5c61ec4305f30abc6b9ebdb2b2f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:36:30 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.164

(cherry picked from commit 85c1e56e8c1e8dcc216d882a305f417efe916d76)

Mon Mar 7 05:45:12 2022 +0000
Original commit date: Mon Mar 7 05:45:12 2022 +0000
Original commit hash: aa8501427a1843a8fb7c3af8b813b7306bc60bbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 80fb7624ba406aae398c2f8caadf461ffd7fedec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:36:27 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Fix build failure when PcdAcpiDebugEnableFlag set to FALSE

Hsd-es-id: 16015964454
Original commit date: Fri Feb 25 15:46:02 2022 +0530
Change-Id: I6b2944d3c8846cb9794b581fb99e415b97658a15
Original commit hash: de82a84af5ee1ff3c7c2199bd516d24eb825dcb9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/EC/Asl/EC.ASL
ClientOneSiliconPkg/Include/AcpiDebug.h
ClientOneSiliconPkg/Library/AcpiDebugLib/AcpiAssert.asl

================================================================================ 
Commit: 8d7249d81242b9a25beddc397ea994a4a4a8ca12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:36:22 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADLN] 6W Freq Clipping : Workaround for ES0"

This reverts commit c334c91fd349da9ee47625a929f8024c029111b7.

Hsd-es-id: 16015984992
Original commit date: Sun Mar 6 22:09:14 2022 +0530
Change-Id: I252db65b7e73c21953a7dc97a035a3f3e5ee2627
Original commit hash: 21ce404664019422940b8c3ce26dc148799eb427

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: dcbc8c8b6b5d72c277eee4c8cf32b425c8131097 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:36:17 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3107_01

Hsd-es-id: N/A
Original commit date: Sun Mar 6 09:10:25 2022 -0800
Change-Id: Ib87471b1ad76b28dc12c2cacde914c79e9c49ecf
Original commit hash: a35ed7e330646c0be7a92c92296322150879d8bd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c310c24f064f832921c99d140b63c364f87e629f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:36:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3107_00

Hsd-es-id: N/A
Original commit date: Sun Mar 6 08:51:58 2022 -0800
Change-Id: I9ee0f69bf8c8502eb0fb2e9b66fb81d456b99a73
Original commit hash: 2e28a6f24d352fb1b44911302fb574f38ba0bae8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6f882b049f4d4fbc9148b754287beb5a7603f7fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:36:12 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Mar 6 06:33:36 2022 -0800
Change-Id: Ifceff7ac48a7339517d639ce65bfb590e6e55478
Original commit hash: 1851ef04903582203d396951939f4094cbec2c80

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 11e35ddac28e4847e17db911670ea0c619df46bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:36:09 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.163

(cherry picked from commit 58e8e68137ea84af04fff80944331e974ec2413f)

Sun Mar 6 14:16:15 2022 +0000
Original commit date: Sun Mar 6 14:16:15 2022 +0000
Original commit hash: 4fb96465ff72ef6517fa09b32cac135d8852751e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3724a33249b4b1149a349371bb62b922bb776b3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:36:06 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15010826081][ADLN]: VDDQ update and disable DCM

[Feature Description]
Change the VDDQ to 0.5 if frequency <= 2400.
Disable DCM for ADL-N

[Resolution]
Set Vddq to 0.5v for Lp5 freq <= f2400
Set IccMax to 0xf.

[Impacted Area]
VDDQ, DCM

[Register Impacted]
PHY

Hsd-es-id: 15010826081
Original commit date: Fri Mar 4 15:22:40 2022 +0800
Change-Id: I9333967cf793bfb208fc17e1823832e364c4029d
Original commit hash: 246c28831c9221ad41412d61739d14c1fd81266d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: b787a43ee74cb30ba965333db4c0f4209a64784d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:36:01 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3106_01

Hsd-es-id: N/A
Original commit date: Sat Mar 5 09:10:11 2022 -0800
Change-Id: I01ca38bde0244496290a636aac6f2d2285a6538d
Original commit hash: 8f980bde45cc47d2ada1b6e3d07c1efe4975986c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5e5f3db3bcdf88ef2ce7d8cc5f5d749bd483e52b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:35:58 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3106_00

Hsd-es-id: N/A
Original commit date: Sat Mar 5 08:48:09 2022 -0800
Change-Id: I0d80646087a3d0031d8e2b516b5dd5f5e858857f
Original commit hash: db3ab257db8ca6336d17ca5774fd0630629bf4b3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 37907020567c70fdd1f63071c8362b47ac956b35 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:35:55 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N]Fix Critical KW issues on ADL-N

Hsd-es-id: 16015740007
Original commit date: Tue Feb 15 22:17:49 2022 +0530
Change-Id: If47f7bee20511a7975ee0b78250c5fec88d89697
Original commit hash: bfd77cbf47747ce6f8673bdb1f1af1f5967a589a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsHcMem.c
AlderLakePlatSamplePkg/Features/Ufs/UfsBlockIoPei/UfsHci.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/Usb4HcMem.c

================================================================================ 
Commit: 596336ae17478fc4676c3c162978e7baa4666ea9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:35:53 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.162

(cherry picked from commit 175e2a1f5960911ff6b7b3c9d9f8507461585905)

Sat Mar 5 12:41:45 2022 +0000
Original commit date: Sat Mar 5 12:41:45 2022 +0000
Original commit hash: 27b035a9e882b3c13e54f4ff12c0825644d91435

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e6dd28ad12cb8973ac8295d776e0024772b7e3fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:35:50 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][14015887716][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Disposition Row Failures and Execute PPR

[Feature Description]
1. Implement Row Failure disposition functions to execute PPR

Additional changes:
1. Additional merges of various subroutines from Server implementation
2. Includes BankGroupDqMask and CPGC address rotation from HSD: 14015823906
3. Function wrappers, variable renaming, and various changes to align more with server implementation

[Impacted Area]
DDR5/DDR4/LP5/LP4 with PPR enabled only

Hsd-es-id: 14015887716
Original commit date: Thu Jan 20 16:10:27 2022 -0800
Change-Id: Ief9ec64814390f290cd3844f90a0b31e401d50ca
Original commit hash: d5e15ce456bf71f59325e747816d8aaa03d05ac7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPpr.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPpr.c

================================================================================ 
Commit: 503b79f55abdf45a2514871332d2d98c7727e2b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:35:46 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] Update WiFi Driver 2.2.12.22071 (Core 68)

Update UEFI WiFI driver to 2.2.12.22071 for RPL-S

Hsd-es-id: 15010820335
Original commit date: Fri Mar 4 22:36:03 2022 +0800
Change-Id: I93ea4a2bf83ad48753540e148f75b4bded2f69d0
Original commit hash: 28fcff874099fa0b341a7b8f67d8e49964aa44f5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeGcc.fdf

================================================================================ 
Commit: a1f9effc84989b1e5ab15b97dbd4a316c195cbd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:35:35 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Mar 4 12:41:08 2022 -0800
Change-Id: I3ff6d28c59a967a9a6aba7d2903393020ee178aa
Original commit hash: 9006f85c33b788151af8b3a78774f3a6a21c88a6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 679c3066d5b2eb82397f393565bf144fdb6b10eb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:35:32 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3105_01

Hsd-es-id: N/A
Original commit date: Fri Mar 4 09:13:35 2022 -0800
Change-Id: I86f0993800298db5d3eb7cb0e7f71ae82003b9a3
Original commit hash: 2ddffd6e2c35ac6891952b840d379425112a36f1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0b71070bdcd42ce976e1c05194ec387483ec128e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:35:30 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3105_00

Hsd-es-id: N/A
Original commit date: Fri Mar 4 08:49:04 2022 -0800
Change-Id: Iab4c91015693615757a3360e5ba81c5c37500991
Original commit hash: 7d1123242effe40b7efdc7215e640d5585b39445

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e7717a02d66067bd7fa7ccd5a457c2528fc5a4d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:35:24 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Enable Closed Lid WoV with lighting support
Adding bios support for default enabling of Closed Lid WoV
with lighting support.

Hsd-es-id: 16015972483
Original commit date: Thu Mar 3 14:10:43 2022 +0530
Change-Id: I4b555b8730eeeda58ddc57b3a6a4c6cc670b0570
Original commit hash: 073d6347c4ac781f6105a286f34c723a0613c0a6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: 37638879a5d30d217b9c26c4a1fffd6166602f57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:35:18 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.161

(cherry picked from commit 90d23b82181f0c53f8b45a658b2293e490c31413)

Fri Mar 4 08:12:12 2022 +0000
Original commit date: Fri Mar 4 08:12:12 2022 +0000
Original commit hash: 628f98f53b0a731aca97161a2132bf63e1ed5ac2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d4b46d8309fd59f46aad3ae6029ab2f037ad21d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:35:15 2022 +0530 
-------------------------------------------------------------------------------- 
Bluetooth LE Audio support

Add option to configure BT Low Energy over feature mask.

Hsd-es-id: 18020909658
Original commit date: Thu Mar 3 13:07:49 2022 +0100
Change-Id: I0f9903ef2ad0cfad303f8677ed58feca7641cd42
Original commit hash: 1dda437c917cc006f461d051f281c65a75041008

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePchPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHda.asl

================================================================================ 
Commit: 500eceb7c606d546b1ea1a8b14618c4140a3526a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:35:12 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010766485] enable SAM_overloading field for ACC packet

Changes:
  set McDftMisc.Bits.SAM_overloading to 1 for all channels

[Impacted Area]
MC

Register Impacted:
MC0_CH0_CR_DFT_MISC_REG

Hsd-es-id: 15010766485
Original commit date: Tue Feb 22 14:18:56 2022 +0800
Change-Id: I632866714fd3a4a206a99099b2853edf47968e62
Original commit hash: 45fb9aeba158182fa593cc95c85fef4f6af4e366

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 44772074f0636eaadd2d479354d12adf32b6c49a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:35:09 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.160

(cherry picked from commit 76485da20ae024e07ea90bdfd5e1b5cd9b179bd6)

Fri Mar 4 06:58:28 2022 +0000
Original commit date: Fri Mar 4 06:58:28 2022 +0000
Original commit hash: 532a555bff557876502d889b80a365c25d94ef1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d2ca6799ef7c0fef11ca2ea5bce47ef4181ab22e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:35:03 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S | OC | DDR5] Use large LoopCount at critical training steps for OverClock

[Issues]
At high-speed OverClock, some training steps are not stable.
When prior training steps show good results, but it's not stable,
such results might mislead later trainings. Evetuanlly,
it's hard to find which step introduce the failure.

LoopCount of some training steps are 10 or even smaller. It's
too small when system is trained at OverClock.

[Resolution]
Change LoopCount to 17 or 19 at some critical training steps.
The training might become slower than before, but training can get
more stable results.

Hsd-es-id: 15010748066
Original commit date: Thu Feb 10 21:16:00 2022 +0800
Change-Id: I49a8eb37d67caa22638c8862e625ba88ef92ec8d
Original commit hash: 48261676c61357d82e5bc949331f716c40c676e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 3d32e8ea44b6be484ec3336553bf0ba2e51ea131 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:34:59 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PcieRp: Fixing the uninitialized variable.

DetectTimer is not initialized and  unknown value is used.

Hsd-es-id: 14016189185
Original commit date: Wed Mar 2 14:17:58 2022 +0530
Change-Id: I5f237153bdc49b267ccda5da8bba06419c4e5800
Original commit hash: 46f4f7ffe89eafc5b1130d27356774aa118e3c06

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 28abdcf7ab685c0827af522d5428aafd9a2f5068 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:34:54 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3104_01

Hsd-es-id: N/A
Original commit date: Thu Mar 3 09:15:30 2022 -0800
Change-Id: I58f5f1a6c8429f0d198e78d5144c1f433759e146
Original commit hash: d788223ac4aa7fcdb4f5a1c708638793ecc3c853

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c0057247b8670ed492be3a3513ed2d8d5eed14df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:34:51 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3104_00

Hsd-es-id: N/A
Original commit date: Thu Mar 3 08:49:49 2022 -0800
Change-Id: I37374089d615f7e859f7663e277e1c925f3d0b79
Original commit hash: 2ea937aeb46a087d7f55809844d53f872e75bd84

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0ac050f665c78487533e8a63024a1704da0da976 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:34:48 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.159

(cherry picked from commit ff9b7cbd8a4bf3628d0d2f6e95745412806bc72c)

Thu Mar 3 15:57:23 2022 +0000
Original commit date: Thu Mar 3 15:57:23 2022 +0000
Original commit hash: 75a6fc9f04af89ef7e9b9fe530eea0bad8e77104

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c4b8bd2fdd0862711e5fa20608efaf59c25c4d2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:34:44 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010722692][ADL-M ADL-P | LP4 LP5] RDMPR 2D Boot time Optimization

[Feature Description]
Change the RDMPR step size to 2(previously 1) during vref 2D sweep.

[Resolution]
Change the RDMPR step size to 2(previously 1) during vref 2D sweep.
Additional Change: Enable RDMPR per bit for LP4 4267MT

[Impacted Area]
RDMPR

[Register Impacted]
PHY

Hsd-es-id: 15010722692
Original commit date: Wed Feb 2 22:03:07 2022 +0530
Change-Id: Ic4f57499923103ec74446ed19a5e977afe1c8144
Original commit hash: abb99a1379bcd89dad9ff47d799d772c9abcb41a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 745a971af0d83039efbf1f2b18e7053fb8080906 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:34:40 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.158

(cherry picked from commit 6403307860fb881b9842480d783e45841ddab38b)

Thu Mar 3 12:46:13 2022 +0000
Original commit date: Thu Mar 3 12:46:13 2022 +0000
Original commit hash: b85e54c44a02829ebedd7dcb9448c0cc92d1c108

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 716e6f950958f3fc57e64436923b43e04e5c5eae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:34:33 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.157

(cherry picked from commit 461c909571091c7ace95957eb7d138b7641192f8)

Thu Mar 3 11:05:22 2022 +0000
Original commit date: Thu Mar 3 11:05:22 2022 +0000
Original commit hash: 618d2fc3f25b6d6303de998c4a96795d24c8b917

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 819138d9b3e24f9cce8aa7c4a8befeca5148ec98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:34:30 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Add Adls PCD and isolate ADLS/RPLS only code

Try to reduce FSP-M binary size by creating a PCD "PcdAdlSSupport" to split ADL-S code in RPL BIOS.

Hsd-es-id: 15010747403
Original commit date: Wed Mar 2 16:08:30 2022 +0800
Change-Id: Idf7d437b1a09cb4f8f7f761dde668a0a2499b9aa
Original commit hash: 6cad07f39d5d16c984509fd9107547de6b79dbfd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakeBoardPkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
AlderLakeFspPkg/FspPkgPcdUpdate.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.c
AlderLakePlatSamplePkg/Library/PeiDxeBoardIdsLib/PeiDxeBoardIdsLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/PeiDxeSmmCpuPcieInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: 9e5104f1a7ddf47925a96d6cb585223fedb92969 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:34:14 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.156

(cherry picked from commit 8462b577f3a52e98d625cadcbe01039506feffa7)

Thu Mar 3 01:29:55 2022 +0000
Original commit date: Thu Mar 3 01:29:55 2022 +0000
Original commit hash: c205d141163c06988d8b661fa5a511374b5dc195

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ff2871358602a969fe66af340e4cd5731742dfac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:34:10 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010813402][LPDDR5] CPGC BankMapping update for LP5 BG mode

[Feature Description]
CPGC BankMapping update for LP5 BG mode

[Resolution]
1. Program the CPGC bank mapping for LP5 BG mode.

[Impacted Area]
LP5 BG Mode

[Register Impacted]
MC

Hsd-es-id: 15010813402
Original commit date: Wed Mar 2 21:52:10 2022 +0800
Change-Id: Ia350ad2c520bd3ba4d496b2841f8d0ca25fa3486
Original commit hash: 4b036b4f80a8773d011ba7ef2007c847c3d18463

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c

================================================================================ 
Commit: 5a622be32968add9886ce89b9a1ad36fb968cf4f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:34:04 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3103_01

Hsd-es-id: N/A
Original commit date: Wed Mar 2 09:22:58 2022 -0800
Change-Id: Ib676816b0d87ca1b2b968c71c6d1b9efe1b90b66
Original commit hash: 846af148fb8953db8145670d7be51e6c0078cb40

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f90847d7e48f7baa443ee38b27b738581c472e94 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:34:00 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Mar 2 09:20:33 2022 -0800
Change-Id: I2690191bbcdd2de688c6e926186b7cf6f03fd578
Original commit hash: 56222ca279b08a0123e174c96453e1bdbeb7c58a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a6c1682dee02197cc262068d133de84eb31a6580 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:33:57 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3103_00

Hsd-es-id: N/A
Original commit date: Wed Mar 2 08:53:46 2022 -0800
Change-Id: Idac26de9a1a49b3488589bd7cf456e9e6dced416
Original commit hash: f3b526c991c3274e8a0928922b776aad6bdf283c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5c095fb8750b26993d8ad2d1338a63ecc206c7fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:33:51 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.155

(cherry picked from commit 5de9d5adb832657dd8c6b81c329dc4c91492b368)

Wed Mar 2 13:10:48 2022 +0000
Original commit date: Wed Mar 2 13:10:48 2022 +0000
Original commit hash: 63d0dc01910f65ac02bcdbe1e6941e309ec8eb0e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 720c7e0f3e29c82cc496568b5aeed4eaa24637c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:33:47 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][22012658861][ADL-S ADL-P AD-LM | DDR5 DDR4 LP4 LP5] Wake up DRAM in Warm / S3 flow at the previous SAGV point

[Feature Description]
Wake up DRAM in Warm / S3 flow at the previous SAGV point

[Resolution]
DDR5 JEDEC spec doesn't allow frequency change during Self Refresh, unless SREF command is used (SR with a frequency change).
Warm / S3 entry uses a regular SRE command, so we must wake up DRAM at the same frequency.
LP4/5 also have the same requirement, otherwise SRX command might be not recognized due to CaVref / CaOdt not matching the new frequency.
MRC SAGV flow is changed:
 - Read the last SAGV point that was used before Warm/S3, from PCH register DSW_SPARE_GCR_0[2:0]
 - Reorder the SAGV points so that this point will be the last one
 - This ensures that SRX will happen at the same frequency as SRE.
 - For LP4/5 also set McInitState.LPDDR4_current_FSP to the previous value, which is taken from DSW_SPARE_GCR_0[3]
 - Add MrcIntData->LastSaGvPoint and use it throughout MRC instead of checking for MrcSaGvPoint4, because now the last point can be any point [1..4]
 - Change SaGvPoint != MrcSaGvPoint4 to !(MrcIntData->LastSaGvPoint)
 - Program SRX_reset for DDR5 and DDR4

Additional change:
 - Merge MrcMcEarlyCapabilityCheck from TGL, to override SaGv policy in case SAGV is disabled in CAPID.

[Impacted Area]
 Warm Reset, S3 resume, SAGV

Register Impacted: MC, PHY

Hsd-es-id: 22012658861
Original commit date: Wed Mar 17 16:45:06 2021 -0700
Change-Id: I80279926dff1c548786bf46ef9ca581300d8e2db
Original commit hash: 5f4f1bfc9df7c16cd713c09f0af3710e76edec64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 52ead1f12aca8af49171e20062063967ee677b61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:33:36 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Optimize SA PCIe Init to use Code-Execution delays in-place of polling for Hardware Events.

Hsd-es-id: 16015347418
Original commit date: Wed Feb 16 12:02:00 2022 +0530
Change-Id: Ib1c8ec517668b327030d209e8f2a712d690e9de4
Original commit hash: 5674e6d1da19d80231dcd060659339882bf790df

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
ClientOneSiliconPkg/Fru/AdlCpu/PeiLib.dsc
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/IncludePrivate/Library/PeiCpuPcieRpInitLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitFsp.inf

================================================================================ 
Commit: d75728a391687d709fe592740f640448e0532f13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:33:31 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.154

(cherry picked from commit 6a6651f411375173560697e4ac58f202b4b190e6)

Wed Mar 2 03:15:33 2022 +0000
Original commit date: Wed Mar 2 03:15:33 2022 +0000
Original commit hash: 4591f840907e049f3384103445a4a7300627d936

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 66123a2de07d2bbe29f707b718481585f37c05e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:33:27 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Change the structure mapping of SetupVariable.h to bring back the compatibility with ADL_Program.

Hsd-es-id: 15010777208
Original commit date: Tue Mar 1 11:30:16 2022 +0800
Change-Id: Ieac1eb485fafd1af7643d74701d36df5443187e2
Original commit hash: 583bd84c06103bd2fe35a3db1b07bec0a8905eec

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h

================================================================================ 
Commit: c8c708f43814d164ca3c8cc1c94e56c874f45108 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:33:24 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL]Reduce FvPreMemory size

1. Disable "compare setup default and policy default" for Resiliency build
2. Optimize the debug message for "compare setup default and policy default"

Hsd-es-id: 15010805111
Original commit date: Sat Feb 26 23:52:57 2022 +0800
Change-Id: I2e6bf74f7ad715e2b4f83b0b83d4de045aba04a7
Original commit hash: 210a9957193c93668eeb84563879e0e44790b33f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakePlatSamplePkg/Include/PolicyUpdateMacro.h
AlderLakePlatSamplePkg/Library/PeiBootStateLib/PeiBootStateLib.c
AlderLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSiPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c

================================================================================ 
Commit: 193fa5f3477c6101c1eedef39864e5ca6390df6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:33:19 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL] Clean up the redundant code to re-fill in the ConfigBlock Default value with 0

Clean up the redundant code to re-fill in the ConfigBlock Default value with 0.

Hsd-es-id: 15010763145
Original commit date: Thu Feb 24 17:00:12 2022 +0800
Change-Id: Ib2b0164abdcafda5e8749bd5de66e776ba0e4eb2
Original commit hash: 3cbc120bd0590640dfed0b049e0f919c4c7bc1d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/DxeGpioPolicyLib/DxeGpioPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer1.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLib/DxeMePolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiPolicyLib/PeiSpiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLib/PeiTsnPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

================================================================================ 
Commit: 7d50d7abc8be7a0e37b3c7fb4a48f7bb9c8afdb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:33:14 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3102_02

Hsd-es-id: N/A
Original commit date: Tue Mar 1 17:26:50 2022 -0800
Change-Id: If0da460267fa5cab73c0351775d17216e96e2990
Original commit hash: ef4ce223cd2f1275e43664ff621c5a2b68111ac2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d8ae63c2664e3a956b1826e8da8c5b8bc2d7323a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:33:07 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3102_01

Hsd-es-id: N/A
Original commit date: Tue Mar 1 09:45:32 2022 -0800
Change-Id: I0ed8e89761eabbb40304e79aa5aed98f90148d9e
Original commit hash: 212fc4173344dc1718a50aa9793000bb91aedb9b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 727dc7a5b522b406fc9b8dbc2aa81bcc4cc8be37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:33:04 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3102_00

Hsd-es-id: N/A
Original commit date: Tue Mar 1 08:51:29 2022 -0800
Change-Id: Ide94f96eee9152a8c71bd2e3fb829d8036a2a573
Original commit hash: 4148d81263ba3135433ddbbd6f52400585000fcd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d58e7fa66610c12781c23695782ac4e2a5bd6447 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:33:01 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.153

(cherry picked from commit e213beffaaee1439e726dca2e627b01e6da8b776)

Tue Mar 1 14:57:24 2022 +0000
Original commit date: Tue Mar 1 14:57:24 2022 +0000
Original commit hash: df63475bb9f6e64d0c040a650af9b6e58f64e1d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bdf982e23248b7925198f212bb7cf4e77c381c2c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:32:58 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S | OC | DDR5] MR13 field TccdlTdllk need equal 8 when freq is bigger than 6400

[Issues]
MRC reports Invalid Frequency Value when calculating MR13 field TccdlTdllk
when freqeuency is 6600.

[Resolution]
Use value 8 for MR13 field TccdlTdllk when freq is bigger than 6400
at OverClock.

Hsd-es-id: 15010748013
Original commit date: Mon Feb 14 21:41:26 2022 +0800
Change-Id: I13fe503d6f51db01421fcc40c9e40143f123d632
Original commit hash: 42eb21daf02cc4bf7f4d71c9f68fb68fd2954fd7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 5ee181f59ab8d6643e7bda1f1e6c69e9f0777331 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:32:54 2022 +0530 
-------------------------------------------------------------------------------- 
Enlarge internal debug build FSPM size from 0x140000 to 0x00150000

ADLP/RPLP FSPM Debug build FV is 99% full which is blocking several MRC patches to be submitted, need to enlarge FSPM size from 0x140000 to 0x00150000 for internal BIOS to reserve enough space for future extension, reduce FSPS from 0xB0000 to 0xA0000 to keep FSPT address under UINT32.
Still keep FSPM debug build external as 0x140000 to prevent customer impact

Hsd-es-id: 15010784602
Original commit date: Thu Feb 24 18:30:53 2022 +0800
Change-Id: Id6de4693238978497f19810b27ccbafcc2c3a373
Original commit hash: 78a76e129441c8c91b725db69b5bbc303ca1f961

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/Fdf/FlashMapInclude.fdf
AlderLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
AlderLakeBoardPkg/bld.bat
AlderLakeFspPkg/AlderLakeFspPkg.fdf

================================================================================ 
Commit: 82054170ccabc37f53d36ffa56c13b01d140fcd0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:32:51 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.152

(cherry picked from commit 1caae0f573a87e6c288aa290090b09326f85ef76)

Tue Mar 1 07:37:43 2022 +0000
Original commit date: Tue Mar 1 07:37:43 2022 +0000
Original commit hash: e6436ecdaf62b9156c7491e083b012a8a0388ff6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f811d1fd376327398937818f74ca7a43196ed17a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:32:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010804215] Update the code comments.

[Feature Description]
Update the code comments.

[Resolution]
Update the code comments.

[Impacted Area]
external release

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010804215
Original commit date: Tue Mar 1 13:33:20 2022 +0800
Change-Id: Iaa754f2c0ab08f72a940a66168ad8b6641d3caaf
Original commit hash: 558857b5486ceeac9313a93698eb8c5feb8686d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h

================================================================================ 
Commit: ff29a5696840fcfea7667ff7ffaacad29799003e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:32:43 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.151

(cherry picked from commit 489254c8f52c1b26fa4aa6a52892fcff42af88a8)

Tue Mar 1 06:11:40 2022 +0000
Original commit date: Tue Mar 1 06:11:40 2022 +0000
Original commit hash: 61509809b06868e44cb23d8ef881924c143397a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c643955711c31d524ca46f31bfc0188fc8eaadeb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:32:40 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010723385][ADL-P ADL-M | LP5] Optimize runtime for Command voltage centering training.

[Issue]
    Command Voltage Centering training consuming more run time.

[RootCause]
    The step size is set to 2 to sweep the range.
    We have big command voltage margin sweep range, with step size 2, time getting consumed is more.

[Resolution]
    Increase step size to 8 to reduce runtime since command voltage margins are large for LP5.

[Impacted Area]
    ADL-P ADL-M | LP5

[Registers impacted]
    MC [ ] Phy [x] Both [ ]

Hsd-es-id: 15010723385
Original commit date: Wed Feb 2 14:32:29 2022 +0530
Change-Id: I8ee01122d1988bd554dc9bf08ea172f389cb0632
Original commit hash: ff49d5e35093c6a08e9dfedfee07c9619632ce44

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 79f4de7cd10cd64eeb0c9d41d99d5639672852c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:32:35 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.150

(cherry picked from commit cf4fdd299378cdbcd165589b0d8f2f6883807eba)

Tue Mar 1 05:38:24 2022 +0000
Original commit date: Tue Mar 1 05:38:24 2022 +0000
Original commit hash: b01e06ddd133359607fb52890005fb746052fd43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8fd44680990d5e4a9d24ef326cb3147d51a2b65b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:32:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010723734][ADL-M ADL-P | LP5 ] Optimize RunTime, Read ODT Training Disable for Frequency <= 2400

[Issue/Feature Description]
Boot Time Optimization: Disabled Read ODT for Fequency less than 2400 LPDDR5.

[Resolution]
Recommended by FV Team for Boot time optimization

[Impacted Area]
ADL-P ADL-M | LP5

[Registers impacted]
MC [ ] Phy [x] Both [ ]

Hsd-es-id: 15010723734
Original commit date: Tue Feb 1 17:23:03 2022 +0530
Change-Id: If4991d68acb8a49ed87f72f3a1dc8229d361c9b6
Original commit hash: 9b66205da2f69a7d0c0add250b080fe3d30e57a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: 804cec6bbc415248b844df47385d453ee577cec8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:32:28 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.149

(cherry picked from commit 337960e151a2d9bde71a7926d35c22cec4f6b28f)

Tue Mar 1 03:28:51 2022 +0000
Original commit date: Tue Mar 1 03:28:51 2022 +0000
Original commit hash: 270c28b2941b3223bf2ee2b5e5bed335cab25340

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c12781708cbbd185ebaec1ca6b5d23360d061d29 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:32:25 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S | OC | DDR5] Copy DIMM VDDQ voltage value to VddqVoltageOverride

[Issues]
During memory training for OC, usually MRC configures
DIMM VDD/VDDQ to higher voltage than 1.1V.
At the MC/phy side, usually, MRC need configure VDDQ
to a high voltage too, mostly equaling to the voltage
at DIMM side.
Current MRC has Inputs->VddqVoltageOverride from BIOS
menu input to configure phy VDDQ. But users often forget
to input values for VddqVoltageOverride.

[Resolution]
During BIOS menu switch against CUSTOM and XMP profiles,
automatically copy DIMM VDDQ voltage value to VddqVoltageOverride.

At MrcSetOverrides, if VddqVoltageOverride equals 0,
force to use DIMM VddqVoltage to configure phy VDDQ voltage.

In addition, add a checking for a reserved-bit againt VDD/VDDQ/VPP
when parsing them from XMP as we caught some XMP memory might
provide wrong data.

Tested it with DDR5 XMP memory on ADL-S OverClock board.

Hsd-es-id: 15010356408
Original commit date: Mon Feb 14 18:27:47 2022 +0800
Change-Id: Ieddf9f73d375ed05e1ef30c8737163b8c18751b7
Original commit hash: 187e48403ef0855815eeab8dfd989ce8f6b3c64a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 108bba6f7a97d22c7dd543e87bdf76cc5cba989f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:32:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N|LP5] Fix for external spd address table

[Issue/Feature Description]
  External spd address table for LP5 is not correct on ADL-N, we should set the spd address of all channels of MC1 to 0

[Impacted Platform]
  ADL-N LP5

Hsd-es-id: 16015951992
Original commit date: Mon Feb 28 16:12:31 2022 +0800
Change-Id: I98ac27275a83200737cb993bfb72c8d83f8df9ba
Original commit hash: e45451622bf100db55a9ce3ce5b562a3ed578892

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeNBoards/BoardVpdPcdsInit/SkuIdAdlNLp5Rvp.dsc

================================================================================ 
Commit: f312f41c647b643c90224a1bba1deeb8878a5513 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:32:15 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3101_01

Hsd-es-id: N/A
Original commit date: Mon Feb 28 09:13:41 2022 -0800
Change-Id: Ia815e47d5afbc3a5f8fb153147a130935e4618ee
Original commit hash: 7288acb8300e88adcf72cb54884bb9df7eaf4713

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5e9e5027470d8f77fa13aceda7d8b7b7dbe7e354 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:32:11 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3101_00

Hsd-es-id: N/A
Original commit date: Mon Feb 28 08:49:09 2022 -0800
Change-Id: I8f6a6e1ecb7c30bb05f025a7f5904df50534f973
Original commit hash: 1e3d503b813e2983f28ee92c8eeb3163ccf12f04

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d198b8271f71568329dd950966d351a64e83d5e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:32:08 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.148

(cherry picked from commit e60fc8c117b4ac01e087c0e7669ce37557cacc2d)

Mon Feb 28 15:38:29 2022 +0000
Original commit date: Mon Feb 28 15:38:29 2022 +0000
Original commit hash: 2941ba76335620e9b73a76bcdefa847ebfc35467

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 24708ec60a598e9b7224432c0b6fda80aa735106 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:32:04 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Feb 28 07:25:56 2022 -0800
Change-Id: I211014f6867f46ffd147a2e0700369554b9fd7bc
Original commit hash: 94dee813e850eed870df20677e7f2fddbc61ca04

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: bd1be9045d001c2d5f9316690d2ec9fe3340356e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:31:58 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N][Audio]: 2 DMIC attached to HDA codec (ALC245) configuration enablement

Add verb table for ALC245 with 2 channel Dmic connection.
Add setup option for selecting Dmic configuration for ALC245.

Hsd-es-id: 16015938570
Original commit date: Mon Feb 28 13:29:54 2022 +0100
Change-Id: I78ef9eba71d7cccebeff7f07277ea12ba5ac53b3
Original commit hash: eff84c7cb4bcf81ac6b806c1adc353b5f1df2c22

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeNBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/Include/Library/PeiHdaVerbTables.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 7b6839dcf8c2ba5361ac44d2fc02d2401aa7d226 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:31:54 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010801300][DDR5] SAGV frequency and Gear Update for DDR5

[Feature Description]
1. SAGV frequency and Gear Update for DDR5

[Impacted Area]
SAGV Frequency and Gear

[Register Impacted]
MC, PHY and DRAM

Hsd-es-id: 15010801300
Original commit date: Mon Feb 28 20:37:21 2022 +0800
Change-Id: I97167a04416b269c553d3153908a6f6d9f48e95e
Original commit hash: dd000791222b877abe0a0f9494f05790b3d8cb7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 040c3540b04099514071a99d1e88fe96ff284e4a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:31:51 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.147

(cherry picked from commit 4de72aba84f0be76bcd408a0eea77693050f4dc7)

Mon Feb 28 14:02:21 2022 +0000
Original commit date: Mon Feb 28 14:02:21 2022 +0000
Original commit hash: 873aa4c1f14886b874938d26a1029fcc30ca0ecb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f02a601b6317563b61ae71a5b65352e184388d3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:31:47 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][14016168983] Add 3MB binary size option to MiniBios

[Issue/Feature Description]
 MiniBios size should be increased from 2MB to 3MB due to more ucode patches

[Resolution]
 - Added option of 3MB to ROM_SIZE variable in MiniBios.mak (default is still 2MB)
 - If 3MB is selected, use 2 MTRRs for CodeRegion, due to natural alignment requirement
 - Changed MRC_SAVE_DATA_FLASH_PTR from 0xFFD00000 to 0xFFC00000
 - Added VS2019 support for MiniBios build
 - Enter Interpreter on POST code break

[Impacted Platform]
 all

Hsd-es-id: 14016168983
Original commit date: Sun Feb 27 21:53:31 2022 -0800
Change-Id: Ia84aa775569b786ad524f21985cf35e6c71fdf51
Original commit hash: dd0cc333ee412505655cabf7a9b61e3568d60bbf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MiniBIOS_VS2019_Win7.bat

================================================================================ 
Commit: 4655d97f0ca4b43ea40053bbf057fd69731a9e1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:31:44 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.146

(cherry picked from commit e44a8c7f94280351dc1298a2a45a6d0b4ec0a49b)

Mon Feb 28 13:45:21 2022 +0000
Original commit date: Mon Feb 28 13:45:21 2022 +0000
Original commit hash: ce05382bc0dfb09343ceb5b30cede2b2056711f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b97afe1b14327379a0cbd57470c72582dea21a85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:31:40 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15010770193][MemoryInit]: update code comments

[Changes]
update code comments according its platform.

[Impact]
Bios

Hsd-es-id: 15010770193
Original commit date: Mon Feb 21 15:28:52 2022 +0800
Change-Id: Ic9a31c5d73e04215b47002d17a06262057f2e6b1
Original commit hash: ca2a04d32bd89b2b625c1d068e9a407290be1ac3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: cba80bea8d3a36e9e6d0ab2db865d7d7b1659ee0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:31:36 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.145

(cherry picked from commit bc38a1350a33cdedf15efabedd976775f12643d4)

Mon Feb 28 06:35:39 2022 +0000
Original commit date: Mon Feb 28 06:35:39 2022 +0000
Original commit hash: 1fb176dff1fe8574e3df53fa9af17572c90849ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9b36ac95a000bfa0743632e04416ca86d0398a6d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:31:33 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL][ADL-M AEP] : MRC DQ byte correction for AEP
  - Corrected MRC DQ data

Hsd-es-id: 16015944000
Original commit date: Fri Feb 25 16:46:10 2022 +0530
Change-Id: Ieebcbd3132289fe059b64438ce10bfbccfae8060
Original commit hash: 617fdee5c7a5254fa583de301f452e557e6a475d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/MrcDqDqsSPD/AdlMDqMap.dsc

================================================================================ 
Commit: e201dd82b9220bcbde4ba00230b89784744f6a53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:31:26 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.144

(cherry picked from commit 31552e53aa590ea9173313fa0af2580cf23fa951)

Mon Feb 28 05:41:27 2022 +0000
Original commit date: Mon Feb 28 05:41:27 2022 +0000
Original commit hash: c95cf6f9c5df8ae15bf791f2181b9a101df625a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b24ffa14469303fc9c578c736ac50ab7293558d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:31:20 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S] Update WiFi drivers to fix OCR over WiFi failure

In RPL-S BIOS, use the WiFi drivers for ADL-P to support OCR over WiFi.

Hsd-es-id: 16014992828
Original commit date: Wed Feb 23 15:19:01 2022 +0800
Change-Id: I5e8caefaeb0cdaddd5e11643df279d5c9260f4e3
Original commit hash: 49b39b163716a3d57737c5ccd833ea994edbbc01

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 98d12efc2b77201c422b0c143c3399c7846ea1ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:31:13 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3097_01

Hsd-es-id: N/A
Original commit date: Sun Feb 27 09:11:03 2022 -0800
Change-Id: I56a62654d762c950e9aa6c6fcc1c231b3704063a
Original commit hash: 3bdea27d6b40a73a840a340da46b814828ae9966

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0c58cae3aca47593b9855593c50a8162b32d627a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:31:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3097_00

Hsd-es-id: N/A
Original commit date: Sun Feb 27 08:48:05 2022 -0800
Change-Id: Ib369f4dfd87981b99b131ad37f7748361f90bfb4
Original commit hash: 50667b4e1e825189084fbdeec4c5c7db12c12736

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 5f55d5992f8a4b39077dbe34101dce2f22c5f6a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:31:02 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.143

(cherry picked from commit 7a699d5877c5e0b2e6b473a912bf13a37954612a)

Sun Feb 27 06:14:21 2022 +0000
Original commit date: Sun Feb 27 06:14:21 2022 +0000
Original commit hash: 65a3ec3064e0e0b8cb03cef89f4bc2bde8e79ab4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7ebac7c6e4a405ca1dcadafd37f88ed65f2d4be7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:30:58 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15010790972]: Update Wckconfig register address

[Changes]
Update Wckconfig register address

[Impack]
MC

Hsd-es-id: 15010790972
Original commit date: Fri Feb 25 16:30:56 2022 +0800
Change-Id: I70ff80fa93e4c020e90eade0bf62a07bb129f7c0
Original commit hash: 7561d964bde1458f4720e0213582b5942d695e7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 53ee50e24c943127da77e9192c2c278864cd8f15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:30:50 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Feb 26 15:01:05 2022 -0800
Change-Id: If79b27ea1a19111978f5adcaecc300b8ac2e18ff
Original commit hash: 11c1ff4c682c88f6f880492993d231c56758e9b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 55d01035764c135edd8d11f3bca01dfb72a962bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:30:43 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3096_01

Hsd-es-id: N/A
Original commit date: Sat Feb 26 09:09:59 2022 -0800
Change-Id: If007d691d1bbc54da6f32c69e17611730ddaa0da
Original commit hash: b498f2ff82eeb53bf4c4a568456173d26a8b1e5b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8f11c5799e5bf21c98e3e080e07ab584d8fc878f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:30:40 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3096_00

Hsd-es-id: N/A
Original commit date: Sat Feb 26 08:52:01 2022 -0800
Change-Id: I834ce289b15b9d79ae9d9926a6f729650fdd7025
Original commit hash: 1a0d90880ef1c40ff2384d3b1235b517a435b4d6

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aa31ad0f9188c420a4743b3f56e0137af9510fc5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:30:36 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: ADL-P RVP with Celeron CPU stops during POST at POST CODE 0xA5F - Part2

Fix F3 Restore Default issue

Hsd-es-id: 16015801281
Original commit date: Sat Feb 26 02:46:17 2022 +0800
Change-Id: I79780bf9b134ac632e3ee9622143b52188ba601e
Original commit hash: bf48ed040e00ebdc040242939f94b3bfed0f12d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: e3e01e74f75f93662f5e38e0d1296a5672caf543 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:30:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Add new microcode for Lx/Rx Production patchID 0x0000041a

Hsd-es-id: 16015942409
Original commit date: Fri Feb 25 14:28:41 2022 +0530
Change-Id: Ic166e2705b4dc2586645e060a075d30bcee74292
Original commit hash: 3514c780aac5448f573128c9ff369628296febf5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8d9bf1f5a18df2ab8e36f51845a28ad26d90b6f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:30:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3095_02

Hsd-es-id: N/A
Original commit date: Fri Feb 25 12:28:38 2022 -0800
Change-Id: Ib51fed8221cff4b925b9fcf1a5af4cb8c1205794
Original commit hash: 02e97425ba9a1ebdc03ff56bb3f965f6b9b6a6ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: be5ca78e5f345f16d7a7c083b5a0465082b0dad4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:30:01 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate ADL-S GOP V1074

Hsd-es-id: 16015944032
Original commit date: Fri Feb 25 16:42:43 2022 +0530
Change-Id: I383f23d896e608943d2c7431a7f990626bc2e193
Original commit hash: 7285303aed928ecb6561b1d38f82da71ecc59ada

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: e9221c707edb2a4749c35b744704324caf53d554 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:29:57 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3095_01

Hsd-es-id: N/A
Original commit date: Fri Feb 25 09:12:30 2022 -0800
Change-Id: Ifa19c4f197e1e2bc316637c12243d3efa1ce163c
Original commit hash: 24c95dc93413bc01a38fc80cde017d4e61019f96

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f49a7356321d33e972c4cedea70e3aed24002ba6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:29:52 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3095_00

Hsd-es-id: N/A
Original commit date: Fri Feb 25 08:50:20 2022 -0800
Change-Id: Ideece11d07a1d4e723b6b96bc5c84d6bf3f06151
Original commit hash: 95aba2e190c4e0efa54d831db5bfc0bbfcf97a04

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 67b6b00c66e66a2e9d28485105c2dbc8bb9a435b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:29:45 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Fix the build failure with PcdCapsuleEnable set to 0

[Description]
When gPlatformModuleTokenSpaceGuid.PcdCapsuleEnable is set
to 0 would get build failure.
In PlatformCommonLib.dsc file attempts to access the library
PlatformFvAddressLib which not present in ADL codebase.

[Changes]
1. Remove the PlatformFvAddressLib in PlatformCommonLib.dsc.

[Impacted Platforms]
ADL
RPL

Hsd-es-id: 14016054726
Original commit date: Mon Feb 21 14:57:23 2022 +0800
Change-Id: Iaf09d25d74d9abb7ae749579bfb044a28359379c
Original commit hash: 9e79bd2d8ab7d89ba0c3abde686aa32d2d6e4e7d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/PlatformCommonLib.dsc

================================================================================ 
Commit: 411608e502c3f0437f17dda3aafebb54c71f0aff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:29:41 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.142

(cherry picked from commit 398b4d7a95ec9c5bffcb28b6567580001b811420)

Fri Feb 25 07:23:50 2022 +0000
Original commit date: Fri Feb 25 07:23:50 2022 +0000
Original commit hash: 50cf648f64941b44f46bf2eaf6ef2bfa95da04da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d505c71dc7a5a1c23f1454d3f4ab8b2fba01945d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:29:34 2022 +0530 
-------------------------------------------------------------------------------- 
[RPLS][OC] Changes OC CPU BCLK display from "one of" to "text"

Hsd-es-id: 15010736731
Original commit date: Fri Feb 25 11:32:25 2022 +0800
Change-Id: I33610a1866e7147737dd66a4efa98391bca791f3
Original commit hash: 9d63adcee087da08af5fc0e263d26d3b8c366e8e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/IccSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 78232b7e9fc8ec12d3c3a3b9d1a99dff53f73a70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:29:30 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3094_02

Hsd-es-id: N/A
Original commit date: Thu Feb 24 20:52:07 2022 -0800
Change-Id: Id7d73f028ca53242028378823d6f43cf2031b659
Original commit hash: bd29447a5ee85520a5ccaf93ebfb3d2ce705f3c4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0fc410ddf1c8c45b77966fe959a06c87db027172 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:29:26 2022 +0530 
-------------------------------------------------------------------------------- 
Static Code Analysis - Incompatible Cast in PeiOcInitLib.c

- Resolved imcompatible cast concern to change local variable declare from UINT16 to UINT32
  CurrentPerCoreHtDisMask
  RequestedPerCoreHtDisMask

Hsd-es-id: 14016142620
Original commit date: Thu Feb 24 01:24:28 2022 -0800
Change-Id: I0d6f776569b74c42bb47ed64b14b63b8de183555
Original commit hash: 13a07fea470c7a915e657d26e9886e87839330d6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c

================================================================================ 
Commit: 327186c73a3a65e3bfa61285b7bbd98d70ec7c68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:29:22 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Feb 24 17:16:40 2022 -0800
Change-Id: I5e36093e389c26ab4ae2162f5fc14b013766be2b
Original commit hash: 451fef623a6cfe440ee03506bb82cb4f1b81b795

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 6575ed3c33c22274dd023d5250aea6674721c9c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:29:12 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3094_01

Hsd-es-id: N/A
Original commit date: Thu Feb 24 09:34:34 2022 -0800
Change-Id: I4d995a018e1cde897e3b4bde1ff0314b2d8e763f
Original commit hash: b956904c34f4eaca74f606b54969435660ff806d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 452aa47e6077327ab1f063741c2b1ccdfa40a516 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:29:09 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3094_00

Hsd-es-id: N/A
Original commit date: Thu Feb 24 08:50:47 2022 -0800
Change-Id: I6a1fed39fb7d54776b737c378d2b9ec412fa0434
Original commit hash: a8c8305a8f0b8f5a86a4a5d1b75237e6e25303ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4cedb22dad410393e8c6cfe5f2c43831338aec41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:29:05 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.141

(cherry picked from commit ddb0bed5c2d99ec0c6d24bf19bbce796a52f4d7b)

Thu Feb 24 13:12:06 2022 +0000
Original commit date: Thu Feb 24 13:12:06 2022 +0000
Original commit hash: 3b9e5abd086f51cc6fa8bc3eeb474142ce2af3a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c071ba99af2c757d39a6f995b6198350e817ff38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:29:01 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010783538] Update 0xe micro code in mini BIOS

[Feature Description]
1. Update 0xe micro code in mini BIOS

[Resolution]
1. Update 0xe micro code in mini BIOS

[Impacted Area]
Mini BIOS

[Register Impacted]
Mini BIOS

Hsd-es-id: 15010783538
Original commit date: Thu Feb 24 16:16:30 2022 +0800
Change-Id: I9d24a6eda4ca183de4a75acaa64241f79b73d22e
Original commit hash: bb59b082cce9d147f830bee2129f076e8f0cdc73

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_02_b0670_0000000e.inc

================================================================================ 
Commit: 4aae21548f9e321adba64780f169a3033ae51bfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:28:56 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.140

(cherry picked from commit 2a6078ca2e5c3e2ae09b39ecc20601ae294b39d1)

Thu Feb 24 12:32:18 2022 +0000
Original commit date: Thu Feb 24 12:32:18 2022 +0000
Original commit hash: 040a1790eb55b2749c9aae08724e8427e9c990c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 54b9d10b74bdf9c30713f86d86472be1eade57b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:28:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010782953][ADL-S] Update 0x1e micro code in mini BIOS

[Feature Description]
1. Update 0x1e micro code in mini BIOS

[Resolution]
1. Update 0x1e micro code in mini BIOS

[Impacted Area]
Mini BIOS

[Register Impacted]
Mini BIOS

Hsd-es-id: 15010782953
Original commit date: Thu Feb 24 14:32:10 2022 +0800
Change-Id: I6805b07802faadd29b61cd6590415b04a287fabe
Original commit hash: 484342ca89c8c9025198971a99ceced820815316

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/CPU/UCODE/m_03_90672_0000001e.inc

================================================================================ 
Commit: 6569bf142c363e76505ee3cc00d02e8feb079a10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:28:42 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Pmc: "PchSkipVccInConfig" setting changed in BIOS Setup Menu does not take effect after reboot

Change: Added required PCH Check.

Hsd-es-id: 15010771530
Original commit date: Thu Feb 24 00:57:46 2022 +0530
Change-Id: I4af6c952d37ee615233fdfd75d088170aeb31afa
Original commit hash: 20d7fae506c9dae7c8834b729c388a63cab9224b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibFivr.c

================================================================================ 
Commit: 73ee1fe7070ba6983c1791254550bcd6399038d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:28:39 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.139

(cherry picked from commit 6569bb487f33b1f682b4b3bd4e5987b90deb906a)

Thu Feb 24 09:17:41 2022 +0000
Original commit date: Thu Feb 24 09:17:41 2022 +0000
Original commit hash: 5e48d83172d82a219a8bf51b3ff2e934e51d49c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0b09f7330a69ad33dbe0feff6e07e749e089186d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:28:36 2022 +0530 
-------------------------------------------------------------------------------- 
[Catlow][ME] Re-Structure the DSC file usage in C1SPkg for ME Libraries

- Need to use PCD instead of separate DSC files for Catlow

Hsd-es-id: 16015904337
Original commit date: Tue Feb 22 19:07:04 2022 +0530
Change-Id: I53412380f7f6f1b3be526b8b62c7d286433727bf
Original commit hash: d2ab4e47d5ac0316c94d7eae834893fec3a28d45

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc

================================================================================ 
Commit: 31c91aa1dd9cc66956ed6067d053761179b0baa4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:28:32 2022 +0530 
-------------------------------------------------------------------------------- 
Configblock relative debug message reduce

Hsd-es-id: 15010772470
Original commit date: Tue Feb 22 22:52:51 2022 +0800
Change-Id: Id1d5e2d2e05d3be7fd892f9706c0657dbd657cfd
Original commit hash: e02c6077f1f4c063b3bee08b32eef38ded5d98d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLibPreMem.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPmcPolicyLib/PeiPmcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPolicyLib.c
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviPolicyLib/PeiCnviPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
ClientOneSiliconPkg/IpBlock/Dci/LibraryPrivate/PeiDciPolicyLib/PeiDciPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Espi/LibraryPrivate/PeiEspiPolicyLib/PeiEspiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLib/PeiFusaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Gbe/LibraryPrivate/PeiGbePolicyLib/PeiGbePolicyLib.c
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLib/PeiGnaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/DxeGpioPolicyLib/DxeGpioPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsPolicyLib/DxeGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen12/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/DxeHdaPolicyLib/DxeHdaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer1.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ieh/LibraryPrivate/PeiIehPolicyLib/PeiIehPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/PeiIpuPolicyPrivateLib/IpuLoadDefault.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPolicyLib.c
ClientOneSiliconPkg/IpBlock/Ish/LibraryPrivate/PeiIshPolicyLib/PeiIshPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssPolicyLib/PeiItssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyCommonLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLibSample.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c
ClientOneSiliconPkg/IpBlock/P2sb/LibraryPrivate/PeiP2sbPolicyLib/PeiP2sbPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/Library/PeiDxeSmmPchPcieRpLib/PchPcieRpLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpPolicyLib/PeiPcieRpPolicyLib.c
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PeiPsfPolicyLib/PeiPsfPolicyLib.c
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStoragePolicyLib/PeiHybridStoragePolicyLib.c
ClientOneSiliconPkg/IpBlock/Rtc/LibraryPrivate/PeiRtcPolicyLib/PeiRtcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Sata/LibraryPrivate/PeiSataPolicyLib/PeiSataPolicyLib.c
ClientOneSiliconPkg/IpBlock/Scs/LibraryPrivate/PeiScsPolicyLib/PeiScsPolicyLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoPolicyLib/PeiSerialIoPolicyLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/PeiSmbusPolicyLib/PeiSmbusPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Spi/LibraryPrivate/PeiSpiPolicyLib/PeiSpiPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLib/DxeITbtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLib/PeiITbtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLib/PeiTcssPolicyPreMemLib.c
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLib/PeiTelemetryPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thc/LibraryPrivate/PeiThcPolicyLib/PeiThcPolicyLib.c
ClientOneSiliconPkg/IpBlock/Thermal/LibraryPrivate/PeiThermalPolicyLib/PeiThermalPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiCpuTraceHubPolicyLib/PeiCpuTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiPchTraceHubPolicyLib/PeiPchTraceHubPolicyLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnPolicyLib/PeiTsnPolicyLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLib/PeiVmdPolicyLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrPolicyLib/PeiVrPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdPolicyLib/DxeVtdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdPolicyLib/PeiVtdPolicyLib.c
ClientOneSiliconPkg/IpBlock/Wdt/LibraryPrivate/PeiWdtPolicyLib/PeiWdtPreMemPolicyLib.c
ClientOneSiliconPkg/Library/BaseSiConfigBlockLib/BaseSiConfigBlockLib.c
ClientOneSiliconPkg/Pch/Library/DxePchPolicyLib/DxePchPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLib.c
ClientOneSiliconPkg/Product/AlderLake/Library/PeiSiPolicyLib/PeiSiPolicyLibPreMem.c
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
ClientOneSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c

================================================================================ 
Commit: 8c567ad3fc9fa8042918f90e390c6dc925d4af8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:28:27 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: ADL-P RVP with Celeron CPU stops during POST at POST CODE 0xA5F.

For the CPU which doesn't support TURBO MODE
Set the boot frequency to Max Non-Turbo Frequency and disable Turbo Mode by default
This fix has to be cooperated with Pcode/Ucode fix
related HSD : 1309294935

Hsd-es-id: 16015801281
Original commit date: Fri Feb 18 16:31:47 2022 +0800
Change-Id: Id98b71ff4484e797504614881fa2d1ef2b48bb34
Original commit hash: a03fceb0fd93127b6c819bfe8b5709ec7245908a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: a045a7340dcd4f956e0e80339476d9dbc954be05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:28:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.138

(cherry picked from commit 09dd39b777315b0caf31a6efe204d9485451735d)

Thu Feb 24 01:15:30 2022 +0000
Original commit date: Thu Feb 24 01:15:30 2022 +0000
Original commit hash: 6267822e1bc5ddaa19b7d02affe0c5e586538f7a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 61481278a69d40ef1220c92828c7d0c663ad156e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:28:21 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010756836][LPDDR5] LP5 BG mode update

[Feature Description]
LP5 BG mode update

[Resolution]
1. Update the DimmOut->Banks and DimmOut->BankGroups based on the LP5 bank mode.
BG mode: DimmOut->Banks = 4 and DimmOut->BankGroups = 4.
16B Mode: DimmOut->Banks = 16 and DimmOut->BankGroups = 1.
2. Program the CPGc bank mapping for LP5 BG mode.
3. Update the RD_WCK_ASYNC_GAP and WR_WCK_ASYNC_GAP if it's LP5 BG or 16B mode.
4. Update the tRDPDEN, tWRPDE, tRDPRE, tWRPRE, tREFSBRD, tMRR, tBPR2ACT.
5. Update tFAW for LP5x, tRRD for LP5x.
6. Update tWTR for LP5 BG mode.

[Impacted Area]
LP5 BG Mode

[Register Impacted]
MC

Hsd-es-id: 15010756836
Original commit date: Sat Feb 19 00:15:02 2022 +0800
Change-Id: I97fc7870a8e618673d34ff8f5b37174a0e5a38e2
Original commit hash: 8dc8055cf163fb535e579da9674032121a1d3ee4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 76fd7755c4fd40a7a63e576d96867214472b2266 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:28:16 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.137

(cherry picked from commit 43449297ec3c05aff6e1dbcfc2c04a0a532f8680)

Thu Feb 24 00:00:27 2022 +0000
Original commit date: Thu Feb 24 00:00:27 2022 +0000
Original commit hash: b6d01b8f998c417c94f79f4ce414e58428566434

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d49afc81ee53fdc7a910dfd747f0a6ce86743e42 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:28:13 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][ADL-M ADL-P | LP5] Optimize RunTime of Early Write Timing Centering 2D Training

[Issue]
    Early Write Timing Centering 2D taking more time during boot.

[RootCause]
    -> EWTC-2D is using WrTLp5 parameter for 1D sweep for each Vref
    -> WrTLp5 uses full range 0-1023 to find the eye. It is very large range for 2D Training.
    This takes longer runtime during boot.
[Resolution]
    -> Instead of WrTLp5, use WrT param for EWTC-2D.
    -> WrT uses -31 to +31 offset from initial center point

[Other Change]
    -> Increase stepsize to 2 for WrTLp5 (Weak Write Timing Centering)

[Impacted Area]
    ADL-P ADL-M | LP5

[Registers impacted]
    MC [ ] Phy [x] Both [ ]

Hsd-es-id: 15010718732
Original commit date: Mon Jan 31 09:37:40 2022 +0530
Change-Id: Ib495d469e649d477edb09991b91a2f907da5b92e
Original commit hash: d895ec5dd8cba8da531fa6c13e3796dfed059138

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: ebf57b5692e4c109bd65f0e23432348b2bdbeac8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:28:03 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3093_01

Hsd-es-id: N/A
Original commit date: Wed Feb 23 09:15:52 2022 -0800
Change-Id: Ia168b30379d93849ed46fb5eba07d782208ed33f
Original commit hash: 651984ad848ce98da38223d6e5dfddb232dc106f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 42da8bc8883600ed5a4b6c3184115ffdea179660 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:28:00 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 3093_00

Hsd-es-id: N/A
Original commit date: Wed Feb 23 08:49:07 2022 -0800
Change-Id: I8dab5f2d5c50049616fd82fecb17596bade835cb
Original commit hash: 500b9f7d98a9c1689dd9764b647e3e3cb2de84ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3b72237729d71de698c712a32fa9b9acbb3423d6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:27:57 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "ClientOneSiliconPkg/Fru : BIOS ACPI code will suppress PCIe device 25-28,""

This reverts commit b53e68984d507b8d907a50b1049f52e0123d13fa.

Wed Mar 9 13:33:36 2022 +0530
Original commit date: Wed Mar 9 13:33:36 2022 +0530
Original commit hash: 2866644b1152e85a91b4ac35ac95575fa7142d8e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: 30b22e0d8e21cac85330ec9b372fef86a2c00750 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:27:53 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADLN] Updating minorId"

This reverts commit 88631cb72391f471aa254a0dc00a3e4a9bc0b680.

Wed Mar 9 13:32:47 2022 +0530
Original commit date: Wed Mar 9 13:32:47 2022 +0530
Original commit hash: c466069c59d7abdb8aba321737bc3f3101596975

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9ea32a228d311b5251fd2d4accf96f63e8a1024a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:27:50 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ISE][15010826081][ADLN]: VDDQ update and disable DCM"

This reverts commit 86398974e02144dcf832e3789804f206183172dc.

Wed Mar 9 13:32:20 2022 +0530
Original commit date: Wed Mar 9 13:32:20 2022 +0530
Original commit hash: 5dee04a7f3763abed3f40bb3f11b4183e2ea220f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 3a2d1db46341fee011ff0783cb5a3189a214d3d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:27:46 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Integrate ADL P/M/N GOP 1049."

This reverts commit 3f59f0fdee36acf70ca2dccfdc56ab6c4aac8a99.

Wed Mar 9 13:31:36 2022 +0530
Original commit date: Wed Mar 9 13:31:36 2022 +0530
Original commit hash: 99013e59a049f6d8d77e989901ec6df2432e30e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: b1e2a62122f59e0378607b19433965ddd50432c6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:27:43 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Revert "[ADLN] 6W Freq Clipping : Workaround for ES0""

This reverts commit 3839775016667edad1629bc0391164a98a545af5.

Wed Mar 9 13:30:39 2022 +0530
Original commit date: Wed Mar 9 13:30:39 2022 +0530
Original commit hash: fc731f7d032de621a8de81de0f5aedb3c747f019

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: ef16835ed83470ea064ff332f73b449fb88908ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:27:39 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADLN]: Updating ucode to m_01_b06e0_00000004"

This reverts commit c8ff4b846cc377f137e0fd06c9983a6b0c2f3835.

Wed Mar 9 13:25:09 2022 +0530
Original commit date: Wed Mar 9 13:25:09 2022 +0530
Original commit hash: e57e0e7d80875ddf047cc48f017320a1cf154e63

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: eb300a927da29447cf84cb1b9f71b5c5d5339372 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Mar 29 16:27:36 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADLN]: Updating Minor Version from 02 to 03"

This reverts commit ce58b64333fbbecb7931ad57e7116441837d499d.

Wed Mar 9 13:24:25 2022 +0530
Original commit date: Wed Mar 9 13:24:25 2022 +0530
Original commit hash: 9b0ab1e5a603be6f9f3970746e7327500e8274e4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
