{
    "name": "Anfield",
    "folder": "Anfield",
    "sim_files": [
        "vsrc/Anfield/BusMatrix/InstBusMatrix/InstBusMatrix.v"
    ],
    "files": [
        "vsrc/defines.v",
        "vsrc/Anfield/Anfield.v",
        "vsrc/Anfield/Balotelli/Balotelli.v",
        "vsrc/Anfield/Balotelli/ALU/Adder/CLA.v",
        "vsrc/Anfield/Balotelli/ALU/Adder/CasAdder3_2.v",
        "vsrc/Anfield/Balotelli/ALU/Adder/CasAdder4_2.v",
        "vsrc/Anfield/Balotelli/ALU/Div/Div.v",
        "vsrc/Anfield/Balotelli/ALU/Div/DivCore.v",
        "vsrc/Anfield/Balotelli/ALU/Mul/AddPP.v",
        "vsrc/Anfield/Balotelli/ALU/Mul/AddPP_FinL.v",
        "vsrc/Anfield/Balotelli/ALU/Mul/AddPP_FivL.v",
        "vsrc/Anfield/Balotelli/ALU/Mul/AddPP_ForL.v",
        "vsrc/Anfield/Balotelli/ALU/Mul/AddPP_SecL.v",
        "vsrc/Anfield/Balotelli/ALU/Mul/AddPP_ThiL.v",
        "vsrc/Anfield/Balotelli/ALU/Mul/GenPP.v",
        "vsrc/Anfield/Balotelli/ALU/Mul/Mul.v",
        "vsrc/Anfield/Balotelli/ALU/Mul/MulPreProcessing.v",
        "vsrc/Anfield/Balotelli/Cache/DCache.v",
        "vsrc/Anfield/Balotelli/Cache/ICache.v",
        "vsrc/Anfield/Balotelli/Controler/Ctrl.v",
        "vsrc/Anfield/Balotelli/Controler/Fwu.v",
        "vsrc/Anfield/Balotelli/Interface/AxiLiteMasterInterface.v",
        "vsrc/Anfield/Balotelli/Pipeline/Ex.v",
        "vsrc/Anfield/Balotelli/Pipeline/Ex2Mem.v",
        "vsrc/Anfield/Balotelli/Pipeline/Id.v",
        "vsrc/Anfield/Balotelli/Pipeline/Id2Ex.v",
        "vsrc/Anfield/Balotelli/Pipeline/If2Id.v",
        "vsrc/Anfield/Balotelli/Pipeline/Ifu.v",
        "vsrc/Anfield/Balotelli/Pipeline/Mem.v",
        "vsrc/Anfield/Balotelli/Pipeline/Mem2Wb.v",
        "vsrc/Anfield/Balotelli/Pipeline/Pc.v",
        "vsrc/Anfield/Balotelli/Pipeline/PrePc.v",
        "vsrc/Anfield/Balotelli/Pipeline/RegFile.v",
        "vsrc/Anfield/Balotelli/Privileged/Clint.v",
        "vsrc/Anfield/Balotelli/Privileged/CrsRegFile.v",
        "vsrc/Anfield/Balotelli/Privileged/Plic.v",
        "vsrc/Anfield/Balotelli/ShareCell/DualPortRam.v",
        "vsrc/Anfield/Balotelli/ShareCell/OneDeepthFIFO.v",
        "vsrc/Anfield/Balotelli/ShareCell/SycnFIFO.v",
        "vsrc/Anfield/Balotelli/Template/MuxKeyInternal.v",
        "vsrc/Anfield/Balotelli/Template/MuxKeyWithDefault.v",
        "vsrc/Anfield/Balotelli/Template/Reg.v",
        "vsrc/Anfield/Balotelli/Template/RegClintClear.v",
        "vsrc/Anfield/Balotelli/Template/RegWithEnClearData.v",
        "vsrc/Anfield/Balotelli/Template/RegWithEnHoldData.v",
        "vsrc/Anfield/BusMatrix/DataBusMatix/DataBusDecode.v",
        "vsrc/Anfield/BusMatrix/DataBusMatix/DataBusMatrix.v",
        "vsrc/Anfield/Interface/AxiLiteSlaverInterface.v",
        "vsrc/Anfield/Peripherals/Memory/Ram.v",
        "vsrc/Anfield/Peripherals/Memory/Rom.v",
        "vsrc/Anfield/Peripherals/Timer/Timer0.v",
        "vsrc/Anfield/Peripherals/Vga/GMemory.v",
        "vsrc/Anfield/Peripherals/Vga/Vga.v",
        "vsrc/Anfield/Peripherals/Vga/vga_ctrl.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/Kaigard/Anfield",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "Anfield",
            "file": "vsrc/Anfield/Anfield.v"
        },
        {
            "module": "Balotelli",
            "file": "vsrc/Anfield/Balotelli/Balotelli.v"
        },
        {
            "module": "CLA_4Bits",
            "file": "vsrc/Anfield/Balotelli/ALU/Adder/CLA.v"
        },
        {
            "module": "CLA_Gen_2Bits",
            "file": "vsrc/Anfield/Balotelli/ALU/Adder/CLA.v"
        },
        {
            "module": "CLA_Gen_4Bits",
            "file": "vsrc/Anfield/Balotelli/ALU/Adder/CLA.v"
        },
        {
            "module": "CLA_16Bits",
            "file": "vsrc/Anfield/Balotelli/ALU/Adder/CLA.v"
        },
        {
            "module": "CLA_64Bits",
            "file": "vsrc/Anfield/Balotelli/ALU/Adder/CLA.v"
        },
        {
            "module": "CLA_32Bit_Adder",
            "file": "vsrc/Anfield/Balotelli/ALU/Adder/CLA.v"
        },
        {
            "module": "CLA_64Bit_Adder",
            "file": "vsrc/Anfield/Balotelli/ALU/Adder/CLA.v"
        },
        {
            "module": "CLA_128Bit_Adder_CLK",
            "file": "vsrc/Anfield/Balotelli/ALU/Adder/CLA.v"
        },
        {
            "module": "CLA_128Bit_Adder",
            "file": "vsrc/Anfield/Balotelli/ALU/Adder/CLA.v"
        },
        {
            "module": "CasAdder3_2",
            "file": "vsrc/Anfield/Balotelli/ALU/Adder/CasAdder3_2.v"
        },
        {
            "module": "CasAdder4_2",
            "file": "vsrc/Anfield/Balotelli/ALU/Adder/CasAdder4_2.v"
        },
        {
            "module": "Div",
            "file": "vsrc/Anfield/Balotelli/ALU/Div/Div.v"
        },
        {
            "module": "DivCore",
            "file": "vsrc/Anfield/Balotelli/ALU/Div/DivCore.v"
        },
        {
            "module": "AddPP",
            "file": "vsrc/Anfield/Balotelli/ALU/Mul/AddPP.v"
        },
        {
            "module": "AddPP_FinL",
            "file": "vsrc/Anfield/Balotelli/ALU/Mul/AddPP_FinL.v"
        },
        {
            "module": "AddPP_FivL",
            "file": "vsrc/Anfield/Balotelli/ALU/Mul/AddPP_FivL.v"
        },
        {
            "module": "AddPP_ForL",
            "file": "vsrc/Anfield/Balotelli/ALU/Mul/AddPP_ForL.v"
        },
        {
            "module": "AddPP_SecL",
            "file": "vsrc/Anfield/Balotelli/ALU/Mul/AddPP_SecL.v"
        },
        {
            "module": "AddPP_ThiL",
            "file": "vsrc/Anfield/Balotelli/ALU/Mul/AddPP_ThiL.v"
        },
        {
            "module": "GenPP",
            "file": "vsrc/Anfield/Balotelli/ALU/Mul/GenPP.v"
        },
        {
            "module": "Mul",
            "file": "vsrc/Anfield/Balotelli/ALU/Mul/Mul.v"
        },
        {
            "module": "MulPreProcessing",
            "file": "vsrc/Anfield/Balotelli/ALU/Mul/MulPreProcessing.v"
        },
        {
            "module": "DCache",
            "file": "vsrc/Anfield/Balotelli/Cache/DCache.v"
        },
        {
            "module": "ICache",
            "file": "vsrc/Anfield/Balotelli/Cache/ICache.v"
        },
        {
            "module": "Ctrl",
            "file": "vsrc/Anfield/Balotelli/Controler/Ctrl.v"
        },
        {
            "module": "Fwu",
            "file": "vsrc/Anfield/Balotelli/Controler/Fwu.v"
        },
        {
            "module": "AxiLiteMasterInterface",
            "file": "vsrc/Anfield/Balotelli/Interface/AxiLiteMasterInterface.v"
        },
        {
            "module": "Ex",
            "file": "vsrc/Anfield/Balotelli/Pipeline/Ex.v"
        },
        {
            "module": "Ex2Mem",
            "file": "vsrc/Anfield/Balotelli/Pipeline/Ex2Mem.v"
        },
        {
            "module": "Id",
            "file": "vsrc/Anfield/Balotelli/Pipeline/Id.v"
        },
        {
            "module": "Id2Ex",
            "file": "vsrc/Anfield/Balotelli/Pipeline/Id2Ex.v"
        },
        {
            "module": "If2Id",
            "file": "vsrc/Anfield/Balotelli/Pipeline/If2Id.v"
        },
        {
            "module": "Ifu",
            "file": "vsrc/Anfield/Balotelli/Pipeline/Ifu.v"
        },
        {
            "module": "input",
            "file": "vsrc/Anfield/Balotelli/Pipeline/Ifu.v"
        },
        {
            "module": "input",
            "file": "vsrc/Anfield/Balotelli/Pipeline/Ifu.v"
        },
        {
            "module": "output",
            "file": "vsrc/Anfield/Balotelli/Pipeline/Ifu.v"
        },
        {
            "module": "output",
            "file": "vsrc/Anfield/Balotelli/Pipeline/Ifu.v"
        },
        {
            "module": "Mem",
            "file": "vsrc/Anfield/Balotelli/Pipeline/Mem.v"
        },
        {
            "module": "Mem2Wb",
            "file": "vsrc/Anfield/Balotelli/Pipeline/Mem2Wb.v"
        },
        {
            "module": "Pc",
            "file": "vsrc/Anfield/Balotelli/Pipeline/Pc.v"
        },
        {
            "module": "PrePc",
            "file": "vsrc/Anfield/Balotelli/Pipeline/PrePc.v"
        },
        {
            "module": "RegFile",
            "file": "vsrc/Anfield/Balotelli/Pipeline/RegFile.v"
        },
        {
            "module": "Clint",
            "file": "vsrc/Anfield/Balotelli/Privileged/Clint.v"
        },
        {
            "module": "CrsRegFile",
            "file": "vsrc/Anfield/Balotelli/Privileged/CrsRegFile.v"
        },
        {
            "module": "Plic",
            "file": "vsrc/Anfield/Balotelli/Privileged/Plic.v"
        },
        {
            "module": "DualPortRam",
            "file": "vsrc/Anfield/Balotelli/ShareCell/DualPortRam.v"
        },
        {
            "module": "OneDeepthFIFO",
            "file": "vsrc/Anfield/Balotelli/ShareCell/OneDeepthFIFO.v"
        },
        {
            "module": "SyncFIFO",
            "file": "vsrc/Anfield/Balotelli/ShareCell/SycnFIFO.v"
        },
        {
            "module": "MuxKeyInternal",
            "file": "vsrc/Anfield/Balotelli/Template/MuxKeyInternal.v"
        },
        {
            "module": "MuxKeyWithDefault",
            "file": "vsrc/Anfield/Balotelli/Template/MuxKeyWithDefault.v"
        },
        {
            "module": "Reg",
            "file": "vsrc/Anfield/Balotelli/Template/Reg.v"
        },
        {
            "module": "RegClintClear",
            "file": "vsrc/Anfield/Balotelli/Template/RegClintClear.v"
        },
        {
            "module": "RegWithEnClearData",
            "file": "vsrc/Anfield/Balotelli/Template/RegWithEnClearData.v"
        },
        {
            "module": "RegWithEnHoldData",
            "file": "vsrc/Anfield/Balotelli/Template/RegWithEnHoldData.v"
        },
        {
            "module": "DataBusDecode",
            "file": "vsrc/Anfield/BusMatrix/DataBusMatix/DataBusDecode.v"
        },
        {
            "module": "DataBusMatrix",
            "file": "vsrc/Anfield/BusMatrix/DataBusMatix/DataBusMatrix.v"
        },
        {
            "module": "InstBusMatrix",
            "file": "vsrc/Anfield/BusMatrix/InstBusMatrix/InstBusMatrix.v"
        },
        {
            "module": "AxiLiteSlaverInterface",
            "file": "vsrc/Anfield/Interface/AxiLiteSlaverInterface.v"
        },
        {
            "module": "Ram",
            "file": "vsrc/Anfield/Peripherals/Memory/Ram.v"
        },
        {
            "module": "Rom",
            "file": "vsrc/Anfield/Peripherals/Memory/Rom.v"
        },
        {
            "module": "Timer0",
            "file": "vsrc/Anfield/Peripherals/Timer/Timer0.v"
        },
        {
            "module": "GMemory",
            "file": "vsrc/Anfield/Peripherals/Vga/GMemory.v"
        },
        {
            "module": "Vga",
            "file": "vsrc/Anfield/Peripherals/Vga/Vga.v"
        },
        {
            "module": "vga_ctrl",
            "file": "vsrc/Anfield/Peripherals/Vga/vga_ctrl.v"
        }
    ],
    "module_graph": {
        "Anfield": [],
        "Balotelli": [
            "Anfield"
        ],
        "CLA_4Bits": [
            "CLA_4Bits"
        ],
        "CLA_Gen_2Bits": [
            "CLA_4Bits",
            "CLA_4Bits",
            "CLA_4Bits"
        ],
        "CLA_Gen_4Bits": [
            "CLA_4Bits",
            "CLA_4Bits",
            "CLA_4Bits"
        ],
        "CLA_16Bits": [
            "CLA_4Bits",
            "CLA_4Bits",
            "CLA_4Bits"
        ],
        "CLA_64Bits": [
            "CLA_4Bits",
            "CLA_4Bits"
        ],
        "CLA_32Bit_Adder": [],
        "CLA_64Bit_Adder": [
            "Div",
            "Div",
            "Div",
            "Div",
            "MulPreProcessing",
            "MulPreProcessing",
            "Ex",
            "Ex",
            "Ex"
        ],
        "CLA_128Bit_Adder_CLK": [
            "AddPP_FinL"
        ],
        "CLA_128Bit_Adder": [
            "MulPreProcessing"
        ],
        "CasAdder3_2": [
            "AddPP_FivL",
            "Ex"
        ],
        "CasAdder4_2": [
            "AddPP",
            "AddPP",
            "AddPP",
            "AddPP",
            "AddPP",
            "AddPP",
            "AddPP",
            "AddPP",
            "AddPP_ForL",
            "AddPP_SecL",
            "AddPP_SecL",
            "AddPP_SecL",
            "AddPP_SecL",
            "AddPP_ThiL",
            "AddPP_ThiL"
        ],
        "Div": [
            "Balotelli"
        ],
        "DivCore": [
            "Div"
        ],
        "AddPP": [
            "Mul"
        ],
        "AddPP_FinL": [
            "AddPP_FivL"
        ],
        "AddPP_FivL": [
            "AddPP_ForL"
        ],
        "AddPP_ForL": [
            "AddPP_ThiL"
        ],
        "AddPP_SecL": [
            "AddPP"
        ],
        "AddPP_ThiL": [
            "AddPP_SecL"
        ],
        "GenPP": [
            "Mul"
        ],
        "Mul": [
            "Balotelli"
        ],
        "MulPreProcessing": [
            "Mul"
        ],
        "DCache": [],
        "ICache": [
            "Ifu"
        ],
        "Ctrl": [
            "Balotelli"
        ],
        "Fwu": [
            "Balotelli"
        ],
        "AxiLiteMasterInterface": [
            "DataBusMatrix"
        ],
        "Ex": [
            "Balotelli"
        ],
        "Ex2Mem": [
            "Balotelli"
        ],
        "Id": [
            "Balotelli"
        ],
        "Id2Ex": [
            "Balotelli"
        ],
        "If2Id": [
            "Balotelli"
        ],
        "Ifu": [
            "Balotelli"
        ],
        "input": [],
        "output": [],
        "Mem": [
            "Balotelli"
        ],
        "Mem2Wb": [
            "Balotelli"
        ],
        "Pc": [
            "Balotelli"
        ],
        "PrePc": [
            "Balotelli"
        ],
        "RegFile": [
            "Balotelli"
        ],
        "Clint": [
            "Balotelli"
        ],
        "CrsRegFile": [
            "Balotelli"
        ],
        "Plic": [
            "Balotelli"
        ],
        "DualPortRam": [],
        "OneDeepthFIFO": [],
        "SyncFIFO": [],
        "MuxKeyInternal": [],
        "MuxKeyWithDefault": [
            "Div",
            "Div",
            "Div",
            "Div",
            "Div",
            "Div",
            "MulPreProcessing",
            "MulPreProcessing",
            "MulPreProcessing",
            "MulPreProcessing",
            "MulPreProcessing",
            "MulPreProcessing",
            "ICache",
            "ICache",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Ex",
            "Id",
            "Id",
            "Id",
            "Id",
            "Id",
            "Id",
            "Id",
            "Id",
            "Id",
            "Id",
            "Id",
            "Id",
            "Id",
            "Id",
            "Id",
            "Id",
            "Id",
            "Id",
            "Id",
            "Mem",
            "Mem",
            "Mem",
            "Mem",
            "Mem",
            "Mem",
            "Mem",
            "Mem",
            "Mem",
            "Mem",
            "MuxKeyWithDefault"
        ],
        "Reg": [
            "Div",
            "Div",
            "AddPP_FivL",
            "AddPP_ForL",
            "AddPP_SecL",
            "AddPP_ThiL",
            "Mul",
            "Mul",
            "Mul",
            "Mul",
            "Mul",
            "Mul",
            "Pc",
            "PrePc"
        ],
        "RegClintClear": [
            "Ex2Mem",
            "Ex2Mem",
            "Ex2Mem",
            "Ex2Mem",
            "Ex2Mem",
            "Ex2Mem",
            "Ex2Mem",
            "Ex2Mem",
            "Ex2Mem",
            "Ex2Mem",
            "Ex2Mem",
            "Ex2Mem",
            "Ex2Mem",
            "Mem2Wb",
            "Mem2Wb",
            "Mem2Wb",
            "Mem2Wb",
            "Mem2Wb",
            "Mem2Wb",
            "Mem2Wb",
            "Mem2Wb"
        ],
        "RegWithEnClearData": [
            "Id2Ex",
            "Id2Ex",
            "Id2Ex",
            "Id2Ex",
            "Id2Ex",
            "Id2Ex",
            "Id2Ex",
            "Id2Ex",
            "Id2Ex",
            "Id2Ex"
        ],
        "RegWithEnHoldData": [
            "If2Id",
            "If2Id",
            "If2Id"
        ],
        "DataBusDecode": [
            "DataBusMatrix"
        ],
        "DataBusMatrix": [
            "Anfield"
        ],
        "InstBusMatrix": [
            "Anfield"
        ],
        "AxiLiteSlaverInterface": [
            "DataBusMatrix",
            "DataBusMatrix",
            "DataBusMatrix",
            "InstBusMatrix"
        ],
        "Ram": [
            "Anfield"
        ],
        "Rom": [
            "Anfield"
        ],
        "Timer0": [
            "Anfield"
        ],
        "GMemory": [
            "Vga"
        ],
        "Vga": [
            "Anfield"
        ],
        "vga_ctrl": [
            "Vga"
        ]
    },
    "module_graph_inverse": {
        "Anfield": [
            "Balotelli",
            "Rom",
            "Ram",
            "Vga",
            "Timer0",
            "InstBusMatrix",
            "DataBusMatrix"
        ],
        "Balotelli": [
            "Pc",
            "PrePc",
            "Ifu",
            "If2Id",
            "Id",
            "RegFile",
            "Id2Ex",
            "Ex",
            "Ex2Mem",
            "Mem",
            "Mem2Wb",
            "Fwu",
            "Ctrl",
            "Mul",
            "Div",
            "Clint",
            "CrsRegFile",
            "Plic"
        ],
        "CLA_4Bits": [
            "CLA_4Bits",
            "CLA_Gen_4Bits",
            "CLA_16Bits",
            "CLA_Gen_4Bits",
            "CLA_16Bits",
            "CLA_Gen_2Bits",
            "CLA_16Bits",
            "CLA_Gen_4Bits",
            "CLA_64Bits",
            "CLA_Gen_2Bits",
            "CLA_64Bits",
            "CLA_Gen_2Bits"
        ],
        "CLA_Gen_2Bits": [],
        "CLA_Gen_4Bits": [],
        "CLA_16Bits": [],
        "CLA_64Bits": [],
        "CLA_32Bit_Adder": [],
        "CLA_64Bit_Adder": [],
        "CLA_128Bit_Adder_CLK": [],
        "CLA_128Bit_Adder": [],
        "CasAdder3_2": [],
        "CasAdder4_2": [],
        "Div": [
            "DivCore",
            "Reg",
            "Reg",
            "CLA_64Bit_Adder",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "CLA_64Bit_Adder",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "CLA_64Bit_Adder",
            "CLA_64Bit_Adder"
        ],
        "DivCore": [],
        "AddPP": [
            "CasAdder4_2",
            "CasAdder4_2",
            "CasAdder4_2",
            "CasAdder4_2",
            "CasAdder4_2",
            "CasAdder4_2",
            "CasAdder4_2",
            "CasAdder4_2",
            "AddPP_SecL"
        ],
        "AddPP_FinL": [
            "CLA_128Bit_Adder_CLK"
        ],
        "AddPP_FivL": [
            "CasAdder3_2",
            "AddPP_FinL",
            "Reg"
        ],
        "AddPP_ForL": [
            "CasAdder4_2",
            "AddPP_FivL",
            "Reg"
        ],
        "AddPP_SecL": [
            "CasAdder4_2",
            "CasAdder4_2",
            "CasAdder4_2",
            "CasAdder4_2",
            "AddPP_ThiL",
            "Reg"
        ],
        "AddPP_ThiL": [
            "CasAdder4_2",
            "CasAdder4_2",
            "AddPP_ForL",
            "Reg"
        ],
        "GenPP": [],
        "Mul": [
            "MulPreProcessing",
            "GenPP",
            "AddPP",
            "Reg",
            "Reg",
            "Reg",
            "Reg",
            "Reg",
            "Reg"
        ],
        "MulPreProcessing": [
            "CLA_64Bit_Adder",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "CLA_64Bit_Adder",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "CLA_128Bit_Adder"
        ],
        "DCache": [],
        "ICache": [
            "MuxKeyWithDefault",
            "MuxKeyWithDefault"
        ],
        "Ctrl": [],
        "Fwu": [],
        "AxiLiteMasterInterface": [],
        "Ex": [
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "CLA_64Bit_Adder",
            "CLA_64Bit_Adder",
            "CasAdder3_2",
            "CLA_64Bit_Adder",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault"
        ],
        "Ex2Mem": [
            "RegClintClear",
            "RegClintClear",
            "RegClintClear",
            "RegClintClear",
            "RegClintClear",
            "RegClintClear",
            "RegClintClear",
            "RegClintClear",
            "RegClintClear",
            "RegClintClear",
            "RegClintClear",
            "RegClintClear",
            "RegClintClear"
        ],
        "Id": [
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault"
        ],
        "Id2Ex": [
            "RegWithEnClearData",
            "RegWithEnClearData",
            "RegWithEnClearData",
            "RegWithEnClearData",
            "RegWithEnClearData",
            "RegWithEnClearData",
            "RegWithEnClearData",
            "RegWithEnClearData",
            "RegWithEnClearData",
            "RegWithEnClearData"
        ],
        "If2Id": [
            "RegWithEnHoldData",
            "RegWithEnHoldData",
            "RegWithEnHoldData"
        ],
        "Ifu": [
            "ICache"
        ],
        "input": [],
        "output": [],
        "Mem": [
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault",
            "MuxKeyWithDefault"
        ],
        "Mem2Wb": [
            "RegClintClear",
            "RegClintClear",
            "RegClintClear",
            "RegClintClear",
            "RegClintClear",
            "RegClintClear",
            "RegClintClear",
            "RegClintClear"
        ],
        "Pc": [
            "Reg"
        ],
        "PrePc": [
            "Reg"
        ],
        "RegFile": [],
        "Clint": [],
        "CrsRegFile": [],
        "Plic": [],
        "DualPortRam": [],
        "OneDeepthFIFO": [],
        "SyncFIFO": [],
        "MuxKeyInternal": [],
        "MuxKeyWithDefault": [
            "MuxKeyWithDefault"
        ],
        "Reg": [],
        "RegClintClear": [],
        "RegWithEnClearData": [],
        "RegWithEnHoldData": [],
        "DataBusDecode": [],
        "DataBusMatrix": [
            "AxiLiteMasterInterface",
            "DataBusDecode",
            "AxiLiteSlaverInterface",
            "AxiLiteSlaverInterface",
            "AxiLiteSlaverInterface"
        ],
        "InstBusMatrix": [
            "AxiLiteSlaverInterface"
        ],
        "AxiLiteSlaverInterface": [],
        "Ram": [],
        "Rom": [],
        "Timer0": [],
        "GMemory": [],
        "Vga": [
            "vga_ctrl",
            "GMemory"
        ],
        "vga_ctrl": []
    },
    "non_tb_files": [
        "vsrc/defines.v",
        "vsrc/Anfield/Anfield.v",
        "vsrc/Anfield/Balotelli/Balotelli.v",
        "vsrc/Anfield/Balotelli/ALU/Adder/CLA.v",
        "vsrc/Anfield/Balotelli/ALU/Adder/CasAdder3_2.v",
        "vsrc/Anfield/Balotelli/ALU/Adder/CasAdder4_2.v",
        "vsrc/Anfield/Balotelli/ALU/Div/Div.v",
        "vsrc/Anfield/Balotelli/ALU/Div/DivCore.v",
        "vsrc/Anfield/Balotelli/ALU/Mul/AddPP.v",
        "vsrc/Anfield/Balotelli/ALU/Mul/AddPP_FinL.v",
        "vsrc/Anfield/Balotelli/ALU/Mul/AddPP_FivL.v",
        "vsrc/Anfield/Balotelli/ALU/Mul/AddPP_ForL.v",
        "vsrc/Anfield/Balotelli/ALU/Mul/AddPP_SecL.v",
        "vsrc/Anfield/Balotelli/ALU/Mul/AddPP_ThiL.v",
        "vsrc/Anfield/Balotelli/ALU/Mul/GenPP.v",
        "vsrc/Anfield/Balotelli/ALU/Mul/Mul.v",
        "vsrc/Anfield/Balotelli/ALU/Mul/MulPreProcessing.v",
        "vsrc/Anfield/Balotelli/Cache/DCache.v",
        "vsrc/Anfield/Balotelli/Cache/ICache.v",
        "vsrc/Anfield/Balotelli/Controler/Ctrl.v",
        "vsrc/Anfield/Balotelli/Controler/Fwu.v",
        "vsrc/Anfield/Balotelli/Interface/AxiLiteMasterInterface.v",
        "vsrc/Anfield/Balotelli/Pipeline/Ex.v",
        "vsrc/Anfield/Balotelli/Pipeline/Ex2Mem.v",
        "vsrc/Anfield/Balotelli/Pipeline/Id.v",
        "vsrc/Anfield/Balotelli/Pipeline/Id2Ex.v",
        "vsrc/Anfield/Balotelli/Pipeline/If2Id.v",
        "vsrc/Anfield/Balotelli/Pipeline/Ifu.v",
        "vsrc/Anfield/Balotelli/Pipeline/Mem.v",
        "vsrc/Anfield/Balotelli/Pipeline/Mem2Wb.v",
        "vsrc/Anfield/Balotelli/Pipeline/Pc.v",
        "vsrc/Anfield/Balotelli/Pipeline/PrePc.v",
        "vsrc/Anfield/Balotelli/Pipeline/RegFile.v",
        "vsrc/Anfield/Balotelli/Privileged/Clint.v",
        "vsrc/Anfield/Balotelli/Privileged/CrsRegFile.v",
        "vsrc/Anfield/Balotelli/Privileged/Plic.v",
        "vsrc/Anfield/Balotelli/ShareCell/DualPortRam.v",
        "vsrc/Anfield/Balotelli/ShareCell/OneDeepthFIFO.v",
        "vsrc/Anfield/Balotelli/ShareCell/SycnFIFO.v",
        "vsrc/Anfield/Balotelli/Template/MuxKeyInternal.v",
        "vsrc/Anfield/Balotelli/Template/MuxKeyWithDefault.v",
        "vsrc/Anfield/Balotelli/Template/Reg.v",
        "vsrc/Anfield/Balotelli/Template/RegClintClear.v",
        "vsrc/Anfield/Balotelli/Template/RegWithEnClearData.v",
        "vsrc/Anfield/Balotelli/Template/RegWithEnHoldData.v",
        "vsrc/Anfield/BusMatrix/DataBusMatix/DataBusDecode.v",
        "vsrc/Anfield/BusMatrix/DataBusMatix/DataBusMatrix.v",
        "vsrc/Anfield/Interface/AxiLiteSlaverInterface.v",
        "vsrc/Anfield/Peripherals/Memory/Ram.v",
        "vsrc/Anfield/Peripherals/Memory/Rom.v",
        "vsrc/Anfield/Peripherals/Timer/Timer0.v",
        "vsrc/Anfield/Peripherals/Vga/GMemory.v",
        "vsrc/Anfield/Peripherals/Vga/Vga.v",
        "vsrc/Anfield/Peripherals/Vga/vga_ctrl.v"
    ]
}