#ifndef	__STM32F4_HW_RCC_REG_H__
#define	__STM32F4_HW_RCC_REG_H__

#include <os/bit.h>

/*
 * These are the RCC registers for the STM32F42xxx
 * and STM32F43xxx.
 */

#define	STM32F429_RCC_REG_RCC_CR			0x000
#define		STM32F429_RCC_REG_RCC_CR_HSI_ON		BIT_U32(0)
#define		STM32F429_RCC_REG_RCC_CR_HSI_RDY	BIT_U32(1)
#define		STM32F429_RCC_REG_RCC_CR_HSE_ON		BIT_U32(16)
#define		STM32F429_RCC_REG_RCC_CR_HSE_RDY	BIT_U32(17)
#define		STM32F429_RCC_REG_RCC_CR_HSE_BYP	BIT_U32(18)
#define		STM32F429_RCC_REG_RCC_CR_CSS_ON		BIT_U32(19)
#define		STM32F429_RCC_REG_RCC_CR_PLL_ON		BIT_U32(24)
#define		STM32F429_RCC_REG_RCC_CR_PLL_RDY	BIT_U32(25)
#define		STM32F429_RCC_REG_RCC_CR_PLLI2S_ON	BIT_U32(26)
#define		STM32F429_RCC_REG_RCC_CR_PLLI2S_RDY	BIT_U32(27)
#define		STM32F429_RCC_REG_RCC_CR_PLLSAI_ON	BIT_U32(28)
#define		STM32F429_RCC_REG_RCC_CR_PLLSAI_RDY	BIT_U32(29)

#define	STM32F429_RCC_REG_RCC_PLLCFGR				0x004
#define		STM32F429_RCC_REG_RCC_PLLCFGR_PLLSRC_PLLM_M	0x0000003f
#define		STM32F429_RCC_REG_RCC_PLLCFGR_PLLSRC_PLLM_S	0
#define		STM32F429_RCC_REG_RCC_PLLCFGR_PLLSRC_PLLN_M	0x00007fc0
#define		STM32F429_RCC_REG_RCC_PLLCFGR_PLLSRC_PLLN_S	6
#define		STM32F429_RCC_REG_RCC_PLLCFGR_PLLSRC_PLLP_M	0x00030000
#define		STM32F429_RCC_REG_RCC_PLLCFGR_PLLSRC_PLLP_S	16
#define		STM32F429_RCC_REG_RCC_PLLCFGR_PLLSRC		BIT_U32(22)
#define		STM32F429_RCC_REG_RCC_PLLCFGR_PLLSRC_PLLQ_M	0x0f000000
#define		STM32F429_RCC_REG_RCC_PLLCFGR_PLLSRC_PLLQ_S	24

#define	STM32F429_RCC_REG_RCC_CFGR		0x008
#define		STM32F429_RCC_REG_RCC_CFGR_SW_M		0x00000003
#define		STM32F429_RCC_REG_RCC_CFGR_SW_S		0
#define		STM32F429_RCC_REG_RCC_CFGR_SWS_M		0x0000000c
#define		STM32F429_RCC_REG_RCC_CFGR_SWS_S		2
#define		STM32F429_RCC_REG_RCC_CFGR_HPRE_M		0x000000f0
#define		STM32F429_RCC_REG_RCC_CFGR_HPRE_S		4
#define		STM32F429_RCC_REG_RCC_CFGR_PPRE1_M		0x00001c00
#define		STM32F429_RCC_REG_RCC_CFGR_PPRE1_S		10
#define		STM32F429_RCC_REG_RCC_CFGR_PPRE2_M		0x0000e000
#define		STM32F429_RCC_REG_RCC_CFGR_PPRE2_S		13

#define	STM32F429_RCC_REG_RCC_CIR		0x00c

#define	STM32F429_RCC_REG_RCC_AHB1RSTR		0x010
#define	STM32F429_RCC_REG_RCC_AHB2RSTR		0x014
#define	STM32F429_RCC_REG_RCC_AHB3RSTR		0x018

#define	STM32F429_RCC_REG_RCC_APB1RSTR		0x020
#define	STM32F429_RCC_REG_RCC_APB2RSTR		0x024
#define		STM32F429_RCC_REG_RCC_APB2RSTR_USART1		BIT_U32(4)

#define	STM32F429_RCC_REG_RCC_AHB1ENR		0x030
#define	STM32F429_RCC_REG_RCC_AHB2ENR		0x034
#define	STM32F429_RCC_REG_RCC_AHB3ENR		0x038

#define	STM32F429_RCC_REG_RCC_APB1ENR				0x040
#define		STM32F429_RCC_REG_RCC_APB1ENR_PWREN		BIT_U32(28)

#define	STM32F429_RCC_REG_RCC_APB2ENR		0x044
#define		STM32F429_RCC_REG_RCC_APB2ENR_USART1		BIT_U32(4)

#define	STM32F429_RCC_REG_RCC_AHB1LPENR		0x050
#define	STM32F429_RCC_REG_RCC_AHB2LPENR		0x054
#define	STM32F429_RCC_REG_RCC_AHB3LPENR		0x058

#define	STM32F429_RCC_REG_RCC_APB1LPENR		0x060
#define	STM32F429_RCC_REG_RCC_APB2LPENR		0x064

#define	STM32F429_RCC_REG_RCC_BDCR		0x070
#define	STM32F429_RCC_REG_RCC_CSR		0x074
#define	STM32F429_RCC_REG_RCC_SSCGR		0x080
#define	STM32F429_RCC_REG_RCC_PLLI2SCFGR	0x084
#define	STM32F429_RCC_REG_RCC_PLLSAICFGR	0x088
#define	STM32F429_RCC_REG_RCC_DCKCFGR		0x08c


#endif	/* __STM32F4_HW_RCC_REG_H__ */
