<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class SDep: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="pageFD7C33E930FF5E13"><span>class SDep</span></a></li></ul></nav><main class="content"><h1>class SDep</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class SDep { /* full declaration omitted */ };</code></pre><h2>Description</h2><p>Scheduling dependency. This represents one direction of an edge in the scheduling DAG.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L49">llvm/include/llvm/CodeGen/ScheduleDAG.h:49</a></p><h2>Method Overview</h2><ul><li class="is-family-code">public  <a href="#F34463B7BAC11C15"><b>SDep</b></a>(llvm::SUnit * S, llvm::SDep::Kind kind, unsigned int Reg)</li><li class="is-family-code">public  <a href="#C7A227E8610F1B93"><b>SDep</b></a>(llvm::SUnit * S, llvm::SDep::OrderKind kind)</li><li class="is-family-code">public  <a href="#CD50C6E2E3F74991"><b>SDep</b></a>()</li><li class="is-family-code">public void  <a href="#65B9814F0BDC5CB6"><b>dump</b></a>(const llvm::TargetRegisterInfo * TRI = nullptr) const</li><li class="is-family-code">public llvm::SDep::Kind  <a href="#AE786ABDD19B0F74"><b>getKind</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#7409551C50043959"><b>getLatency</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#8E3BA5A33E02369E"><b>getReg</b></a>() const</li><li class="is-family-code">public llvm::SUnit *  <a href="#7FEF99681ABD1F93"><b>getSUnit</b></a>() const</li><li class="is-family-code">public bool  <a href="#EC80915EDA43A9C5"><b>isArtificial</b></a>() const</li><li class="is-family-code">public bool  <a href="#047BE6D0058717A3"><b>isAssignedRegDep</b></a>() const</li><li class="is-family-code">public bool  <a href="#BE08C92E12042FA5"><b>isBarrier</b></a>() const</li><li class="is-family-code">public bool  <a href="#C74E0758651FDEB2"><b>isCluster</b></a>() const</li><li class="is-family-code">public bool  <a href="#C75A8E473F2BEB0D"><b>isCtrl</b></a>() const</li><li class="is-family-code">public bool  <a href="#5E11E54A477D78EC"><b>isMustAlias</b></a>() const</li><li class="is-family-code">public bool  <a href="#1A8BDB3FF125543B"><b>isNormalMemory</b></a>() const</li><li class="is-family-code">public bool  <a href="#751DAEDA19B746F3"><b>isNormalMemoryOrBarrier</b></a>() const</li><li class="is-family-code">public bool  <a href="#B996D965592CFC5A"><b>isWeak</b></a>() const</li><li class="is-family-code">public bool  <a href="#C6B53F77AC1280E7"><b>overlaps</b></a>(const llvm::SDep &amp; Other) const</li><li class="is-family-code">public void  <a href="#B181C7CA3624034D"><b>setLatency</b></a>(unsigned int Lat)</li><li class="is-family-code">public void  <a href="#A7D962E5E4991717"><b>setReg</b></a>(unsigned int Reg)</li><li class="is-family-code">public void  <a href="#44655565B51F7452"><b>setSUnit</b></a>(llvm::SUnit * SU)</li></ul><h2>Methods</h2><h3 id="F34463B7BAC11C15"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F34463B7BAC11C15">¶</a><code class="hdoc-function-code language-cpp">SDep(<a href="r797825A51C914642.html">llvm::SUnit</a>* S,
     llvm::SDep::Kind kind,
     unsigned int Reg)</code></pre></h3><h4>Description</h4><p>Constructs an SDep with the specified values.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L104">llvm/include/llvm/CodeGen/ScheduleDAG.h:104</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> S</b></dt><dt class="is-family-code">llvm::SDep::Kind<b> kind</b></dt><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="C7A227E8610F1B93"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C7A227E8610F1B93">¶</a><code class="hdoc-function-code language-cpp">SDep(<a href="r797825A51C914642.html">llvm::SUnit</a>* S, llvm::SDep::OrderKind kind)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L123">llvm/include/llvm/CodeGen/ScheduleDAG.h:123</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> S</b></dt><dt class="is-family-code">llvm::SDep::OrderKind<b> kind</b></dt></dl><h3 id="CD50C6E2E3F74991"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CD50C6E2E3F74991">¶</a><code class="hdoc-function-code language-cpp">SDep()</code></pre></h3><h4>Description</h4><p>Constructs a null SDep. This is only for use by container classes which require default constructors. SUnits may not/ have null SDep edges.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L101">llvm/include/llvm/CodeGen/ScheduleDAG.h:101</a></p><h3 id="65B9814F0BDC5CB6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#65B9814F0BDC5CB6">¶</a><code class="hdoc-function-code language-cpp">void dump(const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* TRI =
              nullptr) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L238">llvm/include/llvm/CodeGen/ScheduleDAG.h:238</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b> = nullptr</dt></dl><h3 id="AE786ABDD19B0F74"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AE786ABDD19B0F74">¶</a><code class="hdoc-function-code language-cpp">llvm::SDep::Kind getKind() const</code></pre></h3><h4>Description</h4><p>Returns an enum value representing the kind of the dependence.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L158">llvm/include/llvm/CodeGen/ScheduleDAG.h:158</a></p><h3 id="7409551C50043959"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7409551C50043959">¶</a><code class="hdoc-function-code language-cpp">unsigned int getLatency() const</code></pre></h3><h4>Description</h4><p>Returns the latency value for this edge, which roughly means the minimum number of cycles that must elapse between the predecessor and the successor, given that they have this edge between them.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L142">llvm/include/llvm/CodeGen/ScheduleDAG.h:142</a></p><h3 id="8E3BA5A33E02369E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8E3BA5A33E02369E">¶</a><code class="hdoc-function-code language-cpp">unsigned int getReg() const</code></pre></h3><h4>Description</h4><p>Returns the register associated with this edge. This is only valid on Data, Anti, and Output edges. On Data edges, this value may be zero, meaning there is no associated register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L218">llvm/include/llvm/CodeGen/ScheduleDAG.h:218</a></p><h3 id="7FEF99681ABD1F93"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7FEF99681ABD1F93">¶</a><code class="hdoc-function-code language-cpp"><a href="r797825A51C914642.html">llvm::SUnit</a>* getSUnit() const</code></pre></h3><h4>Description</h4><p>/ Returns the SUnit to which this edge points.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L152">llvm/include/llvm/CodeGen/ScheduleDAG.h:152</a></p><h3 id="EC80915EDA43A9C5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EC80915EDA43A9C5">¶</a><code class="hdoc-function-code language-cpp">bool isArtificial() const</code></pre></h3><h4>Description</h4><p>Tests if this is an Order dependence that is marked as &quot;artificial&quot;, meaning it isn&apos;t necessary for correctness.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L200">llvm/include/llvm/CodeGen/ScheduleDAG.h:200</a></p><h3 id="047BE6D0058717A3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#047BE6D0058717A3">¶</a><code class="hdoc-function-code language-cpp">bool isAssignedRegDep() const</code></pre></h3><h4>Description</h4><p>Tests if this is a Data dependence that is associated with a register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L211">llvm/include/llvm/CodeGen/ScheduleDAG.h:211</a></p><h3 id="BE08C92E12042FA5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BE08C92E12042FA5">¶</a><code class="hdoc-function-code language-cpp">bool isBarrier() const</code></pre></h3><h4>Description</h4><p>Tests if this is an Order dependence that is marked as a barrier.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L174">llvm/include/llvm/CodeGen/ScheduleDAG.h:174</a></p><h3 id="C74E0758651FDEB2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C74E0758651FDEB2">¶</a><code class="hdoc-function-code language-cpp">bool isCluster() const</code></pre></h3><h4>Description</h4><p>Tests if this is an Order dependence that is marked as &quot;cluster&quot;, meaning it is artificial and wants to be adjacent.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L206">llvm/include/llvm/CodeGen/ScheduleDAG.h:206</a></p><h3 id="C75A8E473F2BEB0D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C75A8E473F2BEB0D">¶</a><code class="hdoc-function-code language-cpp">bool isCtrl() const</code></pre></h3><h4>Description</h4><p>Shorthand for getKind() != SDep::Data.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L161">llvm/include/llvm/CodeGen/ScheduleDAG.h:161</a></p><h3 id="5E11E54A477D78EC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5E11E54A477D78EC">¶</a><code class="hdoc-function-code language-cpp">bool isMustAlias() const</code></pre></h3><h4>Description</h4><p>Tests if this is an Order dependence that is marked as &quot;must alias&quot;, meaning that the SUnits at either end of the edge have a memory dependence on a known memory location.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L186">llvm/include/llvm/CodeGen/ScheduleDAG.h:186</a></p><h3 id="1A8BDB3FF125543B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1A8BDB3FF125543B">¶</a><code class="hdoc-function-code language-cpp">bool isNormalMemory() const</code></pre></h3><h4>Description</h4><p>Tests if this is an Order dependence between two memory accesses where both sides of the dependence access memory in non-volatile and fully modeled ways.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L168">llvm/include/llvm/CodeGen/ScheduleDAG.h:168</a></p><h3 id="751DAEDA19B746F3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#751DAEDA19B746F3">¶</a><code class="hdoc-function-code language-cpp">bool isNormalMemoryOrBarrier() const</code></pre></h3><h4>Description</h4><p>Tests if this is could be any kind of memory dependence.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L179">llvm/include/llvm/CodeGen/ScheduleDAG.h:179</a></p><h3 id="B996D965592CFC5A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B996D965592CFC5A">¶</a><code class="hdoc-function-code language-cpp">bool isWeak() const</code></pre></h3><h4>Description</h4><p>Tests if this a weak dependence. Weak dependencies are considered DAG edges for height computation and other heuristics, but do not force ordering. Breaking a weak edge may require the scheduler to compensate, for example by inserting a copy.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L194">llvm/include/llvm/CodeGen/ScheduleDAG.h:194</a></p><h3 id="C6B53F77AC1280E7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C6B53F77AC1280E7">¶</a><code class="hdoc-function-code language-cpp">bool overlaps(const <a href="rFD7C33E930FF5E13.html">llvm::SDep</a>&amp; Other) const</code></pre></h3><h4>Description</h4><p>Returns true if the specified SDep is equivalent except for latency.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L129">llvm/include/llvm/CodeGen/ScheduleDAG.h:129</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rFD7C33E930FF5E13.html">llvm::SDep</a>&amp;<b> Other</b></dt></dl><h3 id="B181C7CA3624034D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B181C7CA3624034D">¶</a><code class="hdoc-function-code language-cpp">void setLatency(unsigned int Lat)</code></pre></h3><h4>Description</h4><p>Sets the latency for this edge.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L147">llvm/include/llvm/CodeGen/ScheduleDAG.h:147</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Lat</b></dt></dl><h3 id="A7D962E5E4991717"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A7D962E5E4991717">¶</a><code class="hdoc-function-code language-cpp">void setReg(unsigned int Reg)</code></pre></h3><h4>Description</h4><p>Assigns the associated register for this edge. This is only valid on Data, Anti, and Output edges. On Anti and Output edges, this value must not be zero. On Data edges, the value may be zero, which would mean that no specific register is associated with this edge.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L228">llvm/include/llvm/CodeGen/ScheduleDAG.h:228</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="44655565B51F7452"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#44655565B51F7452">¶</a><code class="hdoc-function-code language-cpp">void setSUnit(<a href="r797825A51C914642.html">llvm::SUnit</a>* SU)</code></pre></h3><h4>Description</h4><p>/ Assigns the SUnit to which this edge points.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/ScheduleDAG.h#L155">llvm/include/llvm/CodeGen/ScheduleDAG.h:155</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r797825A51C914642.html">llvm::SUnit</a>*<b> SU</b></dt></dl></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>