\documentclass{my_resume}
\usepackage{hyperref}
\usepackage[8pt]{extsizes}
\usepackage[letterpaper, margin=0.25in]{geometry}
\usepackage{enumitem}
\thispagestyle{empty}
\input{contactinfo}

\begin{document}

\contact{Kelvin Ly}{kelvin.ly1618@gmail.com, \myphonenumber, Orlando, FL}

\education{University of Central Florida}{2016-2018}
    {MS, Computer Engineering}{3.944}
\education{University of Central Florida}{2011-2015}
	{BS, Electrical Engineering}{3.905, Magna Cum Laude}

\section{Objectives}
To begin and pursue a career in electronics engineering or firmware engineering

\section{Skills}
\begin{itemize}[noitemsep]
    \item Professional experience in electronics design (mostly \textbf{mixed signal/digital}, a little RF), \textbf{PCB layout} (KiCad, Altium Designer)
    \item Hobbyist level \textbf{PCB assembly and soldering}, \textbf{SPICE circuit modeling}, and reverse engineering
    \item Some familiarity with \textbf{I2C}, \textbf{SPI}, \textbf{UART}, \textbf{CAN}, \textbf{SDIO}, \textbf{Ethernet}(10BASE-T), \textbf{on-off keying}, \textbf{PCM}, \textbf{802.11a/b}, \textbf{MIPI CSI}, \textbf{parallel camera interface}, \textbf{JESD204}, \textbf{SerDes}, \textbf{AMBA/AXI}
    \item Implemented \textbf{I2C}, \textbf{SPI}, \textbf{UART}, \textbf{PWM}, \textbf{VGA}, \textbf{Ethernet RMII}, \textbf{Wishbone} interfaces using FPGA logic (from scratch, clean room implementations from standards)
    \item Fluent in \textbf{C99}, \textbf{C++14}, \textbf{Python 2/3}, \textbf{Go}, \textbf{Verilog}
    \item Working knowledge of \textbf{x86}/\textbf{x64}/\textbf{MIPS}/\textbf{MSP430} assembly, \textbf{Java}, \textbf{LaTeX}, \textbf{MATLAB}, \textbf{Multisim}, \textbf{Xilinx ISE/Vivado}, \textbf{VHDL}, \textbf{Linux} (scripting and low-level userland programming, some kernel module programming), \textbf{JTAG/SWD}
    % \item GitHub user: \url{https://github.com/cactorium}
\end{itemize}

\section{Professional Experience}
\datedsubsection{\textbf{STERIS IMS} Electrical Engineer, Cooper City FL}{May 2018 - present}
\begin{flushleft}
  \begin{itemize}[noitemsep]
  \item Created \textbf{PCB designs}, \textbf{layouts}, sourced parts, and \textbf{assembled and tested} PCBs to create reproducible and manufacturable designs, including some \textbf{flexible PCBs}
  \item Developed \textbf{firmware} and \textbf{support software} for devices and prototype designs as needed, including work in \textbf{image processing} using \textbf{OpenCV}, and \textbf{IMU sensor fusion} using industry-standard \textbf{Madgwick filter}
  \item Tested devices to ensure compliance with \textbf{IEC60601} and other standards
\end{itemize}
\end{flushleft}
\datedsubsection{\textbf{Cassina Technologies} Software Engineer, Cooper City FL}{October 2018 - present}
\begin{flushleft}
  \begin{itemize}[noitemsep]
  \item Developed \textbf{firmware} for Bluetooth LE-based device and designed \textbf{Bluetooth LE application level communication protocols} to use in device
  \item Developed \textbf{Android app} to interface with and to control Bluetooth LE-based device
\end{itemize}
\end{flushleft}
\datedsubsection{\textbf{Fluorometric Instruments} Design Engineer, Orlando FL}{September 2017 - present}
\begin{flushleft}
  \begin{itemize}[noitemsep]
  \item \textbf{Designed PCBs} part time for oxygen sensors, allowing client to test manufacturable products
  \item Created \textbf{designs}, \textbf{layouts}, sourced parts, and \textbf{assembled and tested} PCBs to create reproducible and manufacturable designs
  \item Developed \textbf{firmware} and \textbf{support software} for devices as needed
\end{itemize}
\end{flushleft}
\datedsubsection{\textbf{University of Central Florida} Undergraduate/Graduate Researcher, Orlando Fl}
    {November 2015 - May 2018}
\begin{flushleft}
\begin{itemize}[noitemsep]
  \item Researched defenses and attack mitigations for the \textbf{Internet of Things}, producing four publications and one book chapter
  \item \textbf{Designed and assembled PCBs} for the lab, producing tools and prototypes for a wide variety of projects
  \begin{itemize}[noitemsep]
    \item Built mixed-signal or digital designs incorporating \textbf{Texas Instruments}, \textbf{Expressif}, and \textbf{Atmel} microcontrollers
    % \item Currently designing a simple Doppler \textbf{2.45 GHz radar system} to provide a physical model for a labmate's project
    \item Designed \textbf{architecture and IP cores} for \textbf{Nexys 4 Artix-7 FPGA} to \textbf{transceive Ethernet packets} and \textbf{crack homomorphic encryption} as part of our second place entry in \textbf{NYU CSAW ESC '15}
    \item Designed IP cores in \textbf{Verilog} to patch \textbf{OpenRISC processor core} as part of our winning entry in \textbf{NYU CSAW ESC '16}
  \end{itemize}
\end{itemize}
\end{flushleft}
\datedsubsection{\textbf{University of Central Florida} Undergraduate Researcher, Orlando FL}
	{December 2014 - March 2015}
\begin{flushleft}
\begin{itemize}[noitemsep]
  \item Studied \textbf{feature extraction} from EEG data, implementing \textbf{SSVEP frequency detection} that was later used in senior design project
  \item Maintained and repaired \textbf{RAVEN II} medical robot running on \textbf{ROS robotics framework}, restoring it to operation and allowing its use under a new team in current research projects
\end{itemize}
\end{flushleft}
\section{Internships}
\datedsubsection{\textbf{IBM} Extreme Blue Intern, RTP NC}{May 2015 - August 2015}
\begin{flushleft}
\begin{itemize}[noitemsep]
  \item Developed \textbf{on-disk encryption} for \textbf{IBM Connections}, creating a roadmap of design pitfalls for IBM's teams to work off of
  \item Implemented project in \textbf{JavaScript and Node.js}, with patches to existing \textbf{Java} and \textbf{Python} code and libraries, successfully providing encrypted context access and search indexing
\end{itemize}
\end{flushleft}
\datedsubsection{\textbf{Google} Software Engineer Intern, Chapel Hill NC}{May 2014 - August 2014}
\begin{flushleft}
\begin{itemize}[noitemsep]
  \item Patched existing benchmarking code for Skia rendering engine, allowing collection of gigabytes of data per day into a single database
  \item Contributed code in \textbf{C++}, \textbf{Python} and \textbf{Go} to create actionable visualizations of benchmarking data, fulfilling Skia team's recommendations
\end{itemize}
\end{flushleft}
\section{Notable Projects}
\begin{itemize}[noitemsep]
    \item \textbf{UCF Lunar Knights} project, Software team lead Fall 2017-Spring 2018, member since 2015 (Martian robotic mining competition)
        \begin{itemize}[noitemsep]
          \item \textbf{Troubleshot and debugged} previous year competition robots, tuning and refining PID controller values to allow responsive robot movement and prevent physical damage to robot frame
          \item Designed \textbf{CAN interfacing board} with \textbf{high density connectors} to mate with Nvidia's Jetson TX2, allowing native \textbf{CAN bus} access
          \item Developing software for \textbf{robot simulation and testing} using \textbf{ROS} and \textbf{gazebo}, allowing parallel development of autonomy and robot assembly
          \item Developing software systems for \textbf{robotic autonomous navigation} and teleoperation, allowing robot functionality for all years of competition
        \end{itemize}
      \item Senior design project (mind-controlled wheelchair)
        \begin{itemize}[noitemsep]
            \item Led high-level hardware system design
            \item Designed and layed out circuits for all high-level modules using \textbf{KiCAD} EDA software
            \item Research into \textbf{signal processing} for \textbf{feature extraction} with respect to applications in \textbf{brain-computer interfaces}
            % \item Created and designed laser cut design to create gimbal to control wheelchair joystick
            % \item Wrote \textbf{assembly} for the \textbf{MSP430} to test the gimbal
        \end{itemize}
      \item Capacitance-based linear encoder (\url{https://github.com/cactorium/linear-sensors})
        \begin{itemize}[noitemsep]
          \item Designed low-noise electronics to amplify and filter weak capacitively coupled signal capable of repeatable measurements to within approximately 0.01 mm
          \item Developed \textbf{bare metal ARM firmware} to \textbf{digitally process} signal to capture phase information using \textbf{CORDIC}-based algorithms
        \end{itemize}
      \item Light-based transmitter and receiver pair (part of in progress project)
        \begin{itemize}[noitemsep]
          \item Designed wireless communication using \textbf{BPSK} using white LED as transmitter and visible light photodiode as receiver on custom PCBs
          \item Developed low noise \textbf{transimpedance amplifier} and op amp gain stages to amplify and filter light signal
          \item Developed \textbf{bare metal ARM firmware} to \textbf{digitally process} signal to recover data and send to host across custom implementation of \textbf{CDC-ACM USB interface}
          \item Developed \textbf{low power bare metal MSP430 firmware} to activate based on \textbf{capacitive touch sensing} and transmit encoded IMU data across the light-based wireless channel
        \end{itemize}
      \item Custom universal \textbf{motor controller} board, capable of driving brushed DC, BLDC, and stepper motors at 12-18 V, using DI DGD0506A MOSFET \textbf{gate driver} with integrate high-side gate bootstrap (part of in progress project)
      \item 915 MHz 1 Mbps discrete RF transceiver (in progress)
        \begin{itemize}[noitemsep]
          \item Designed transmitter and receiver pair using discrete RF components, including discrete \textbf{LNA} and \textbf{PA} \textbf{transistor stages}
          \item Developing \textbf{FPGA logic} for \textbf{Lattice iCE40 LP FPGA} to \textbf{package and encode/decode data} into/out of wireless packets, interfacing with custom discrete high-speed DAC and ADC
        \end{itemize}
\end{itemize}
\end{document}
