$date
	Sun Oct 23 07:08:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#374832
b1101 !
1"
#374834
b1101 &
b1101 %
1$
#374835
0"
#374838
b101000 &
b101000 %
#374842
b10100 &
b10100 %
#374846
b1010 &
b1010 %
#374850
b101 &
b101 %
#374854
b10000 &
b10000 %
#374858
b1000 &
b1000 %
#374862
b100 &
b100 %
#374866
b10 &
b10 %
#374870
b1 &
1#
b1 %
#374874
b0 &
b0 %
0#
0$
#1346270
b110 &
b110 %
1$
b110 !
1"
#1346271
0"
#1346274
b11 &
b11 %
#1346278
b1010 &
b1010 %
#1346282
b101 &
b101 %
#1346286
b10000 &
b10000 %
#1346290
b1000 &
b1000 %
#1346294
b100 &
b100 %
#1346298
b10 &
b10 %
#1346302
b1 &
1#
b1 %
#1346306
b0 &
b0 %
0#
0$
#2414577
b1101 !
1"
#2414578
b1101 &
b1101 %
1$
#2414579
0"
#2414582
b101000 &
b101000 %
#2414586
b10100 &
b10100 %
#2414590
b1010 &
b1010 %
#2414594
b101 &
b101 %
#2414598
b10000 &
b10000 %
#2414602
b1000 &
b1000 %
#2414606
b100 &
b100 %
#2414610
b10 &
b10 %
#2414614
b1 &
1#
b1 %
#2414618
b0 &
b0 %
0#
0$
#4500012
