<stg><name>dct</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="10" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %input_r) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i16]* %output_r) nounwind, !map !25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dct_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="64">
<![CDATA[
:3  %buf_2d_in = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="buf_2d_in"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="64">
<![CDATA[
:4  %buf_2d_out = alloca [64 x i16], align 2

]]></Node>
<StgValue><ssdm name="buf_2d_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %r_0_i = phi i4 [ 0, %0 ], [ %r, %RD_Loop_Row_end ]

]]></Node>
<StgValue><ssdm name="r_0_i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln57 = icmp eq i4 %r_0_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %r = add i4 %r_0_i, 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln57, label %read_data.exit, label %RD_Loop_Row_begin

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
RD_Loop_Row_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln57"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
RD_Loop_Row_begin:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="4">
<![CDATA[
RD_Loop_Row_begin:2  %trunc_ln60 = trunc i4 %r_0_i to i3

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
RD_Loop_Row_begin:3  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln60, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
RD_Loop_Row_begin:4  %tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_0_i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="7">
<![CDATA[
RD_Loop_Row_begin:5  %zext_ln59_1 = zext i7 %tmp_9 to i8

]]></Node>
<StgValue><ssdm name="zext_ln59_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
RD_Loop_Row_begin:6  br label %2

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15">
<![CDATA[
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind

]]></Node>
<StgValue><ssdm name="call_ln85"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %c_0_i = phi i4 [ 0, %RD_Loop_Row_begin ], [ %c, %3 ]

]]></Node>
<StgValue><ssdm name="c_0_i"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="4">
<![CDATA[
:1  %zext_ln59 = zext i4 %c_0_i to i6

]]></Node>
<StgValue><ssdm name="zext_ln59"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln59 = icmp eq i4 %c_0_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %c = add i4 %c_0_i, 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln59, label %RD_Loop_Row_end, label %3

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %add_ln60 = add i6 %zext_ln59, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="6">
<![CDATA[
:2  %zext_ln60 = zext i6 %add_ln60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %input_addr = getelementptr [64 x i16]* %input_r, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="6">
<![CDATA[
:4  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="4">
<![CDATA[
:5  %zext_ln60_1 = zext i4 %c_0_i to i8

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %add_ln60_1 = add i8 %zext_ln59_1, %zext_ln60_1

]]></Node>
<StgValue><ssdm name="add_ln60_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
RD_Loop_Row_end:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
RD_Loop_Row_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="6">
<![CDATA[
:4  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln60"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="8">
<![CDATA[
:7  %zext_ln60_2 = zext i8 %add_ln60_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln60_2"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %buf_2d_in_addr = getelementptr [64 x i16]* %buf_2d_in, i64 0, i64 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="buf_2d_in_addr"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:9  store i16 %input_load, i16* %buf_2d_in_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %2

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="15">
<![CDATA[
read_data.exit:0  call fastcc void @dct_2d([64 x i16]* %buf_2d_in, [64 x i16]* %buf_2d_out) nounwind

]]></Node>
<StgValue><ssdm name="call_ln85"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
read_data.exit:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %r_0_i2 = phi i4 [ 0, %read_data.exit ], [ %r_1, %WR_Loop_Row_end ]

]]></Node>
<StgValue><ssdm name="r_0_i2"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln69 = icmp eq i4 %r_0_i2, -8

]]></Node>
<StgValue><ssdm name="icmp_ln69"/></StgValue>
</operation>

<operation id="54" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="55" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %r_1 = add i4 %r_0_i2, 1

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln69, label %write_data.exit, label %WR_Loop_Row_begin

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
WR_Loop_Row_begin:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln69"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
WR_Loop_Row_begin:1  %tmp_i3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
WR_Loop_Row_begin:2  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %r_0_i2, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="7">
<![CDATA[
WR_Loop_Row_begin:3  %zext_ln72 = zext i7 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="zext_ln72"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="4">
<![CDATA[
WR_Loop_Row_begin:4  %trunc_ln72 = trunc i4 %r_0_i2 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln72"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
WR_Loop_Row_begin:5  %shl_ln1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln72, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
WR_Loop_Row_begin:6  br label %5

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0">
<![CDATA[
write_data.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln89"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %c_0_i4 = phi i4 [ 0, %WR_Loop_Row_begin ], [ %c_1, %6 ]

]]></Node>
<StgValue><ssdm name="c_0_i4"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="4">
<![CDATA[
:1  %zext_ln71 = zext i4 %c_0_i4 to i6

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln71 = icmp eq i4 %c_0_i4, -8

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %c_1 = add i4 %c_0_i4, 1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln71, label %WR_Loop_Row_end, label %6

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4">
<![CDATA[
:1  %zext_ln72_1 = zext i4 %c_0_i4 to i8

]]></Node>
<StgValue><ssdm name="zext_ln72_1"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %add_ln72_1 = add i8 %zext_ln72, %zext_ln72_1

]]></Node>
<StgValue><ssdm name="add_ln72_1"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
:3  %zext_ln72_3 = zext i8 %add_ln72_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln72_3"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %zext_ln72_3

]]></Node>
<StgValue><ssdm name="buf_2d_out_addr"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="6">
<![CDATA[
:5  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_2d_out_load"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %add_ln72 = add i6 %zext_ln71, %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
WR_Loop_Row_end:0  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp_i3) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
WR_Loop_Row_end:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln69"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="79" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="6">
<![CDATA[
:5  %buf_2d_out_load = load i16* %buf_2d_out_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_2d_out_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str11) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="6">
<![CDATA[
:7  %zext_ln72_2 = zext i6 %add_ln72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln72_2"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %output_addr = getelementptr [64 x i16]* %output_r, i64 0, i64 %zext_ln72_2

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
:9  store i16 %buf_2d_out_load, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %5

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="101" name="input_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="102" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="103" name="dct_coeff_table" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="105" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="104" toId="11">
</dataflow>
<dataflow id="106" from="input_r" to="specbitsmap_ln0" fromId="101" toId="11">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="104" toId="12">
</dataflow>
<dataflow id="108" from="output_r" to="specbitsmap_ln0" fromId="102" toId="12">
</dataflow>
<dataflow id="110" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="109" toId="13">
</dataflow>
<dataflow id="112" from="dct_str" to="spectopmodule_ln0" fromId="111" toId="13">
</dataflow>
<dataflow id="114" from="StgValue_113" to="buf_2d_in" fromId="113" toId="14">
</dataflow>
<dataflow id="115" from="StgValue_113" to="buf_2d_out" fromId="113" toId="15">
</dataflow>
<dataflow id="117" from="StgValue_116" to="r_0_i" fromId="116" toId="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="118" from="br_ln57" to="r_0_i" fromId="16" toId="17">
</dataflow>
<dataflow id="119" from="r" to="r_0_i" fromId="20" toId="17">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="120" from="br_ln57" to="r_0_i" fromId="43" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="121" from="r_0_i" to="icmp_ln57" fromId="17" toId="18">
</dataflow>
<dataflow id="123" from="StgValue_122" to="icmp_ln57" fromId="122" toId="18">
</dataflow>
<dataflow id="125" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="124" toId="19">
</dataflow>
<dataflow id="127" from="StgValue_126" to="empty" fromId="126" toId="19">
</dataflow>
<dataflow id="128" from="StgValue_126" to="empty" fromId="126" toId="19">
</dataflow>
<dataflow id="129" from="StgValue_126" to="empty" fromId="126" toId="19">
</dataflow>
<dataflow id="130" from="r_0_i" to="r" fromId="17" toId="20">
</dataflow>
<dataflow id="132" from="StgValue_131" to="r" fromId="131" toId="20">
</dataflow>
<dataflow id="133" from="icmp_ln57" to="br_ln57" fromId="18" toId="21">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecLoopName" to="specloopname_ln57" fromId="134" toId="22">
</dataflow>
<dataflow id="137" from="p_str8" to="specloopname_ln57" fromId="136" toId="22">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecRegionBegin" to="tmp_i" fromId="138" toId="23">
</dataflow>
<dataflow id="140" from="p_str8" to="tmp_i" fromId="136" toId="23">
</dataflow>
<dataflow id="141" from="r_0_i" to="trunc_ln60" fromId="17" toId="24">
</dataflow>
<dataflow id="143" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln" fromId="142" toId="25">
</dataflow>
<dataflow id="144" from="trunc_ln60" to="shl_ln" fromId="24" toId="25">
</dataflow>
<dataflow id="146" from="StgValue_145" to="shl_ln" fromId="145" toId="25">
</dataflow>
<dataflow id="148" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_9" fromId="147" toId="26">
</dataflow>
<dataflow id="149" from="r_0_i" to="tmp_9" fromId="17" toId="26">
</dataflow>
<dataflow id="150" from="StgValue_145" to="tmp_9" fromId="145" toId="26">
</dataflow>
<dataflow id="151" from="tmp_9" to="zext_ln59_1" fromId="26" toId="27">
</dataflow>
<dataflow id="153" from="dct_2d" to="call_ln85" fromId="152" toId="29">
</dataflow>
<dataflow id="154" from="buf_2d_in" to="call_ln85" fromId="14" toId="29">
</dataflow>
<dataflow id="155" from="buf_2d_out" to="call_ln85" fromId="15" toId="29">
</dataflow>
<dataflow id="156" from="dct_coeff_table" to="call_ln85" fromId="103" toId="29">
</dataflow>
<dataflow id="157" from="StgValue_116" to="c_0_i" fromId="116" toId="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="158" from="br_ln59" to="c_0_i" fromId="28" toId="30">
</dataflow>
<dataflow id="159" from="c" to="c_0_i" fromId="34" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="160" from="br_ln59" to="c_0_i" fromId="49" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="161" from="c_0_i" to="zext_ln59" fromId="30" toId="31">
</dataflow>
<dataflow id="162" from="c_0_i" to="icmp_ln59" fromId="30" toId="32">
</dataflow>
<dataflow id="163" from="StgValue_122" to="icmp_ln59" fromId="122" toId="32">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecLoopTripCount" to="empty_14" fromId="124" toId="33">
</dataflow>
<dataflow id="165" from="StgValue_126" to="empty_14" fromId="126" toId="33">
</dataflow>
<dataflow id="166" from="StgValue_126" to="empty_14" fromId="126" toId="33">
</dataflow>
<dataflow id="167" from="StgValue_126" to="empty_14" fromId="126" toId="33">
</dataflow>
<dataflow id="168" from="c_0_i" to="c" fromId="30" toId="34">
</dataflow>
<dataflow id="169" from="StgValue_131" to="c" fromId="131" toId="34">
</dataflow>
<dataflow id="170" from="icmp_ln59" to="br_ln59" fromId="32" toId="35">
</dataflow>
<dataflow id="171" from="zext_ln59" to="add_ln60" fromId="31" toId="36">
</dataflow>
<dataflow id="172" from="shl_ln" to="add_ln60" fromId="25" toId="36">
</dataflow>
<dataflow id="173" from="add_ln60" to="zext_ln60" fromId="36" toId="37">
</dataflow>
<dataflow id="174" from="input_r" to="input_addr" fromId="101" toId="38">
</dataflow>
<dataflow id="176" from="StgValue_175" to="input_addr" fromId="175" toId="38">
</dataflow>
<dataflow id="177" from="zext_ln60" to="input_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="178" from="input_addr" to="input_load" fromId="38" toId="39">
</dataflow>
<dataflow id="179" from="c_0_i" to="zext_ln60_1" fromId="30" toId="40">
</dataflow>
<dataflow id="180" from="zext_ln59_1" to="add_ln60_1" fromId="27" toId="41">
</dataflow>
<dataflow id="181" from="zext_ln60_1" to="add_ln60_1" fromId="40" toId="41">
</dataflow>
<dataflow id="183" from="_ssdm_op_SpecRegionEnd" to="empty_15" fromId="182" toId="42">
</dataflow>
<dataflow id="184" from="p_str8" to="empty_15" fromId="136" toId="42">
</dataflow>
<dataflow id="185" from="tmp_i" to="empty_15" fromId="23" toId="42">
</dataflow>
<dataflow id="186" from="input_addr" to="input_load" fromId="38" toId="44">
</dataflow>
<dataflow id="187" from="_ssdm_op_SpecLoopName" to="specloopname_ln60" fromId="134" toId="45">
</dataflow>
<dataflow id="189" from="p_str9" to="specloopname_ln60" fromId="188" toId="45">
</dataflow>
<dataflow id="190" from="add_ln60_1" to="zext_ln60_2" fromId="41" toId="46">
</dataflow>
<dataflow id="191" from="buf_2d_in" to="buf_2d_in_addr" fromId="14" toId="47">
</dataflow>
<dataflow id="192" from="StgValue_175" to="buf_2d_in_addr" fromId="175" toId="47">
</dataflow>
<dataflow id="193" from="zext_ln60_2" to="buf_2d_in_addr" fromId="46" toId="47">
</dataflow>
<dataflow id="194" from="input_load" to="store_ln60" fromId="44" toId="48">
</dataflow>
<dataflow id="195" from="buf_2d_in_addr" to="store_ln60" fromId="47" toId="48">
</dataflow>
<dataflow id="196" from="dct_2d" to="call_ln85" fromId="152" toId="50">
</dataflow>
<dataflow id="197" from="buf_2d_in" to="call_ln85" fromId="14" toId="50">
</dataflow>
<dataflow id="198" from="buf_2d_out" to="call_ln85" fromId="15" toId="50">
</dataflow>
<dataflow id="199" from="dct_coeff_table" to="call_ln85" fromId="103" toId="50">
</dataflow>
<dataflow id="200" from="StgValue_116" to="r_0_i2" fromId="116" toId="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="201" from="br_ln69" to="r_0_i2" fromId="51" toId="52">
</dataflow>
<dataflow id="202" from="r_1" to="r_0_i2" fromId="55" toId="52">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="203" from="br_ln69" to="r_0_i2" fromId="78" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="204" from="r_0_i2" to="icmp_ln69" fromId="52" toId="53">
</dataflow>
<dataflow id="205" from="StgValue_122" to="icmp_ln69" fromId="122" toId="53">
</dataflow>
<dataflow id="206" from="_ssdm_op_SpecLoopTripCount" to="empty_16" fromId="124" toId="54">
</dataflow>
<dataflow id="207" from="StgValue_126" to="empty_16" fromId="126" toId="54">
</dataflow>
<dataflow id="208" from="StgValue_126" to="empty_16" fromId="126" toId="54">
</dataflow>
<dataflow id="209" from="StgValue_126" to="empty_16" fromId="126" toId="54">
</dataflow>
<dataflow id="210" from="r_0_i2" to="r_1" fromId="52" toId="55">
</dataflow>
<dataflow id="211" from="StgValue_131" to="r_1" fromId="131" toId="55">
</dataflow>
<dataflow id="212" from="icmp_ln69" to="br_ln69" fromId="53" toId="56">
</dataflow>
<dataflow id="213" from="_ssdm_op_SpecLoopName" to="specloopname_ln69" fromId="134" toId="57">
</dataflow>
<dataflow id="215" from="p_str10" to="specloopname_ln69" fromId="214" toId="57">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecRegionBegin" to="tmp_i3" fromId="138" toId="58">
</dataflow>
<dataflow id="217" from="p_str10" to="tmp_i3" fromId="214" toId="58">
</dataflow>
<dataflow id="218" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_s" fromId="147" toId="59">
</dataflow>
<dataflow id="219" from="r_0_i2" to="tmp_s" fromId="52" toId="59">
</dataflow>
<dataflow id="220" from="StgValue_145" to="tmp_s" fromId="145" toId="59">
</dataflow>
<dataflow id="221" from="tmp_s" to="zext_ln72" fromId="59" toId="60">
</dataflow>
<dataflow id="222" from="r_0_i2" to="trunc_ln72" fromId="52" toId="61">
</dataflow>
<dataflow id="223" from="_ssdm_op_BitConcatenate.i6.i3.i3" to="shl_ln1" fromId="142" toId="62">
</dataflow>
<dataflow id="224" from="trunc_ln72" to="shl_ln1" fromId="61" toId="62">
</dataflow>
<dataflow id="225" from="StgValue_145" to="shl_ln1" fromId="145" toId="62">
</dataflow>
<dataflow id="226" from="StgValue_116" to="c_0_i4" fromId="116" toId="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln69" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="227" from="br_ln71" to="c_0_i4" fromId="63" toId="65">
</dataflow>
<dataflow id="228" from="c_1" to="c_0_i4" fromId="69" toId="65">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="229" from="br_ln71" to="c_0_i4" fromId="84" toId="65">
<BackEdge/>
</dataflow>
<dataflow id="230" from="c_0_i4" to="zext_ln71" fromId="65" toId="66">
</dataflow>
<dataflow id="231" from="c_0_i4" to="icmp_ln71" fromId="65" toId="67">
</dataflow>
<dataflow id="232" from="StgValue_122" to="icmp_ln71" fromId="122" toId="67">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecLoopTripCount" to="empty_17" fromId="124" toId="68">
</dataflow>
<dataflow id="234" from="StgValue_126" to="empty_17" fromId="126" toId="68">
</dataflow>
<dataflow id="235" from="StgValue_126" to="empty_17" fromId="126" toId="68">
</dataflow>
<dataflow id="236" from="StgValue_126" to="empty_17" fromId="126" toId="68">
</dataflow>
<dataflow id="237" from="c_0_i4" to="c_1" fromId="65" toId="69">
</dataflow>
<dataflow id="238" from="StgValue_131" to="c_1" fromId="131" toId="69">
</dataflow>
<dataflow id="239" from="icmp_ln71" to="br_ln71" fromId="67" toId="70">
</dataflow>
<dataflow id="240" from="c_0_i4" to="zext_ln72_1" fromId="65" toId="71">
</dataflow>
<dataflow id="241" from="zext_ln72" to="add_ln72_1" fromId="60" toId="72">
</dataflow>
<dataflow id="242" from="zext_ln72_1" to="add_ln72_1" fromId="71" toId="72">
</dataflow>
<dataflow id="243" from="add_ln72_1" to="zext_ln72_3" fromId="72" toId="73">
</dataflow>
<dataflow id="244" from="buf_2d_out" to="buf_2d_out_addr" fromId="15" toId="74">
</dataflow>
<dataflow id="245" from="StgValue_175" to="buf_2d_out_addr" fromId="175" toId="74">
</dataflow>
<dataflow id="246" from="zext_ln72_3" to="buf_2d_out_addr" fromId="73" toId="74">
</dataflow>
<dataflow id="247" from="buf_2d_out_addr" to="buf_2d_out_load" fromId="74" toId="75">
</dataflow>
<dataflow id="248" from="zext_ln71" to="add_ln72" fromId="66" toId="76">
</dataflow>
<dataflow id="249" from="shl_ln1" to="add_ln72" fromId="62" toId="76">
</dataflow>
<dataflow id="250" from="_ssdm_op_SpecRegionEnd" to="empty_18" fromId="182" toId="77">
</dataflow>
<dataflow id="251" from="p_str10" to="empty_18" fromId="214" toId="77">
</dataflow>
<dataflow id="252" from="tmp_i3" to="empty_18" fromId="58" toId="77">
</dataflow>
<dataflow id="253" from="buf_2d_out_addr" to="buf_2d_out_load" fromId="74" toId="79">
</dataflow>
<dataflow id="254" from="_ssdm_op_SpecLoopName" to="specloopname_ln72" fromId="134" toId="80">
</dataflow>
<dataflow id="256" from="p_str11" to="specloopname_ln72" fromId="255" toId="80">
</dataflow>
<dataflow id="257" from="add_ln72" to="zext_ln72_2" fromId="76" toId="81">
</dataflow>
<dataflow id="258" from="output_r" to="output_addr" fromId="102" toId="82">
</dataflow>
<dataflow id="259" from="StgValue_175" to="output_addr" fromId="175" toId="82">
</dataflow>
<dataflow id="260" from="zext_ln72_2" to="output_addr" fromId="81" toId="82">
</dataflow>
<dataflow id="261" from="buf_2d_out_load" to="store_ln72" fromId="79" toId="83">
</dataflow>
<dataflow id="262" from="output_addr" to="store_ln72" fromId="82" toId="83">
</dataflow>
<dataflow id="263" from="icmp_ln57" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="264" from="icmp_ln59" to="StgValue_3" fromId="32" toId="3">
</dataflow>
<dataflow id="265" from="icmp_ln69" to="StgValue_7" fromId="53" toId="7">
</dataflow>
<dataflow id="266" from="icmp_ln71" to="StgValue_8" fromId="67" toId="8">
</dataflow>
</dataflows>


</stg>
