<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › intel › e1000e › hw.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>hw.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*******************************************************************************</span>

<span class="cm">  Intel PRO/1000 Linux driver</span>
<span class="cm">  Copyright(c) 1999 - 2012 Intel Corporation.</span>

<span class="cm">  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm">  under the terms and conditions of the GNU General Public License,</span>
<span class="cm">  version 2, as published by the Free Software Foundation.</span>

<span class="cm">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm">  more details.</span>

<span class="cm">  You should have received a copy of the GNU General Public License along with</span>
<span class="cm">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>

<span class="cm">  The full GNU General Public License is included in this distribution in</span>
<span class="cm">  the file called &quot;COPYING&quot;.</span>

<span class="cm">  Contact Information:</span>
<span class="cm">  Linux NICS &lt;linux.nics@intel.com&gt;</span>
<span class="cm">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<span class="cm">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>

<span class="cm">*******************************************************************************/</span>

<span class="cp">#ifndef _E1000_HW_H_</span>
<span class="cp">#define _E1000_HW_H_</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="k">struct</span> <span class="n">e1000_hw</span><span class="p">;</span>
<span class="k">struct</span> <span class="n">e1000_adapter</span><span class="p">;</span>

<span class="cp">#include &quot;defines.h&quot;</span>

<span class="k">enum</span> <span class="n">e1e_registers</span> <span class="p">{</span>
	<span class="n">E1000_CTRL</span>     <span class="o">=</span> <span class="mh">0x00000</span><span class="p">,</span> <span class="cm">/* Device Control - RW */</span>
	<span class="n">E1000_STATUS</span>   <span class="o">=</span> <span class="mh">0x00008</span><span class="p">,</span> <span class="cm">/* Device Status - RO */</span>
	<span class="n">E1000_EECD</span>     <span class="o">=</span> <span class="mh">0x00010</span><span class="p">,</span> <span class="cm">/* EEPROM/Flash Control - RW */</span>
	<span class="n">E1000_EERD</span>     <span class="o">=</span> <span class="mh">0x00014</span><span class="p">,</span> <span class="cm">/* EEPROM Read - RW */</span>
	<span class="n">E1000_CTRL_EXT</span> <span class="o">=</span> <span class="mh">0x00018</span><span class="p">,</span> <span class="cm">/* Extended Device Control - RW */</span>
	<span class="n">E1000_FLA</span>      <span class="o">=</span> <span class="mh">0x0001C</span><span class="p">,</span> <span class="cm">/* Flash Access - RW */</span>
	<span class="n">E1000_MDIC</span>     <span class="o">=</span> <span class="mh">0x00020</span><span class="p">,</span> <span class="cm">/* MDI Control - RW */</span>
	<span class="n">E1000_SCTL</span>     <span class="o">=</span> <span class="mh">0x00024</span><span class="p">,</span> <span class="cm">/* SerDes Control - RW */</span>
	<span class="n">E1000_FCAL</span>     <span class="o">=</span> <span class="mh">0x00028</span><span class="p">,</span> <span class="cm">/* Flow Control Address Low - RW */</span>
	<span class="n">E1000_FCAH</span>     <span class="o">=</span> <span class="mh">0x0002C</span><span class="p">,</span> <span class="cm">/* Flow Control Address High -RW */</span>
	<span class="n">E1000_FEXTNVM4</span> <span class="o">=</span> <span class="mh">0x00024</span><span class="p">,</span> <span class="cm">/* Future Extended NVM 4 - RW */</span>
	<span class="n">E1000_FEXTNVM</span>  <span class="o">=</span> <span class="mh">0x00028</span><span class="p">,</span> <span class="cm">/* Future Extended NVM - RW */</span>
	<span class="n">E1000_FCT</span>      <span class="o">=</span> <span class="mh">0x00030</span><span class="p">,</span> <span class="cm">/* Flow Control Type - RW */</span>
	<span class="n">E1000_VET</span>      <span class="o">=</span> <span class="mh">0x00038</span><span class="p">,</span> <span class="cm">/* VLAN Ether Type - RW */</span>
	<span class="n">E1000_FEXTNVM3</span> <span class="o">=</span> <span class="mh">0x0003C</span><span class="p">,</span> <span class="cm">/* Future Extended NVM 3 - RW */</span>
	<span class="n">E1000_ICR</span>      <span class="o">=</span> <span class="mh">0x000C0</span><span class="p">,</span> <span class="cm">/* Interrupt Cause Read - R/clr */</span>
	<span class="n">E1000_ITR</span>      <span class="o">=</span> <span class="mh">0x000C4</span><span class="p">,</span> <span class="cm">/* Interrupt Throttling Rate - RW */</span>
	<span class="n">E1000_ICS</span>      <span class="o">=</span> <span class="mh">0x000C8</span><span class="p">,</span> <span class="cm">/* Interrupt Cause Set - WO */</span>
	<span class="n">E1000_IMS</span>      <span class="o">=</span> <span class="mh">0x000D0</span><span class="p">,</span> <span class="cm">/* Interrupt Mask Set - RW */</span>
	<span class="n">E1000_IMC</span>      <span class="o">=</span> <span class="mh">0x000D8</span><span class="p">,</span> <span class="cm">/* Interrupt Mask Clear - WO */</span>
	<span class="n">E1000_EIAC_82574</span> <span class="o">=</span> <span class="mh">0x000DC</span><span class="p">,</span> <span class="cm">/* Ext. Interrupt Auto Clear - RW */</span>
	<span class="n">E1000_IAM</span>      <span class="o">=</span> <span class="mh">0x000E0</span><span class="p">,</span> <span class="cm">/* Interrupt Acknowledge Auto Mask */</span>
	<span class="n">E1000_IVAR</span>     <span class="o">=</span> <span class="mh">0x000E4</span><span class="p">,</span> <span class="cm">/* Interrupt Vector Allocation - RW */</span>
	<span class="n">E1000_EITR_82574_BASE</span> <span class="o">=</span> <span class="mh">0x000E8</span><span class="p">,</span> <span class="cm">/* Interrupt Throttling - RW */</span>
<span class="cp">#define E1000_EITR_82574(_n) (E1000_EITR_82574_BASE + (_n &lt;&lt; 2))</span>
	<span class="n">E1000_RCTL</span>     <span class="o">=</span> <span class="mh">0x00100</span><span class="p">,</span> <span class="cm">/* Rx Control - RW */</span>
	<span class="n">E1000_FCTTV</span>    <span class="o">=</span> <span class="mh">0x00170</span><span class="p">,</span> <span class="cm">/* Flow Control Transmit Timer Value - RW */</span>
	<span class="n">E1000_TXCW</span>     <span class="o">=</span> <span class="mh">0x00178</span><span class="p">,</span> <span class="cm">/* Tx Configuration Word - RW */</span>
	<span class="n">E1000_RXCW</span>     <span class="o">=</span> <span class="mh">0x00180</span><span class="p">,</span> <span class="cm">/* Rx Configuration Word - RO */</span>
	<span class="n">E1000_TCTL</span>     <span class="o">=</span> <span class="mh">0x00400</span><span class="p">,</span> <span class="cm">/* Tx Control - RW */</span>
	<span class="n">E1000_TCTL_EXT</span> <span class="o">=</span> <span class="mh">0x00404</span><span class="p">,</span> <span class="cm">/* Extended Tx Control - RW */</span>
	<span class="n">E1000_TIPG</span>     <span class="o">=</span> <span class="mh">0x00410</span><span class="p">,</span> <span class="cm">/* Tx Inter-packet gap -RW */</span>
	<span class="n">E1000_AIT</span>      <span class="o">=</span> <span class="mh">0x00458</span><span class="p">,</span> <span class="cm">/* Adaptive Interframe Spacing Throttle -RW */</span>
	<span class="n">E1000_LEDCTL</span>   <span class="o">=</span> <span class="mh">0x00E00</span><span class="p">,</span> <span class="cm">/* LED Control - RW */</span>
	<span class="n">E1000_EXTCNF_CTRL</span>  <span class="o">=</span> <span class="mh">0x00F00</span><span class="p">,</span> <span class="cm">/* Extended Configuration Control */</span>
	<span class="n">E1000_EXTCNF_SIZE</span>  <span class="o">=</span> <span class="mh">0x00F08</span><span class="p">,</span> <span class="cm">/* Extended Configuration Size */</span>
	<span class="n">E1000_PHY_CTRL</span>     <span class="o">=</span> <span class="mh">0x00F10</span><span class="p">,</span> <span class="cm">/* PHY Control Register in CSR */</span>
<span class="cp">#define E1000_POEMB	E1000_PHY_CTRL	</span><span class="cm">/* PHY OEM Bits */</span><span class="cp"></span>
	<span class="n">E1000_PBA</span>      <span class="o">=</span> <span class="mh">0x01000</span><span class="p">,</span> <span class="cm">/* Packet Buffer Allocation - RW */</span>
	<span class="n">E1000_PBS</span>      <span class="o">=</span> <span class="mh">0x01008</span><span class="p">,</span> <span class="cm">/* Packet Buffer Size */</span>
	<span class="n">E1000_EEMNGCTL</span> <span class="o">=</span> <span class="mh">0x01010</span><span class="p">,</span> <span class="cm">/* MNG EEprom Control */</span>
	<span class="n">E1000_EEWR</span>     <span class="o">=</span> <span class="mh">0x0102C</span><span class="p">,</span> <span class="cm">/* EEPROM Write Register - RW */</span>
	<span class="n">E1000_FLOP</span>     <span class="o">=</span> <span class="mh">0x0103C</span><span class="p">,</span> <span class="cm">/* FLASH Opcode Register */</span>
	<span class="n">E1000_PBA_ECC</span>  <span class="o">=</span> <span class="mh">0x01100</span><span class="p">,</span> <span class="cm">/* PBA ECC Register */</span>
	<span class="n">E1000_ERT</span>      <span class="o">=</span> <span class="mh">0x02008</span><span class="p">,</span> <span class="cm">/* Early Rx Threshold - RW */</span>
	<span class="n">E1000_FCRTL</span>    <span class="o">=</span> <span class="mh">0x02160</span><span class="p">,</span> <span class="cm">/* Flow Control Receive Threshold Low - RW */</span>
	<span class="n">E1000_FCRTH</span>    <span class="o">=</span> <span class="mh">0x02168</span><span class="p">,</span> <span class="cm">/* Flow Control Receive Threshold High - RW */</span>
	<span class="n">E1000_PSRCTL</span>   <span class="o">=</span> <span class="mh">0x02170</span><span class="p">,</span> <span class="cm">/* Packet Split Receive Control - RW */</span>
<span class="cm">/*</span>
<span class="cm"> * Convenience macros</span>
<span class="cm"> *</span>
<span class="cm"> * Note: &quot;_n&quot; is the queue number of the register to be written to.</span>
<span class="cm"> *</span>
<span class="cm"> * Example usage:</span>
<span class="cm"> * E1000_RDBAL(current_rx_queue)</span>
<span class="cm"> */</span>
	<span class="n">E1000_RDBAL_BASE</span> <span class="o">=</span> <span class="mh">0x02800</span><span class="p">,</span> <span class="cm">/* Rx Descriptor Base Address Low - RW */</span>
<span class="cp">#define E1000_RDBAL(_n)	(E1000_RDBAL_BASE + (_n &lt;&lt; 8))</span>
	<span class="n">E1000_RDBAH_BASE</span> <span class="o">=</span> <span class="mh">0x02804</span><span class="p">,</span> <span class="cm">/* Rx Descriptor Base Address High - RW */</span>
<span class="cp">#define E1000_RDBAH(_n)	(E1000_RDBAH_BASE + (_n &lt;&lt; 8))</span>
	<span class="n">E1000_RDLEN_BASE</span> <span class="o">=</span> <span class="mh">0x02808</span><span class="p">,</span> <span class="cm">/* Rx Descriptor Length - RW */</span>
<span class="cp">#define E1000_RDLEN(_n)	(E1000_RDLEN_BASE + (_n &lt;&lt; 8))</span>
	<span class="n">E1000_RDH_BASE</span> <span class="o">=</span> <span class="mh">0x02810</span><span class="p">,</span> <span class="cm">/* Rx Descriptor Head - RW */</span>
<span class="cp">#define E1000_RDH(_n)	(E1000_RDH_BASE + (_n &lt;&lt; 8))</span>
	<span class="n">E1000_RDT_BASE</span> <span class="o">=</span> <span class="mh">0x02818</span><span class="p">,</span> <span class="cm">/* Rx Descriptor Tail - RW */</span>
<span class="cp">#define E1000_RDT(_n)	(E1000_RDT_BASE + (_n &lt;&lt; 8))</span>
	<span class="n">E1000_RDTR</span>     <span class="o">=</span> <span class="mh">0x02820</span><span class="p">,</span> <span class="cm">/* Rx Delay Timer - RW */</span>
	<span class="n">E1000_RXDCTL_BASE</span> <span class="o">=</span> <span class="mh">0x02828</span><span class="p">,</span> <span class="cm">/* Rx Descriptor Control - RW */</span>
<span class="cp">#define E1000_RXDCTL(_n)   (E1000_RXDCTL_BASE + (_n &lt;&lt; 8))</span>
	<span class="n">E1000_RADV</span>     <span class="o">=</span> <span class="mh">0x0282C</span><span class="p">,</span> <span class="cm">/* Rx Interrupt Absolute Delay Timer - RW */</span>

	<span class="n">E1000_KABGTXD</span>  <span class="o">=</span> <span class="mh">0x03004</span><span class="p">,</span> <span class="cm">/* AFE Band Gap Transmit Ref Data */</span>
	<span class="n">E1000_TDBAL_BASE</span> <span class="o">=</span> <span class="mh">0x03800</span><span class="p">,</span> <span class="cm">/* Tx Descriptor Base Address Low - RW */</span>
<span class="cp">#define E1000_TDBAL(_n)	(E1000_TDBAL_BASE + (_n &lt;&lt; 8))</span>
	<span class="n">E1000_TDBAH_BASE</span> <span class="o">=</span> <span class="mh">0x03804</span><span class="p">,</span> <span class="cm">/* Tx Descriptor Base Address High - RW */</span>
<span class="cp">#define E1000_TDBAH(_n)	(E1000_TDBAH_BASE + (_n &lt;&lt; 8))</span>
	<span class="n">E1000_TDLEN_BASE</span> <span class="o">=</span> <span class="mh">0x03808</span><span class="p">,</span> <span class="cm">/* Tx Descriptor Length - RW */</span>
<span class="cp">#define E1000_TDLEN(_n)	(E1000_TDLEN_BASE + (_n &lt;&lt; 8))</span>
	<span class="n">E1000_TDH_BASE</span> <span class="o">=</span> <span class="mh">0x03810</span><span class="p">,</span> <span class="cm">/* Tx Descriptor Head - RW */</span>
<span class="cp">#define E1000_TDH(_n)	(E1000_TDH_BASE + (_n &lt;&lt; 8))</span>
	<span class="n">E1000_TDT_BASE</span> <span class="o">=</span> <span class="mh">0x03818</span><span class="p">,</span> <span class="cm">/* Tx Descriptor Tail - RW */</span>
<span class="cp">#define E1000_TDT(_n)	(E1000_TDT_BASE + (_n &lt;&lt; 8))</span>
	<span class="n">E1000_TIDV</span>     <span class="o">=</span> <span class="mh">0x03820</span><span class="p">,</span> <span class="cm">/* Tx Interrupt Delay Value - RW */</span>
	<span class="n">E1000_TXDCTL_BASE</span> <span class="o">=</span> <span class="mh">0x03828</span><span class="p">,</span> <span class="cm">/* Tx Descriptor Control - RW */</span>
<span class="cp">#define E1000_TXDCTL(_n)   (E1000_TXDCTL_BASE + (_n &lt;&lt; 8))</span>
	<span class="n">E1000_TADV</span>     <span class="o">=</span> <span class="mh">0x0382C</span><span class="p">,</span> <span class="cm">/* Tx Interrupt Absolute Delay Val - RW */</span>
	<span class="n">E1000_TARC_BASE</span> <span class="o">=</span> <span class="mh">0x03840</span><span class="p">,</span> <span class="cm">/* Tx Arbitration Count (0) */</span>
<span class="cp">#define E1000_TARC(_n)   (E1000_TARC_BASE + (_n &lt;&lt; 8))</span>
	<span class="n">E1000_CRCERRS</span>  <span class="o">=</span> <span class="mh">0x04000</span><span class="p">,</span> <span class="cm">/* CRC Error Count - R/clr */</span>
	<span class="n">E1000_ALGNERRC</span> <span class="o">=</span> <span class="mh">0x04004</span><span class="p">,</span> <span class="cm">/* Alignment Error Count - R/clr */</span>
	<span class="n">E1000_SYMERRS</span>  <span class="o">=</span> <span class="mh">0x04008</span><span class="p">,</span> <span class="cm">/* Symbol Error Count - R/clr */</span>
	<span class="n">E1000_RXERRC</span>   <span class="o">=</span> <span class="mh">0x0400C</span><span class="p">,</span> <span class="cm">/* Receive Error Count - R/clr */</span>
	<span class="n">E1000_MPC</span>      <span class="o">=</span> <span class="mh">0x04010</span><span class="p">,</span> <span class="cm">/* Missed Packet Count - R/clr */</span>
	<span class="n">E1000_SCC</span>      <span class="o">=</span> <span class="mh">0x04014</span><span class="p">,</span> <span class="cm">/* Single Collision Count - R/clr */</span>
	<span class="n">E1000_ECOL</span>     <span class="o">=</span> <span class="mh">0x04018</span><span class="p">,</span> <span class="cm">/* Excessive Collision Count - R/clr */</span>
	<span class="n">E1000_MCC</span>      <span class="o">=</span> <span class="mh">0x0401C</span><span class="p">,</span> <span class="cm">/* Multiple Collision Count - R/clr */</span>
	<span class="n">E1000_LATECOL</span>  <span class="o">=</span> <span class="mh">0x04020</span><span class="p">,</span> <span class="cm">/* Late Collision Count - R/clr */</span>
	<span class="n">E1000_COLC</span>     <span class="o">=</span> <span class="mh">0x04028</span><span class="p">,</span> <span class="cm">/* Collision Count - R/clr */</span>
	<span class="n">E1000_DC</span>       <span class="o">=</span> <span class="mh">0x04030</span><span class="p">,</span> <span class="cm">/* Defer Count - R/clr */</span>
	<span class="n">E1000_TNCRS</span>    <span class="o">=</span> <span class="mh">0x04034</span><span class="p">,</span> <span class="cm">/* Tx-No CRS - R/clr */</span>
	<span class="n">E1000_SEC</span>      <span class="o">=</span> <span class="mh">0x04038</span><span class="p">,</span> <span class="cm">/* Sequence Error Count - R/clr */</span>
	<span class="n">E1000_CEXTERR</span>  <span class="o">=</span> <span class="mh">0x0403C</span><span class="p">,</span> <span class="cm">/* Carrier Extension Error Count - R/clr */</span>
	<span class="n">E1000_RLEC</span>     <span class="o">=</span> <span class="mh">0x04040</span><span class="p">,</span> <span class="cm">/* Receive Length Error Count - R/clr */</span>
	<span class="n">E1000_XONRXC</span>   <span class="o">=</span> <span class="mh">0x04048</span><span class="p">,</span> <span class="cm">/* XON Rx Count - R/clr */</span>
	<span class="n">E1000_XONTXC</span>   <span class="o">=</span> <span class="mh">0x0404C</span><span class="p">,</span> <span class="cm">/* XON Tx Count - R/clr */</span>
	<span class="n">E1000_XOFFRXC</span>  <span class="o">=</span> <span class="mh">0x04050</span><span class="p">,</span> <span class="cm">/* XOFF Rx Count - R/clr */</span>
	<span class="n">E1000_XOFFTXC</span>  <span class="o">=</span> <span class="mh">0x04054</span><span class="p">,</span> <span class="cm">/* XOFF Tx Count - R/clr */</span>
	<span class="n">E1000_FCRUC</span>    <span class="o">=</span> <span class="mh">0x04058</span><span class="p">,</span> <span class="cm">/* Flow Control Rx Unsupported Count- R/clr */</span>
	<span class="n">E1000_PRC64</span>    <span class="o">=</span> <span class="mh">0x0405C</span><span class="p">,</span> <span class="cm">/* Packets Rx (64 bytes) - R/clr */</span>
	<span class="n">E1000_PRC127</span>   <span class="o">=</span> <span class="mh">0x04060</span><span class="p">,</span> <span class="cm">/* Packets Rx (65-127 bytes) - R/clr */</span>
	<span class="n">E1000_PRC255</span>   <span class="o">=</span> <span class="mh">0x04064</span><span class="p">,</span> <span class="cm">/* Packets Rx (128-255 bytes) - R/clr */</span>
	<span class="n">E1000_PRC511</span>   <span class="o">=</span> <span class="mh">0x04068</span><span class="p">,</span> <span class="cm">/* Packets Rx (255-511 bytes) - R/clr */</span>
	<span class="n">E1000_PRC1023</span>  <span class="o">=</span> <span class="mh">0x0406C</span><span class="p">,</span> <span class="cm">/* Packets Rx (512-1023 bytes) - R/clr */</span>
	<span class="n">E1000_PRC1522</span>  <span class="o">=</span> <span class="mh">0x04070</span><span class="p">,</span> <span class="cm">/* Packets Rx (1024-1522 bytes) - R/clr */</span>
	<span class="n">E1000_GPRC</span>     <span class="o">=</span> <span class="mh">0x04074</span><span class="p">,</span> <span class="cm">/* Good Packets Rx Count - R/clr */</span>
	<span class="n">E1000_BPRC</span>     <span class="o">=</span> <span class="mh">0x04078</span><span class="p">,</span> <span class="cm">/* Broadcast Packets Rx Count - R/clr */</span>
	<span class="n">E1000_MPRC</span>     <span class="o">=</span> <span class="mh">0x0407C</span><span class="p">,</span> <span class="cm">/* Multicast Packets Rx Count - R/clr */</span>
	<span class="n">E1000_GPTC</span>     <span class="o">=</span> <span class="mh">0x04080</span><span class="p">,</span> <span class="cm">/* Good Packets Tx Count - R/clr */</span>
	<span class="n">E1000_GORCL</span>    <span class="o">=</span> <span class="mh">0x04088</span><span class="p">,</span> <span class="cm">/* Good Octets Rx Count Low - R/clr */</span>
	<span class="n">E1000_GORCH</span>    <span class="o">=</span> <span class="mh">0x0408C</span><span class="p">,</span> <span class="cm">/* Good Octets Rx Count High - R/clr */</span>
	<span class="n">E1000_GOTCL</span>    <span class="o">=</span> <span class="mh">0x04090</span><span class="p">,</span> <span class="cm">/* Good Octets Tx Count Low - R/clr */</span>
	<span class="n">E1000_GOTCH</span>    <span class="o">=</span> <span class="mh">0x04094</span><span class="p">,</span> <span class="cm">/* Good Octets Tx Count High - R/clr */</span>
	<span class="n">E1000_RNBC</span>     <span class="o">=</span> <span class="mh">0x040A0</span><span class="p">,</span> <span class="cm">/* Rx No Buffers Count - R/clr */</span>
	<span class="n">E1000_RUC</span>      <span class="o">=</span> <span class="mh">0x040A4</span><span class="p">,</span> <span class="cm">/* Rx Undersize Count - R/clr */</span>
	<span class="n">E1000_RFC</span>      <span class="o">=</span> <span class="mh">0x040A8</span><span class="p">,</span> <span class="cm">/* Rx Fragment Count - R/clr */</span>
	<span class="n">E1000_ROC</span>      <span class="o">=</span> <span class="mh">0x040AC</span><span class="p">,</span> <span class="cm">/* Rx Oversize Count - R/clr */</span>
	<span class="n">E1000_RJC</span>      <span class="o">=</span> <span class="mh">0x040B0</span><span class="p">,</span> <span class="cm">/* Rx Jabber Count - R/clr */</span>
	<span class="n">E1000_MGTPRC</span>   <span class="o">=</span> <span class="mh">0x040B4</span><span class="p">,</span> <span class="cm">/* Management Packets Rx Count - R/clr */</span>
	<span class="n">E1000_MGTPDC</span>   <span class="o">=</span> <span class="mh">0x040B8</span><span class="p">,</span> <span class="cm">/* Management Packets Dropped Count - R/clr */</span>
	<span class="n">E1000_MGTPTC</span>   <span class="o">=</span> <span class="mh">0x040BC</span><span class="p">,</span> <span class="cm">/* Management Packets Tx Count - R/clr */</span>
	<span class="n">E1000_TORL</span>     <span class="o">=</span> <span class="mh">0x040C0</span><span class="p">,</span> <span class="cm">/* Total Octets Rx Low - R/clr */</span>
	<span class="n">E1000_TORH</span>     <span class="o">=</span> <span class="mh">0x040C4</span><span class="p">,</span> <span class="cm">/* Total Octets Rx High - R/clr */</span>
	<span class="n">E1000_TOTL</span>     <span class="o">=</span> <span class="mh">0x040C8</span><span class="p">,</span> <span class="cm">/* Total Octets Tx Low - R/clr */</span>
	<span class="n">E1000_TOTH</span>     <span class="o">=</span> <span class="mh">0x040CC</span><span class="p">,</span> <span class="cm">/* Total Octets Tx High - R/clr */</span>
	<span class="n">E1000_TPR</span>      <span class="o">=</span> <span class="mh">0x040D0</span><span class="p">,</span> <span class="cm">/* Total Packets Rx - R/clr */</span>
	<span class="n">E1000_TPT</span>      <span class="o">=</span> <span class="mh">0x040D4</span><span class="p">,</span> <span class="cm">/* Total Packets Tx - R/clr */</span>
	<span class="n">E1000_PTC64</span>    <span class="o">=</span> <span class="mh">0x040D8</span><span class="p">,</span> <span class="cm">/* Packets Tx (64 bytes) - R/clr */</span>
	<span class="n">E1000_PTC127</span>   <span class="o">=</span> <span class="mh">0x040DC</span><span class="p">,</span> <span class="cm">/* Packets Tx (65-127 bytes) - R/clr */</span>
	<span class="n">E1000_PTC255</span>   <span class="o">=</span> <span class="mh">0x040E0</span><span class="p">,</span> <span class="cm">/* Packets Tx (128-255 bytes) - R/clr */</span>
	<span class="n">E1000_PTC511</span>   <span class="o">=</span> <span class="mh">0x040E4</span><span class="p">,</span> <span class="cm">/* Packets Tx (256-511 bytes) - R/clr */</span>
	<span class="n">E1000_PTC1023</span>  <span class="o">=</span> <span class="mh">0x040E8</span><span class="p">,</span> <span class="cm">/* Packets Tx (512-1023 bytes) - R/clr */</span>
	<span class="n">E1000_PTC1522</span>  <span class="o">=</span> <span class="mh">0x040EC</span><span class="p">,</span> <span class="cm">/* Packets Tx (1024-1522 Bytes) - R/clr */</span>
	<span class="n">E1000_MPTC</span>     <span class="o">=</span> <span class="mh">0x040F0</span><span class="p">,</span> <span class="cm">/* Multicast Packets Tx Count - R/clr */</span>
	<span class="n">E1000_BPTC</span>     <span class="o">=</span> <span class="mh">0x040F4</span><span class="p">,</span> <span class="cm">/* Broadcast Packets Tx Count - R/clr */</span>
	<span class="n">E1000_TSCTC</span>    <span class="o">=</span> <span class="mh">0x040F8</span><span class="p">,</span> <span class="cm">/* TCP Segmentation Context Tx - R/clr */</span>
	<span class="n">E1000_TSCTFC</span>   <span class="o">=</span> <span class="mh">0x040FC</span><span class="p">,</span> <span class="cm">/* TCP Segmentation Context Tx Fail - R/clr */</span>
	<span class="n">E1000_IAC</span>      <span class="o">=</span> <span class="mh">0x04100</span><span class="p">,</span> <span class="cm">/* Interrupt Assertion Count */</span>
	<span class="n">E1000_ICRXPTC</span>  <span class="o">=</span> <span class="mh">0x04104</span><span class="p">,</span> <span class="cm">/* Irq Cause Rx Packet Timer Expire Count */</span>
	<span class="n">E1000_ICRXATC</span>  <span class="o">=</span> <span class="mh">0x04108</span><span class="p">,</span> <span class="cm">/* Irq Cause Rx Abs Timer Expire Count */</span>
	<span class="n">E1000_ICTXPTC</span>  <span class="o">=</span> <span class="mh">0x0410C</span><span class="p">,</span> <span class="cm">/* Irq Cause Tx Packet Timer Expire Count */</span>
	<span class="n">E1000_ICTXATC</span>  <span class="o">=</span> <span class="mh">0x04110</span><span class="p">,</span> <span class="cm">/* Irq Cause Tx Abs Timer Expire Count */</span>
	<span class="n">E1000_ICTXQEC</span>  <span class="o">=</span> <span class="mh">0x04118</span><span class="p">,</span> <span class="cm">/* Irq Cause Tx Queue Empty Count */</span>
	<span class="n">E1000_ICTXQMTC</span> <span class="o">=</span> <span class="mh">0x0411C</span><span class="p">,</span> <span class="cm">/* Irq Cause Tx Queue MinThreshold Count */</span>
	<span class="n">E1000_ICRXDMTC</span> <span class="o">=</span> <span class="mh">0x04120</span><span class="p">,</span> <span class="cm">/* Irq Cause Rx Desc MinThreshold Count */</span>
	<span class="n">E1000_ICRXOC</span>   <span class="o">=</span> <span class="mh">0x04124</span><span class="p">,</span> <span class="cm">/* Irq Cause Receiver Overrun Count */</span>
	<span class="n">E1000_RXCSUM</span>   <span class="o">=</span> <span class="mh">0x05000</span><span class="p">,</span> <span class="cm">/* Rx Checksum Control - RW */</span>
	<span class="n">E1000_RFCTL</span>    <span class="o">=</span> <span class="mh">0x05008</span><span class="p">,</span> <span class="cm">/* Receive Filter Control */</span>
	<span class="n">E1000_MTA</span>      <span class="o">=</span> <span class="mh">0x05200</span><span class="p">,</span> <span class="cm">/* Multicast Table Array - RW Array */</span>
	<span class="n">E1000_RAL_BASE</span> <span class="o">=</span> <span class="mh">0x05400</span><span class="p">,</span> <span class="cm">/* Receive Address Low - RW */</span>
<span class="cp">#define E1000_RAL(_n)   (E1000_RAL_BASE + ((_n) * 8))</span>
<span class="cp">#define E1000_RA        (E1000_RAL(0))</span>
	<span class="n">E1000_RAH_BASE</span> <span class="o">=</span> <span class="mh">0x05404</span><span class="p">,</span> <span class="cm">/* Receive Address High - RW */</span>
<span class="cp">#define E1000_RAH(_n)   (E1000_RAH_BASE + ((_n) * 8))</span>
	<span class="n">E1000_SHRAL_PCH_LPT_BASE</span> <span class="o">=</span> <span class="mh">0x05408</span><span class="p">,</span>
<span class="cp">#define E1000_SHRAL_PCH_LPT(_n)   (E1000_SHRAL_PCH_LPT_BASE + ((_n) * 8))</span>
	<span class="n">E1000_SHRAH_PCH_LTP_BASE</span> <span class="o">=</span> <span class="mh">0x0540C</span><span class="p">,</span>
<span class="cp">#define E1000_SHRAH_PCH_LPT(_n)   (E1000_SHRAH_PCH_LTP_BASE + ((_n) * 8))</span>
	<span class="n">E1000_SHRAL_BASE</span> <span class="o">=</span> <span class="mh">0x05438</span><span class="p">,</span> <span class="cm">/* Shared Receive Address Low - RW */</span>
<span class="cp">#define E1000_SHRAL(_n)   (E1000_SHRAL_BASE + ((_n) * 8))</span>
	<span class="n">E1000_SHRAH_BASE</span> <span class="o">=</span> <span class="mh">0x0543C</span><span class="p">,</span> <span class="cm">/* Shared Receive Address High - RW */</span>
<span class="cp">#define E1000_SHRAH(_n)   (E1000_SHRAH_BASE + ((_n) * 8))</span>
	<span class="n">E1000_VFTA</span>     <span class="o">=</span> <span class="mh">0x05600</span><span class="p">,</span> <span class="cm">/* VLAN Filter Table Array - RW Array */</span>
	<span class="n">E1000_WUC</span>      <span class="o">=</span> <span class="mh">0x05800</span><span class="p">,</span> <span class="cm">/* Wakeup Control - RW */</span>
	<span class="n">E1000_WUFC</span>     <span class="o">=</span> <span class="mh">0x05808</span><span class="p">,</span> <span class="cm">/* Wakeup Filter Control - RW */</span>
	<span class="n">E1000_WUS</span>      <span class="o">=</span> <span class="mh">0x05810</span><span class="p">,</span> <span class="cm">/* Wakeup Status - RO */</span>
	<span class="n">E1000_MRQC</span>     <span class="o">=</span> <span class="mh">0x05818</span><span class="p">,</span> <span class="cm">/* Multiple Receive Control - RW */</span>
	<span class="n">E1000_MANC</span>     <span class="o">=</span> <span class="mh">0x05820</span><span class="p">,</span> <span class="cm">/* Management Control - RW */</span>
	<span class="n">E1000_FFLT</span>     <span class="o">=</span> <span class="mh">0x05F00</span><span class="p">,</span> <span class="cm">/* Flexible Filter Length Table - RW Array */</span>
	<span class="n">E1000_HOST_IF</span>  <span class="o">=</span> <span class="mh">0x08800</span><span class="p">,</span> <span class="cm">/* Host Interface */</span>

	<span class="n">E1000_KMRNCTRLSTA</span> <span class="o">=</span> <span class="mh">0x00034</span><span class="p">,</span> <span class="cm">/* MAC-PHY interface - RW */</span>
	<span class="n">E1000_MANC2H</span>    <span class="o">=</span> <span class="mh">0x05860</span><span class="p">,</span> <span class="cm">/* Management Control To Host - RW */</span>
	<span class="n">E1000_MDEF_BASE</span> <span class="o">=</span> <span class="mh">0x05890</span><span class="p">,</span> <span class="cm">/* Management Decision Filters */</span>
<span class="cp">#define E1000_MDEF(_n)   (E1000_MDEF_BASE + ((_n) * 4))</span>
	<span class="n">E1000_SW_FW_SYNC</span> <span class="o">=</span> <span class="mh">0x05B5C</span><span class="p">,</span> <span class="cm">/* Software-Firmware Synchronization - RW */</span>
	<span class="n">E1000_GCR</span>	<span class="o">=</span> <span class="mh">0x05B00</span><span class="p">,</span> <span class="cm">/* PCI-Ex Control */</span>
	<span class="n">E1000_GCR2</span>      <span class="o">=</span> <span class="mh">0x05B64</span><span class="p">,</span> <span class="cm">/* PCI-Ex Control #2 */</span>
	<span class="n">E1000_FACTPS</span>    <span class="o">=</span> <span class="mh">0x05B30</span><span class="p">,</span> <span class="cm">/* Function Active and Power State to MNG */</span>
	<span class="n">E1000_SWSM</span>      <span class="o">=</span> <span class="mh">0x05B50</span><span class="p">,</span> <span class="cm">/* SW Semaphore */</span>
	<span class="n">E1000_FWSM</span>      <span class="o">=</span> <span class="mh">0x05B54</span><span class="p">,</span> <span class="cm">/* FW Semaphore */</span>
	<span class="n">E1000_SWSM2</span>     <span class="o">=</span> <span class="mh">0x05B58</span><span class="p">,</span> <span class="cm">/* Driver-only SW semaphore */</span>
	<span class="n">E1000_RETA_BASE</span> <span class="o">=</span> <span class="mh">0x05C00</span><span class="p">,</span> <span class="cm">/* Redirection Table - RW */</span>
<span class="cp">#define E1000_RETA(_n)	(E1000_RETA_BASE + ((_n) * 4))</span>
	<span class="n">E1000_RSSRK_BASE</span> <span class="o">=</span> <span class="mh">0x05C80</span><span class="p">,</span> <span class="cm">/* RSS Random Key - RW */</span>
<span class="cp">#define E1000_RSSRK(_n)	(E1000_RSSRK_BASE + ((_n) * 4))</span>
	<span class="n">E1000_FFLT_DBG</span>  <span class="o">=</span> <span class="mh">0x05F04</span><span class="p">,</span> <span class="cm">/* Debug Register */</span>
	<span class="n">E1000_PCH_RAICC_BASE</span> <span class="o">=</span> <span class="mh">0x05F50</span><span class="p">,</span> <span class="cm">/* Receive Address Initial CRC */</span>
<span class="cp">#define E1000_PCH_RAICC(_n)	(E1000_PCH_RAICC_BASE + ((_n) * 4))</span>
<span class="cp">#define E1000_CRC_OFFSET	E1000_PCH_RAICC_BASE</span>
	<span class="n">E1000_HICR</span>      <span class="o">=</span> <span class="mh">0x08F00</span><span class="p">,</span> <span class="cm">/* Host Interface Control */</span>
<span class="p">};</span>

<span class="cp">#define E1000_MAX_PHY_ADDR		4</span>

<span class="cm">/* IGP01E1000 Specific Registers */</span>
<span class="cp">#define IGP01E1000_PHY_PORT_CONFIG	0x10 </span><span class="cm">/* Port Config */</span><span class="cp"></span>
<span class="cp">#define IGP01E1000_PHY_PORT_STATUS	0x11 </span><span class="cm">/* Status */</span><span class="cp"></span>
<span class="cp">#define IGP01E1000_PHY_PORT_CTRL	0x12 </span><span class="cm">/* Control */</span><span class="cp"></span>
<span class="cp">#define IGP01E1000_PHY_LINK_HEALTH	0x13 </span><span class="cm">/* PHY Link Health */</span><span class="cp"></span>
<span class="cp">#define IGP02E1000_PHY_POWER_MGMT	0x19 </span><span class="cm">/* Power Management */</span><span class="cp"></span>
<span class="cp">#define IGP01E1000_PHY_PAGE_SELECT	0x1F </span><span class="cm">/* Page Select */</span><span class="cp"></span>
<span class="cp">#define BM_PHY_PAGE_SELECT		22   </span><span class="cm">/* Page Select for BM */</span><span class="cp"></span>
<span class="cp">#define IGP_PAGE_SHIFT			5</span>
<span class="cp">#define PHY_REG_MASK			0x1F</span>

<span class="cp">#define BM_WUC_PAGE			800</span>
<span class="cp">#define BM_WUC_ADDRESS_OPCODE		0x11</span>
<span class="cp">#define BM_WUC_DATA_OPCODE		0x12</span>
<span class="cp">#define BM_WUC_ENABLE_PAGE		769</span>
<span class="cp">#define BM_WUC_ENABLE_REG		17</span>
<span class="cp">#define BM_WUC_ENABLE_BIT		(1 &lt;&lt; 2)</span>
<span class="cp">#define BM_WUC_HOST_WU_BIT		(1 &lt;&lt; 4)</span>
<span class="cp">#define BM_WUC_ME_WU_BIT		(1 &lt;&lt; 5)</span>

<span class="cp">#define BM_WUC	PHY_REG(BM_WUC_PAGE, 1)</span>
<span class="cp">#define BM_WUFC PHY_REG(BM_WUC_PAGE, 2)</span>
<span class="cp">#define BM_WUS	PHY_REG(BM_WUC_PAGE, 3)</span>

<span class="cp">#define IGP01E1000_PHY_PCS_INIT_REG	0x00B4</span>
<span class="cp">#define IGP01E1000_PHY_POLARITY_MASK	0x0078</span>

<span class="cp">#define IGP01E1000_PSCR_AUTO_MDIX	0x1000</span>
<span class="cp">#define IGP01E1000_PSCR_FORCE_MDI_MDIX	0x2000 </span><span class="cm">/* 0=MDI, 1=MDIX */</span><span class="cp"></span>

<span class="cp">#define IGP01E1000_PSCFR_SMART_SPEED	0x0080</span>

<span class="cp">#define IGP02E1000_PM_SPD		0x0001 </span><span class="cm">/* Smart Power Down */</span><span class="cp"></span>
<span class="cp">#define IGP02E1000_PM_D0_LPLU		0x0002 </span><span class="cm">/* For D0a states */</span><span class="cp"></span>
<span class="cp">#define IGP02E1000_PM_D3_LPLU		0x0004 </span><span class="cm">/* For all other states */</span><span class="cp"></span>

<span class="cp">#define IGP01E1000_PLHR_SS_DOWNGRADE	0x8000</span>

<span class="cp">#define IGP01E1000_PSSR_POLARITY_REVERSED	0x0002</span>
<span class="cp">#define IGP01E1000_PSSR_MDIX			0x0800</span>
<span class="cp">#define IGP01E1000_PSSR_SPEED_MASK		0xC000</span>
<span class="cp">#define IGP01E1000_PSSR_SPEED_1000MBPS		0xC000</span>

<span class="cp">#define IGP02E1000_PHY_CHANNEL_NUM		4</span>
<span class="cp">#define IGP02E1000_PHY_AGC_A			0x11B1</span>
<span class="cp">#define IGP02E1000_PHY_AGC_B			0x12B1</span>
<span class="cp">#define IGP02E1000_PHY_AGC_C			0x14B1</span>
<span class="cp">#define IGP02E1000_PHY_AGC_D			0x18B1</span>

<span class="cp">#define IGP02E1000_AGC_LENGTH_SHIFT	9 </span><span class="cm">/* Course - 15:13, Fine - 12:9 */</span><span class="cp"></span>
<span class="cp">#define IGP02E1000_AGC_LENGTH_MASK	0x7F</span>
<span class="cp">#define IGP02E1000_AGC_RANGE		15</span>

<span class="cm">/* manage.c */</span>
<span class="cp">#define E1000_VFTA_ENTRY_SHIFT		5</span>
<span class="cp">#define E1000_VFTA_ENTRY_MASK		0x7F</span>
<span class="cp">#define E1000_VFTA_ENTRY_BIT_SHIFT_MASK	0x1F</span>

<span class="cp">#define E1000_HICR_EN			0x01  </span><span class="cm">/* Enable bit - RO */</span><span class="cp"></span>
<span class="cm">/* Driver sets this bit when done to put command in RAM */</span>
<span class="cp">#define E1000_HICR_C			0x02</span>
<span class="cp">#define E1000_HICR_FW_RESET_ENABLE	0x40</span>
<span class="cp">#define E1000_HICR_FW_RESET		0x80</span>

<span class="cp">#define E1000_FWSM_MODE_MASK		0xE</span>
<span class="cp">#define E1000_FWSM_MODE_SHIFT		1</span>

<span class="cp">#define E1000_MNG_IAMT_MODE		0x3</span>
<span class="cp">#define E1000_MNG_DHCP_COOKIE_LENGTH	0x10</span>
<span class="cp">#define E1000_MNG_DHCP_COOKIE_OFFSET	0x6F0</span>
<span class="cp">#define E1000_MNG_DHCP_COMMAND_TIMEOUT	10</span>
<span class="cp">#define E1000_MNG_DHCP_TX_PAYLOAD_CMD	64</span>
<span class="cp">#define E1000_MNG_DHCP_COOKIE_STATUS_PARSING	0x1</span>
<span class="cp">#define E1000_MNG_DHCP_COOKIE_STATUS_VLAN	0x2</span>

<span class="cm">/* nvm.c */</span>
<span class="cp">#define E1000_STM_OPCODE  0xDB00</span>

<span class="cp">#define E1000_KMRNCTRLSTA_OFFSET	0x001F0000</span>
<span class="cp">#define E1000_KMRNCTRLSTA_OFFSET_SHIFT	16</span>
<span class="cp">#define E1000_KMRNCTRLSTA_REN		0x00200000</span>
<span class="cp">#define E1000_KMRNCTRLSTA_CTRL_OFFSET	0x1    </span><span class="cm">/* Kumeran Control */</span><span class="cp"></span>
<span class="cp">#define E1000_KMRNCTRLSTA_DIAG_OFFSET	0x3    </span><span class="cm">/* Kumeran Diagnostic */</span><span class="cp"></span>
<span class="cp">#define E1000_KMRNCTRLSTA_TIMEOUTS	0x4    </span><span class="cm">/* Kumeran Timeouts */</span><span class="cp"></span>
<span class="cp">#define E1000_KMRNCTRLSTA_INBAND_PARAM	0x9    </span><span class="cm">/* Kumeran InBand Parameters */</span><span class="cp"></span>
<span class="cp">#define E1000_KMRNCTRLSTA_IBIST_DISABLE	0x0200 </span><span class="cm">/* Kumeran IBIST Disable */</span><span class="cp"></span>
<span class="cp">#define E1000_KMRNCTRLSTA_DIAG_NELPBK	0x1000 </span><span class="cm">/* Nearend Loopback mode */</span><span class="cp"></span>
<span class="cp">#define E1000_KMRNCTRLSTA_K1_CONFIG	0x7</span>
<span class="cp">#define E1000_KMRNCTRLSTA_K1_ENABLE	0x0002</span>
<span class="cp">#define E1000_KMRNCTRLSTA_HD_CTRL	0x10   </span><span class="cm">/* Kumeran HD Control */</span><span class="cp"></span>

<span class="cp">#define IFE_PHY_EXTENDED_STATUS_CONTROL	0x10</span>
<span class="cp">#define IFE_PHY_SPECIAL_CONTROL		0x11 </span><span class="cm">/* 100BaseTx PHY Special Control */</span><span class="cp"></span>
<span class="cp">#define IFE_PHY_SPECIAL_CONTROL_LED	0x1B </span><span class="cm">/* PHY Special and LED Control */</span><span class="cp"></span>
<span class="cp">#define IFE_PHY_MDIX_CONTROL		0x1C </span><span class="cm">/* MDI/MDI-X Control */</span><span class="cp"></span>

<span class="cm">/* IFE PHY Extended Status Control */</span>
<span class="cp">#define IFE_PESC_POLARITY_REVERSED	0x0100</span>

<span class="cm">/* IFE PHY Special Control */</span>
<span class="cp">#define IFE_PSC_AUTO_POLARITY_DISABLE		0x0010</span>
<span class="cp">#define IFE_PSC_FORCE_POLARITY			0x0020</span>

<span class="cm">/* IFE PHY Special Control and LED Control */</span>
<span class="cp">#define IFE_PSCL_PROBE_MODE		0x0020</span>
<span class="cp">#define IFE_PSCL_PROBE_LEDS_OFF		0x0006 </span><span class="cm">/* Force LEDs 0 and 2 off */</span><span class="cp"></span>
<span class="cp">#define IFE_PSCL_PROBE_LEDS_ON		0x0007 </span><span class="cm">/* Force LEDs 0 and 2 on */</span><span class="cp"></span>

<span class="cm">/* IFE PHY MDIX Control */</span>
<span class="cp">#define IFE_PMC_MDIX_STATUS	0x0020 </span><span class="cm">/* 1=MDI-X, 0=MDI */</span><span class="cp"></span>
<span class="cp">#define IFE_PMC_FORCE_MDIX	0x0040 </span><span class="cm">/* 1=force MDI-X, 0=force MDI */</span><span class="cp"></span>
<span class="cp">#define IFE_PMC_AUTO_MDIX	0x0080 </span><span class="cm">/* 1=enable auto MDI/MDI-X, 0=disable */</span><span class="cp"></span>

<span class="cp">#define E1000_CABLE_LENGTH_UNDEFINED	0xFF</span>

<span class="cp">#define E1000_DEV_ID_82571EB_COPPER		0x105E</span>
<span class="cp">#define E1000_DEV_ID_82571EB_FIBER		0x105F</span>
<span class="cp">#define E1000_DEV_ID_82571EB_SERDES		0x1060</span>
<span class="cp">#define E1000_DEV_ID_82571EB_QUAD_COPPER	0x10A4</span>
<span class="cp">#define E1000_DEV_ID_82571PT_QUAD_COPPER	0x10D5</span>
<span class="cp">#define E1000_DEV_ID_82571EB_QUAD_FIBER		0x10A5</span>
<span class="cp">#define E1000_DEV_ID_82571EB_QUAD_COPPER_LP	0x10BC</span>
<span class="cp">#define E1000_DEV_ID_82571EB_SERDES_DUAL	0x10D9</span>
<span class="cp">#define E1000_DEV_ID_82571EB_SERDES_QUAD	0x10DA</span>
<span class="cp">#define E1000_DEV_ID_82572EI_COPPER		0x107D</span>
<span class="cp">#define E1000_DEV_ID_82572EI_FIBER		0x107E</span>
<span class="cp">#define E1000_DEV_ID_82572EI_SERDES		0x107F</span>
<span class="cp">#define E1000_DEV_ID_82572EI			0x10B9</span>
<span class="cp">#define E1000_DEV_ID_82573E			0x108B</span>
<span class="cp">#define E1000_DEV_ID_82573E_IAMT		0x108C</span>
<span class="cp">#define E1000_DEV_ID_82573L			0x109A</span>
<span class="cp">#define E1000_DEV_ID_82574L			0x10D3</span>
<span class="cp">#define E1000_DEV_ID_82574LA			0x10F6</span>
<span class="cp">#define E1000_DEV_ID_82583V                     0x150C</span>

<span class="cp">#define E1000_DEV_ID_80003ES2LAN_COPPER_DPT	0x1096</span>
<span class="cp">#define E1000_DEV_ID_80003ES2LAN_SERDES_DPT	0x1098</span>
<span class="cp">#define E1000_DEV_ID_80003ES2LAN_COPPER_SPT	0x10BA</span>
<span class="cp">#define E1000_DEV_ID_80003ES2LAN_SERDES_SPT	0x10BB</span>

<span class="cp">#define E1000_DEV_ID_ICH8_82567V_3		0x1501</span>
<span class="cp">#define E1000_DEV_ID_ICH8_IGP_M_AMT		0x1049</span>
<span class="cp">#define E1000_DEV_ID_ICH8_IGP_AMT		0x104A</span>
<span class="cp">#define E1000_DEV_ID_ICH8_IGP_C			0x104B</span>
<span class="cp">#define E1000_DEV_ID_ICH8_IFE			0x104C</span>
<span class="cp">#define E1000_DEV_ID_ICH8_IFE_GT		0x10C4</span>
<span class="cp">#define E1000_DEV_ID_ICH8_IFE_G			0x10C5</span>
<span class="cp">#define E1000_DEV_ID_ICH8_IGP_M			0x104D</span>
<span class="cp">#define E1000_DEV_ID_ICH9_IGP_AMT		0x10BD</span>
<span class="cp">#define E1000_DEV_ID_ICH9_BM			0x10E5</span>
<span class="cp">#define E1000_DEV_ID_ICH9_IGP_M_AMT		0x10F5</span>
<span class="cp">#define E1000_DEV_ID_ICH9_IGP_M			0x10BF</span>
<span class="cp">#define E1000_DEV_ID_ICH9_IGP_M_V		0x10CB</span>
<span class="cp">#define E1000_DEV_ID_ICH9_IGP_C			0x294C</span>
<span class="cp">#define E1000_DEV_ID_ICH9_IFE			0x10C0</span>
<span class="cp">#define E1000_DEV_ID_ICH9_IFE_GT		0x10C3</span>
<span class="cp">#define E1000_DEV_ID_ICH9_IFE_G			0x10C2</span>
<span class="cp">#define E1000_DEV_ID_ICH10_R_BM_LM		0x10CC</span>
<span class="cp">#define E1000_DEV_ID_ICH10_R_BM_LF		0x10CD</span>
<span class="cp">#define E1000_DEV_ID_ICH10_R_BM_V		0x10CE</span>
<span class="cp">#define E1000_DEV_ID_ICH10_D_BM_LM		0x10DE</span>
<span class="cp">#define E1000_DEV_ID_ICH10_D_BM_LF		0x10DF</span>
<span class="cp">#define E1000_DEV_ID_ICH10_D_BM_V		0x1525</span>
<span class="cp">#define E1000_DEV_ID_PCH_M_HV_LM		0x10EA</span>
<span class="cp">#define E1000_DEV_ID_PCH_M_HV_LC		0x10EB</span>
<span class="cp">#define E1000_DEV_ID_PCH_D_HV_DM		0x10EF</span>
<span class="cp">#define E1000_DEV_ID_PCH_D_HV_DC		0x10F0</span>
<span class="cp">#define E1000_DEV_ID_PCH2_LV_LM			0x1502</span>
<span class="cp">#define E1000_DEV_ID_PCH2_LV_V			0x1503</span>
<span class="cp">#define E1000_DEV_ID_PCH_LPT_I217_LM		0x153A</span>
<span class="cp">#define E1000_DEV_ID_PCH_LPT_I217_V		0x153B</span>

<span class="cp">#define E1000_REVISION_4 4</span>

<span class="cp">#define E1000_FUNC_1 1</span>

<span class="cp">#define E1000_ALT_MAC_ADDRESS_OFFSET_LAN0   0</span>
<span class="cp">#define E1000_ALT_MAC_ADDRESS_OFFSET_LAN1   3</span>

<span class="k">enum</span> <span class="n">e1000_mac_type</span> <span class="p">{</span>
	<span class="n">e1000_82571</span><span class="p">,</span>
	<span class="n">e1000_82572</span><span class="p">,</span>
	<span class="n">e1000_82573</span><span class="p">,</span>
	<span class="n">e1000_82574</span><span class="p">,</span>
	<span class="n">e1000_82583</span><span class="p">,</span>
	<span class="n">e1000_80003es2lan</span><span class="p">,</span>
	<span class="n">e1000_ich8lan</span><span class="p">,</span>
	<span class="n">e1000_ich9lan</span><span class="p">,</span>
	<span class="n">e1000_ich10lan</span><span class="p">,</span>
	<span class="n">e1000_pchlan</span><span class="p">,</span>
	<span class="n">e1000_pch2lan</span><span class="p">,</span>
	<span class="n">e1000_pch_lpt</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">e1000_media_type</span> <span class="p">{</span>
	<span class="n">e1000_media_type_unknown</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">e1000_media_type_copper</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">e1000_media_type_fiber</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">e1000_media_type_internal_serdes</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="n">e1000_num_media_types</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">e1000_nvm_type</span> <span class="p">{</span>
	<span class="n">e1000_nvm_unknown</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">e1000_nvm_none</span><span class="p">,</span>
	<span class="n">e1000_nvm_eeprom_spi</span><span class="p">,</span>
	<span class="n">e1000_nvm_flash_hw</span><span class="p">,</span>
	<span class="n">e1000_nvm_flash_sw</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">e1000_nvm_override</span> <span class="p">{</span>
	<span class="n">e1000_nvm_override_none</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">e1000_nvm_override_spi_small</span><span class="p">,</span>
	<span class="n">e1000_nvm_override_spi_large</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">e1000_phy_type</span> <span class="p">{</span>
	<span class="n">e1000_phy_unknown</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">e1000_phy_none</span><span class="p">,</span>
	<span class="n">e1000_phy_m88</span><span class="p">,</span>
	<span class="n">e1000_phy_igp</span><span class="p">,</span>
	<span class="n">e1000_phy_igp_2</span><span class="p">,</span>
	<span class="n">e1000_phy_gg82563</span><span class="p">,</span>
	<span class="n">e1000_phy_igp_3</span><span class="p">,</span>
	<span class="n">e1000_phy_ife</span><span class="p">,</span>
	<span class="n">e1000_phy_bm</span><span class="p">,</span>
	<span class="n">e1000_phy_82578</span><span class="p">,</span>
	<span class="n">e1000_phy_82577</span><span class="p">,</span>
	<span class="n">e1000_phy_82579</span><span class="p">,</span>
	<span class="n">e1000_phy_i217</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">e1000_bus_width</span> <span class="p">{</span>
	<span class="n">e1000_bus_width_unknown</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">e1000_bus_width_pcie_x1</span><span class="p">,</span>
	<span class="n">e1000_bus_width_pcie_x2</span><span class="p">,</span>
	<span class="n">e1000_bus_width_pcie_x4</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">e1000_bus_width_32</span><span class="p">,</span>
	<span class="n">e1000_bus_width_64</span><span class="p">,</span>
	<span class="n">e1000_bus_width_reserved</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">e1000_1000t_rx_status</span> <span class="p">{</span>
	<span class="n">e1000_1000t_rx_status_not_ok</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">e1000_1000t_rx_status_ok</span><span class="p">,</span>
	<span class="n">e1000_1000t_rx_status_undefined</span> <span class="o">=</span> <span class="mh">0xFF</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">e1000_rev_polarity</span><span class="p">{</span>
	<span class="n">e1000_rev_polarity_normal</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">e1000_rev_polarity_reversed</span><span class="p">,</span>
	<span class="n">e1000_rev_polarity_undefined</span> <span class="o">=</span> <span class="mh">0xFF</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">e1000_fc_mode</span> <span class="p">{</span>
	<span class="n">e1000_fc_none</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">e1000_fc_rx_pause</span><span class="p">,</span>
	<span class="n">e1000_fc_tx_pause</span><span class="p">,</span>
	<span class="n">e1000_fc_full</span><span class="p">,</span>
	<span class="n">e1000_fc_default</span> <span class="o">=</span> <span class="mh">0xFF</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">e1000_ms_type</span> <span class="p">{</span>
	<span class="n">e1000_ms_hw_default</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">e1000_ms_force_master</span><span class="p">,</span>
	<span class="n">e1000_ms_force_slave</span><span class="p">,</span>
	<span class="n">e1000_ms_auto</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">e1000_smart_speed</span> <span class="p">{</span>
	<span class="n">e1000_smart_speed_default</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">e1000_smart_speed_on</span><span class="p">,</span>
	<span class="n">e1000_smart_speed_off</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">e1000_serdes_link_state</span> <span class="p">{</span>
	<span class="n">e1000_serdes_link_down</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">e1000_serdes_link_autoneg_progress</span><span class="p">,</span>
	<span class="n">e1000_serdes_link_autoneg_complete</span><span class="p">,</span>
	<span class="n">e1000_serdes_link_forced_up</span>
<span class="p">};</span>

<span class="cm">/* Receive Descriptor */</span>
<span class="k">struct</span> <span class="n">e1000_rx_desc</span> <span class="p">{</span>
	<span class="n">__le64</span> <span class="n">buffer_addr</span><span class="p">;</span> <span class="cm">/* Address of the descriptor&#39;s data buffer */</span>
	<span class="n">__le16</span> <span class="n">length</span><span class="p">;</span>      <span class="cm">/* Length of data DMAed into data buffer */</span>
	<span class="n">__le16</span> <span class="n">csum</span><span class="p">;</span>	<span class="cm">/* Packet checksum */</span>
	<span class="n">u8</span>  <span class="n">status</span><span class="p">;</span>      <span class="cm">/* Descriptor status */</span>
	<span class="n">u8</span>  <span class="n">errors</span><span class="p">;</span>      <span class="cm">/* Descriptor Errors */</span>
	<span class="n">__le16</span> <span class="n">special</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Receive Descriptor - Extended */</span>
<span class="k">union</span> <span class="n">e1000_rx_desc_extended</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">__le64</span> <span class="n">buffer_addr</span><span class="p">;</span>
		<span class="n">__le64</span> <span class="n">reserved</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">read</span><span class="p">;</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">__le32</span> <span class="n">mrq</span><span class="p">;</span>	      <span class="cm">/* Multiple Rx Queues */</span>
			<span class="k">union</span> <span class="p">{</span>
				<span class="n">__le32</span> <span class="n">rss</span><span class="p">;</span>	    <span class="cm">/* RSS Hash */</span>
				<span class="k">struct</span> <span class="p">{</span>
					<span class="n">__le16</span> <span class="n">ip_id</span><span class="p">;</span>  <span class="cm">/* IP id */</span>
					<span class="n">__le16</span> <span class="n">csum</span><span class="p">;</span>   <span class="cm">/* Packet Checksum */</span>
				<span class="p">}</span> <span class="n">csum_ip</span><span class="p">;</span>
			<span class="p">}</span> <span class="n">hi_dword</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">lower</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">__le32</span> <span class="n">status_error</span><span class="p">;</span>     <span class="cm">/* ext status/error */</span>
			<span class="n">__le16</span> <span class="n">length</span><span class="p">;</span>
			<span class="n">__le16</span> <span class="n">vlan</span><span class="p">;</span>	     <span class="cm">/* VLAN tag */</span>
		<span class="p">}</span> <span class="n">upper</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">wb</span><span class="p">;</span>  <span class="cm">/* writeback */</span>
<span class="p">};</span>

<span class="cp">#define MAX_PS_BUFFERS 4</span>
<span class="cm">/* Receive Descriptor - Packet Split */</span>
<span class="k">union</span> <span class="n">e1000_rx_desc_packet_split</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="cm">/* one buffer for protocol header(s), three data buffers */</span>
		<span class="n">__le64</span> <span class="n">buffer_addr</span><span class="p">[</span><span class="n">MAX_PS_BUFFERS</span><span class="p">];</span>
	<span class="p">}</span> <span class="n">read</span><span class="p">;</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">__le32</span> <span class="n">mrq</span><span class="p">;</span>	      <span class="cm">/* Multiple Rx Queues */</span>
			<span class="k">union</span> <span class="p">{</span>
				<span class="n">__le32</span> <span class="n">rss</span><span class="p">;</span>	      <span class="cm">/* RSS Hash */</span>
				<span class="k">struct</span> <span class="p">{</span>
					<span class="n">__le16</span> <span class="n">ip_id</span><span class="p">;</span>    <span class="cm">/* IP id */</span>
					<span class="n">__le16</span> <span class="n">csum</span><span class="p">;</span>     <span class="cm">/* Packet Checksum */</span>
				<span class="p">}</span> <span class="n">csum_ip</span><span class="p">;</span>
			<span class="p">}</span> <span class="n">hi_dword</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">lower</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">__le32</span> <span class="n">status_error</span><span class="p">;</span>     <span class="cm">/* ext status/error */</span>
			<span class="n">__le16</span> <span class="n">length0</span><span class="p">;</span>	  <span class="cm">/* length of buffer 0 */</span>
			<span class="n">__le16</span> <span class="n">vlan</span><span class="p">;</span>	     <span class="cm">/* VLAN tag */</span>
		<span class="p">}</span> <span class="n">middle</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">__le16</span> <span class="n">header_status</span><span class="p">;</span>
			<span class="n">__le16</span> <span class="n">length</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>	<span class="cm">/* length of buffers 1-3 */</span>
		<span class="p">}</span> <span class="n">upper</span><span class="p">;</span>
		<span class="n">__le64</span> <span class="n">reserved</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">wb</span><span class="p">;</span> <span class="cm">/* writeback */</span>
<span class="p">};</span>

<span class="cm">/* Transmit Descriptor */</span>
<span class="k">struct</span> <span class="n">e1000_tx_desc</span> <span class="p">{</span>
	<span class="n">__le64</span> <span class="n">buffer_addr</span><span class="p">;</span>      <span class="cm">/* Address of the descriptor&#39;s data buffer */</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">__le32</span> <span class="n">data</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">__le16</span> <span class="n">length</span><span class="p">;</span>    <span class="cm">/* Data buffer length */</span>
			<span class="n">u8</span> <span class="n">cso</span><span class="p">;</span>	<span class="cm">/* Checksum offset */</span>
			<span class="n">u8</span> <span class="n">cmd</span><span class="p">;</span>	<span class="cm">/* Descriptor control */</span>
		<span class="p">}</span> <span class="n">flags</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">lower</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">__le32</span> <span class="n">data</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">status</span><span class="p">;</span>     <span class="cm">/* Descriptor status */</span>
			<span class="n">u8</span> <span class="n">css</span><span class="p">;</span>	<span class="cm">/* Checksum start */</span>
			<span class="n">__le16</span> <span class="n">special</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">fields</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">upper</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Offload Context Descriptor */</span>
<span class="k">struct</span> <span class="n">e1000_context_desc</span> <span class="p">{</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">__le32</span> <span class="n">ip_config</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">ipcss</span><span class="p">;</span>      <span class="cm">/* IP checksum start */</span>
			<span class="n">u8</span> <span class="n">ipcso</span><span class="p">;</span>      <span class="cm">/* IP checksum offset */</span>
			<span class="n">__le16</span> <span class="n">ipcse</span><span class="p">;</span>     <span class="cm">/* IP checksum end */</span>
		<span class="p">}</span> <span class="n">ip_fields</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">lower_setup</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">__le32</span> <span class="n">tcp_config</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">tucss</span><span class="p">;</span>      <span class="cm">/* TCP checksum start */</span>
			<span class="n">u8</span> <span class="n">tucso</span><span class="p">;</span>      <span class="cm">/* TCP checksum offset */</span>
			<span class="n">__le16</span> <span class="n">tucse</span><span class="p">;</span>     <span class="cm">/* TCP checksum end */</span>
		<span class="p">}</span> <span class="n">tcp_fields</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">upper_setup</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">cmd_and_length</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">__le32</span> <span class="n">data</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">status</span><span class="p">;</span>     <span class="cm">/* Descriptor status */</span>
			<span class="n">u8</span> <span class="n">hdr_len</span><span class="p">;</span>    <span class="cm">/* Header length */</span>
			<span class="n">__le16</span> <span class="n">mss</span><span class="p">;</span>       <span class="cm">/* Maximum segment size */</span>
		<span class="p">}</span> <span class="n">fields</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">tcp_seg_setup</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Offload data descriptor */</span>
<span class="k">struct</span> <span class="n">e1000_data_desc</span> <span class="p">{</span>
	<span class="n">__le64</span> <span class="n">buffer_addr</span><span class="p">;</span>   <span class="cm">/* Address of the descriptor&#39;s buffer address */</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">__le32</span> <span class="n">data</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">__le16</span> <span class="n">length</span><span class="p">;</span>    <span class="cm">/* Data buffer length */</span>
			<span class="n">u8</span> <span class="n">typ_len_ext</span><span class="p">;</span>
			<span class="n">u8</span> <span class="n">cmd</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">flags</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">lower</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">__le32</span> <span class="n">data</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">status</span><span class="p">;</span>     <span class="cm">/* Descriptor status */</span>
			<span class="n">u8</span> <span class="n">popts</span><span class="p">;</span>      <span class="cm">/* Packet Options */</span>
			<span class="n">__le16</span> <span class="n">special</span><span class="p">;</span>   <span class="cm">/* */</span>
		<span class="p">}</span> <span class="n">fields</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">upper</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Statistics counters collected by the MAC */</span>
<span class="k">struct</span> <span class="n">e1000_hw_stats</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">crcerrs</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">algnerrc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">symerrs</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">rxerrc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mpc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">scc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ecol</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mcc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">latecol</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">colc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">dc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">tncrs</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">sec</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">cexterr</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">rlec</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">xonrxc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">xontxc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">xoffrxc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">xofftxc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">fcruc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">prc64</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">prc127</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">prc255</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">prc511</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">prc1023</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">prc1522</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">gprc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">bprc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mprc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">gptc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">gorc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">gotc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">rnbc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ruc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">rfc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">roc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">rjc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mgprc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mgpdc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mgptc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">tor</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">tot</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">tpr</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">tpt</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ptc64</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ptc127</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ptc255</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ptc511</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ptc1023</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ptc1522</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mptc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">bptc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">tsctc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">tsctfc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">iac</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">icrxptc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">icrxatc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ictxptc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ictxatc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ictxqec</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ictxqmtc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">icrxdmtc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">icrxoc</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">e1000_phy_stats</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">idle_errors</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">receive_errors</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">e1000_host_mng_dhcp_cookie</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">signature</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">status</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">reserved0</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">vlan_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">reserved3</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">checksum</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Host Interface &quot;Rev 1&quot; */</span>
<span class="k">struct</span> <span class="n">e1000_host_command_header</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">command_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">command_length</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">command_options</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">checksum</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define E1000_HI_MAX_DATA_LENGTH     252</span>
<span class="k">struct</span> <span class="n">e1000_host_command_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">e1000_host_command_header</span> <span class="n">command_header</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">command_data</span><span class="p">[</span><span class="n">E1000_HI_MAX_DATA_LENGTH</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* Host Interface &quot;Rev 2&quot; */</span>
<span class="k">struct</span> <span class="n">e1000_host_mng_command_header</span> <span class="p">{</span>
	<span class="n">u8</span>  <span class="n">command_id</span><span class="p">;</span>
	<span class="n">u8</span>  <span class="n">checksum</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved1</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">command_length</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define E1000_HI_MAX_MNG_DATA_LENGTH 0x6F8</span>
<span class="k">struct</span> <span class="n">e1000_host_mng_command_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">e1000_host_mng_command_header</span> <span class="n">command_header</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">command_data</span><span class="p">[</span><span class="n">E1000_HI_MAX_MNG_DATA_LENGTH</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* Function pointers and static data for the MAC. */</span>
<span class="k">struct</span> <span class="n">e1000_mac_operations</span> <span class="p">{</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">id_led_init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">blink_led</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">bool</span> <span class="p">(</span><span class="o">*</span><span class="n">check_mng_mode</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">check_for_link</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">cleanup_led</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">clear_hw_cntrs</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">clear_vfta</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">get_bus_info</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_lan_id</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">get_link_up_info</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">led_on</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">led_off</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">update_mc_addr_list</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">reset_hw</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">init_hw</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">setup_link</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">setup_physical_interface</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">setup_led</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">write_vfta</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">config_collision_dist</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">rar_set</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">read_mac_addr</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * When to use various PHY register access functions:</span>
<span class="cm"> *</span>
<span class="cm"> *                 Func   Caller</span>
<span class="cm"> *   Function      Does   Does    When to use</span>
<span class="cm"> *   ~~~~~~~~~~~~  ~~~~~  ~~~~~~  ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~</span>
<span class="cm"> *   X_reg         L,P,A  n/a     for simple PHY reg accesses</span>
<span class="cm"> *   X_reg_locked  P,A    L       for multiple accesses of different regs</span>
<span class="cm"> *                                on different pages</span>
<span class="cm"> *   X_reg_page    A      L,P     for multiple accesses of different regs</span>
<span class="cm"> *                                on the same page</span>
<span class="cm"> *</span>
<span class="cm"> * Where X=[read|write], L=locking, P=sets page, A=register access</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">e1000_phy_operations</span> <span class="p">{</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">acquire</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">cfg_on_link_up</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">check_polarity</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">check_reset_block</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">commit</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">force_speed_duplex</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">get_cfg_done</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">get_cable_length</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">get_info</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">set_page</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">read_reg</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">read_reg_locked</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">read_reg_page</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">release</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">reset</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">set_d0_lplu_state</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">bool</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">set_d3_lplu_state</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">bool</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">write_reg</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u16</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">write_reg_locked</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u16</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">write_reg_page</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u16</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">power_up</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">power_down</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
<span class="p">};</span>

<span class="cm">/* Function pointers for the NVM. */</span>
<span class="k">struct</span> <span class="n">e1000_nvm_operations</span> <span class="p">{</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">acquire</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">read</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span><span class="p">,</span> <span class="n">u16</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">release</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">reload</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">update</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">valid_led_default</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">validate</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span>  <span class="p">(</span><span class="o">*</span><span class="n">write</span><span class="p">)(</span><span class="k">struct</span> <span class="n">e1000_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span><span class="p">,</span> <span class="n">u16</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">e1000_mac_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">e1000_mac_operations</span> <span class="n">ops</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">addr</span><span class="p">[</span><span class="n">ETH_ALEN</span><span class="p">];</span>
	<span class="n">u8</span> <span class="n">perm_addr</span><span class="p">[</span><span class="n">ETH_ALEN</span><span class="p">];</span>

	<span class="k">enum</span> <span class="n">e1000_mac_type</span> <span class="n">type</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">collision_delta</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ledctl_default</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ledctl_mode1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ledctl_mode2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mc_filter_type</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tx_packet_delta</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">txcw</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">current_ifs_val</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ifs_max_val</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ifs_min_val</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ifs_ratio</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ifs_step_size</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">mta_reg_count</span><span class="p">;</span>

	<span class="cm">/* Maximum size of the MTA register table in all supported adapters */</span>
	<span class="cp">#define MAX_MTA_REG 128</span>
	<span class="n">u32</span> <span class="n">mta_shadow</span><span class="p">[</span><span class="n">MAX_MTA_REG</span><span class="p">];</span>
	<span class="n">u16</span> <span class="n">rar_entry_count</span><span class="p">;</span>

	<span class="n">u8</span>  <span class="n">forced_speed_duplex</span><span class="p">;</span>

	<span class="n">bool</span> <span class="n">adaptive_ifs</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">has_fwsm</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">arc_subsystem_valid</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">autoneg</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">autoneg_failed</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">get_link_status</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">in_ifs_mode</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">serdes_has_link</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">tx_pkt_filtering</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">e1000_serdes_link_state</span> <span class="n">serdes_link_state</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">e1000_phy_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">e1000_phy_operations</span> <span class="n">ops</span><span class="p">;</span>

	<span class="k">enum</span> <span class="n">e1000_phy_type</span> <span class="n">type</span><span class="p">;</span>

	<span class="k">enum</span> <span class="n">e1000_1000t_rx_status</span> <span class="n">local_rx</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">e1000_1000t_rx_status</span> <span class="n">remote_rx</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">e1000_ms_type</span> <span class="n">ms_type</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">e1000_ms_type</span> <span class="n">original_ms_type</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">e1000_rev_polarity</span> <span class="n">cable_polarity</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">e1000_smart_speed</span> <span class="n">smart_speed</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reset_delay_us</span><span class="p">;</span> <span class="cm">/* in usec */</span>
	<span class="n">u32</span> <span class="n">revision</span><span class="p">;</span>

	<span class="k">enum</span> <span class="n">e1000_media_type</span> <span class="n">media_type</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">autoneg_advertised</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">autoneg_mask</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">cable_length</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">max_cable_length</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">min_cable_length</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">mdix</span><span class="p">;</span>

	<span class="n">bool</span> <span class="n">disable_polarity_correction</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">is_mdix</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">polarity_correction</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">speed_downgraded</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">autoneg_wait_to_complete</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">e1000_nvm_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">e1000_nvm_operations</span> <span class="n">ops</span><span class="p">;</span>

	<span class="k">enum</span> <span class="n">e1000_nvm_type</span> <span class="n">type</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">e1000_nvm_override</span> <span class="n">override</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">flash_bank_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">flash_base_addr</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">word_size</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">delay_usec</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">address_bits</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">opcode_bits</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">page_size</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">e1000_bus_info</span> <span class="p">{</span>
	<span class="k">enum</span> <span class="n">e1000_bus_width</span> <span class="n">width</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">func</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">e1000_fc_info</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">high_water</span><span class="p">;</span>          <span class="cm">/* Flow control high-water mark */</span>
	<span class="n">u32</span> <span class="n">low_water</span><span class="p">;</span>           <span class="cm">/* Flow control low-water mark */</span>
	<span class="n">u16</span> <span class="n">pause_time</span><span class="p">;</span>          <span class="cm">/* Flow control pause timer */</span>
	<span class="n">u16</span> <span class="n">refresh_time</span><span class="p">;</span>        <span class="cm">/* Flow control refresh timer */</span>
	<span class="n">bool</span> <span class="n">send_xon</span><span class="p">;</span>           <span class="cm">/* Flow control send XON */</span>
	<span class="n">bool</span> <span class="n">strict_ieee</span><span class="p">;</span>        <span class="cm">/* Strict IEEE mode */</span>
	<span class="k">enum</span> <span class="n">e1000_fc_mode</span> <span class="n">current_mode</span><span class="p">;</span> <span class="cm">/* FC mode in effect */</span>
	<span class="k">enum</span> <span class="n">e1000_fc_mode</span> <span class="n">requested_mode</span><span class="p">;</span> <span class="cm">/* FC mode requested by caller */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">e1000_dev_spec_82571</span> <span class="p">{</span>
	<span class="n">bool</span> <span class="n">laa_is_present</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">smb_counter</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">e1000_dev_spec_80003es2lan</span> <span class="p">{</span>
	<span class="n">bool</span>  <span class="n">mdic_wa_enable</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">e1000_shadow_ram</span> <span class="p">{</span>
	<span class="n">u16</span>  <span class="n">value</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">modified</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define E1000_ICH8_SHADOW_RAM_WORDS		2048</span>

<span class="k">struct</span> <span class="n">e1000_dev_spec_ich8lan</span> <span class="p">{</span>
	<span class="n">bool</span> <span class="n">kmrn_lock_loss_workaround_enabled</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">e1000_shadow_ram</span> <span class="n">shadow_ram</span><span class="p">[</span><span class="n">E1000_ICH8_SHADOW_RAM_WORDS</span><span class="p">];</span>
	<span class="n">bool</span> <span class="n">nvm_k1_enabled</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">eee_disable</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">eee_lp_ability</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">e1000_hw</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">e1000_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">;</span>

	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">hw_addr</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">flash_address</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">e1000_mac_info</span>  <span class="n">mac</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">e1000_fc_info</span>   <span class="n">fc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">e1000_phy_info</span>  <span class="n">phy</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">e1000_nvm_info</span>  <span class="n">nvm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">e1000_bus_info</span>  <span class="n">bus</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">e1000_host_mng_dhcp_cookie</span> <span class="n">mng_cookie</span><span class="p">;</span>

	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">e1000_dev_spec_82571</span>	<span class="n">e82571</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">e1000_dev_spec_80003es2lan</span> <span class="n">e80003es2lan</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">e1000_dev_spec_ich8lan</span>	<span class="n">ich8lan</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">dev_spec</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
