{
  "Top": "trisolv",
  "RtlTop": "trisolv",
  "RtlPrefix": "",
  "RtlSubPrefix": "trisolv_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu55c",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "L": {
      "index": "0",
      "direction": "in",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "L_address0",
          "name": "L_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "L_ce0",
          "name": "L_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "L_q0",
          "name": "L_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "x": {
      "index": "1",
      "direction": "inout",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "x_address0",
          "name": "x_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "x_ce0",
          "name": "x_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "x_we0",
          "name": "x_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "x_d0",
          "name": "x_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "x_q0",
          "name": "x_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "b": {
      "index": "2",
      "direction": "in",
      "srcType": "double*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "port",
          "interface": "b_address0",
          "name": "b_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "b_ce0",
          "name": "b_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "b_q0",
          "name": "b_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": ["config_interface -m_axi_latency=0"],
    "DirectiveTcl": ["set_directive_top trisolv -name trisolv"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "trisolv"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "1202 ~ 21482",
    "Latency": "1201"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "trisolv",
    "Version": "1.0",
    "DisplayName": "Trisolv",
    "Revision": "2114071293",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_trisolv_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/zqy\/LLM4CHIP\/dataset\/pair_slow_fast\/New\/polybench\/trisolv\/trisolv_slow.cpp"],
    "Vhdl": [
      "impl\/vhdl\/trisolv_ddiv_64ns_64ns_64_22_no_dsp_1.vhd",
      "impl\/vhdl\/trisolv_dmul_64ns_64ns_64_5_max_dsp_1.vhd",
      "impl\/vhdl\/trisolv_dsub_64ns_64ns_64_5_full_dsp_1.vhd",
      "impl\/vhdl\/trisolv_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/trisolv_trisolv_Pipeline_VITIS_LOOP_12_2.vhd",
      "impl\/vhdl\/trisolv.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/trisolv_ddiv_64ns_64ns_64_22_no_dsp_1.v",
      "impl\/verilog\/trisolv_dmul_64ns_64ns_64_5_max_dsp_1.v",
      "impl\/verilog\/trisolv_dsub_64ns_64ns_64_5_full_dsp_1.v",
      "impl\/verilog\/trisolv_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/trisolv_trisolv_Pipeline_VITIS_LOOP_12_2.v",
      "impl\/verilog\/trisolv.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/trisolv_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl",
      "impl\/misc\/trisolv_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl",
      "impl\/misc\/trisolv_dsub_64ns_64ns_64_5_full_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/trisolv.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "trisolv_ddiv_64ns_64ns_64_22_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 20 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name trisolv_ddiv_64ns_64ns_64_22_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "trisolv_dmul_64ns_64ns_64_5_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name trisolv_dmul_64ns_64ns_64_5_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "trisolv_dsub_64ns_64ns_64_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name trisolv_dsub_64ns_64ns_64_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "L_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "11",
      "portMap": {"L_address0": "DATA"},
      "ports": ["L_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "L"
        }]
    },
    "L_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"L_q0": "DATA"},
      "ports": ["L_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "L"
        }]
    },
    "x_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"x_address0": "DATA"},
      "ports": ["x_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "x_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "64",
      "portMap": {"x_d0": "DATA"},
      "ports": ["x_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "x_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"x_q0": "DATA"},
      "ports": ["x_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "x"
        }]
    },
    "b_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "6",
      "portMap": {"b_address0": "DATA"},
      "ports": ["b_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "b"
        }]
    },
    "b_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "64",
      "portMap": {"b_q0": "DATA"},
      "ports": ["b_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "b"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "L_address0": {
      "dir": "out",
      "width": "11"
    },
    "L_ce0": {
      "dir": "out",
      "width": "1"
    },
    "L_q0": {
      "dir": "in",
      "width": "64"
    },
    "x_address0": {
      "dir": "out",
      "width": "6"
    },
    "x_ce0": {
      "dir": "out",
      "width": "1"
    },
    "x_we0": {
      "dir": "out",
      "width": "1"
    },
    "x_d0": {
      "dir": "out",
      "width": "64"
    },
    "x_q0": {
      "dir": "in",
      "width": "64"
    },
    "b_address0": {
      "dir": "out",
      "width": "6"
    },
    "b_ce0": {
      "dir": "out",
      "width": "1"
    },
    "b_q0": {
      "dir": "in",
      "width": "64"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "trisolv",
      "Instances": [{
          "ModuleName": "trisolv_Pipeline_VITIS_LOOP_12_2",
          "InstanceName": "grp_trisolv_Pipeline_VITIS_LOOP_12_2_fu_99"
        }]
    },
    "Info": {
      "trisolv_Pipeline_VITIS_LOOP_12_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "trisolv": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "trisolv_Pipeline_VITIS_LOOP_12_2": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "",
          "LatencyWorst": "509",
          "PipelineIIMin": "2",
          "PipelineIIMax": "509",
          "PipelineII": "2 ~ 509",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.330"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_12_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "507",
            "Latency": "0 ~ 507",
            "PipelineII": "13",
            "PipelineDepth": "13"
          }],
        "Area": {
          "DSP": "11",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "1123",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "992",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "trisolv": {
        "Latency": {
          "LatencyBest": "1201",
          "LatencyAvg": "",
          "LatencyWorst": "21481",
          "PipelineIIMin": "1202",
          "PipelineIIMax": "21482",
          "PipelineII": "1202 ~ 21482",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.330"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_10_1",
            "TripCount": "40",
            "LatencyMin": "1200",
            "LatencyMax": "21480",
            "Latency": "1200 ~ 21480",
            "PipelineII": "",
            "PipelineDepthMin": "30",
            "PipelineDepthMax": "537",
            "PipelineDepth": "30 ~ 537"
          }],
        "Area": {
          "DSP": "11",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "1446",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1289",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-05-06 11:33:26 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2.2"
  }
}
