{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 17:36:16 2019 " "Info: Processing started: Wed Oct 16 17:36:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off InfraHard -c InfraHard --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off InfraHard -c InfraHard --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Control:controle\|state\[0\] " "Warning: Node \"Control:controle\|state\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Control:controle\|state\[4\] " "Warning: Node \"Control:controle\|state\[4\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Control:controle\|state\[1\] " "Warning: Node \"Control:controle\|state\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Control:controle\|state\[2\] " "Warning: Node \"Control:controle\|state\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Control:controle\|state\[3\] " "Warning: Node \"Control:controle\|state\[3\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "cpu.sv" "" { Text "C:/Users/lrsv/Documents/InfraHard/cpu.sv" 1 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Control:controle\|Selector14~0 " "Info: Detected gated clock \"Control:controle\|Selector14~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 33 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:controle\|Selector14~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Control:controle\|Estado\[3\] " "Info: Detected ripple clock \"Control:controle\|Estado\[3\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:controle\|Estado\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Control:controle\|Estado\[2\] " "Info: Detected ripple clock \"Control:controle\|Estado\[2\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:controle\|Estado\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Control:controle\|Estado\[1\] " "Info: Detected ripple clock \"Control:controle\|Estado\[1\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:controle\|Estado\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Control:controle\|Estado\[4\] " "Info: Detected ripple clock \"Control:controle\|Estado\[4\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:controle\|Estado\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Control:controle\|Estado\[0\] " "Info: Detected ripple clock \"Control:controle\|Estado\[0\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:controle\|Estado\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register Control:controle\|state\[2\] register Control:controle\|Estado\[2\] 153.75 MHz 6.504 ns Internal " "Info: Clock \"clock\" has Internal fmax of 153.75 MHz between source register \"Control:controle\|state\[2\]\" and destination register \"Control:controle\|Estado\[2\]\" (period= 6.504 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.534 ns + Longest register register " "Info: + Longest register to register delay is 0.534 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:controle\|state\[2\] 1 REG LCCOMB_X21_Y1_N18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X21_Y1_N18; Fanout = 1; REG Node = 'Control:controle\|state\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:controle|state[2] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.309 ns) 0.534 ns Control:controle\|Estado\[2\] 2 REG LCFF_X21_Y1_N1 7 " "Info: 2: + IC(0.225 ns) + CELL(0.309 ns) = 0.534 ns; Loc. = LCFF_X21_Y1_N1; Fanout = 7; REG Node = 'Control:controle\|Estado\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Control:controle|state[2] Control:controle|Estado[2] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 57.87 % ) " "Info: Total cell delay = 0.309 ns ( 57.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.225 ns ( 42.13 % ) " "Info: Total interconnect delay = 0.225 ns ( 42.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Control:controle|state[2] Control:controle|Estado[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.534 ns" { Control:controle|state[2] {} Control:controle|Estado[2] {} } { 0.000ns 0.225ns } { 0.000ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.628 ns - Smallest " "Info: - Smallest clock skew is -2.628 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.461 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns clock 1 CLK PIN_Y12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lrsv/Documents/InfraHard/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.618 ns) 2.461 ns Control:controle\|Estado\[2\] 2 REG LCFF_X21_Y1_N1 7 " "Info: 2: + IC(1.034 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X21_Y1_N1; Fanout = 7; REG Node = 'Control:controle\|Estado\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { clock Control:controle|Estado[2] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.427 ns ( 57.98 % ) " "Info: Total cell delay = 1.427 ns ( 57.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.034 ns ( 42.02 % ) " "Info: Total interconnect delay = 1.034 ns ( 42.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock Control:controle|Estado[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} Control:controle|Estado[2] {} } { 0.000ns 0.000ns 1.034ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 5.089 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 5.089 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns clock 1 CLK PIN_Y12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lrsv/Documents/InfraHard/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.712 ns) 2.555 ns Control:controle\|Estado\[1\] 2 REG LCFF_X21_Y1_N27 7 " "Info: 2: + IC(1.034 ns) + CELL(0.712 ns) = 2.555 ns; Loc. = LCFF_X21_Y1_N27; Fanout = 7; REG Node = 'Control:controle\|Estado\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { clock Control:controle|Estado[1] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.366 ns) 3.196 ns Control:controle\|Selector14~0 3 COMB LCCOMB_X21_Y1_N16 1 " "Info: 3: + IC(0.275 ns) + CELL(0.366 ns) = 3.196 ns; Loc. = LCCOMB_X21_Y1_N16; Fanout = 1; COMB Node = 'Control:controle\|Selector14~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { Control:controle|Estado[1] Control:controle|Selector14~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 4.125 ns Control:controle\|Selector14~0clkctrl 4 COMB CLKCTRL_G4 5 " "Info: 4: + IC(0.929 ns) + CELL(0.000 ns) = 4.125 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'Control:controle\|Selector14~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Control:controle|Selector14~0 Control:controle|Selector14~0clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.053 ns) 5.089 ns Control:controle\|state\[2\] 5 REG LCCOMB_X21_Y1_N18 1 " "Info: 5: + IC(0.911 ns) + CELL(0.053 ns) = 5.089 ns; Loc. = LCCOMB_X21_Y1_N18; Fanout = 1; REG Node = 'Control:controle\|state\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { Control:controle|Selector14~0clkctrl Control:controle|state[2] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.940 ns ( 38.12 % ) " "Info: Total cell delay = 1.940 ns ( 38.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.149 ns ( 61.88 % ) " "Info: Total interconnect delay = 3.149 ns ( 61.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.089 ns" { clock Control:controle|Estado[1] Control:controle|Selector14~0 Control:controle|Selector14~0clkctrl Control:controle|state[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.089 ns" { clock {} clock~combout {} Control:controle|Estado[1] {} Control:controle|Selector14~0 {} Control:controle|Selector14~0clkctrl {} Control:controle|state[2] {} } { 0.000ns 0.000ns 1.034ns 0.275ns 0.929ns 0.911ns } { 0.000ns 0.809ns 0.712ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock Control:controle|Estado[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} Control:controle|Estado[2] {} } { 0.000ns 0.000ns 1.034ns } { 0.000ns 0.809ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.089 ns" { clock Control:controle|Estado[1] Control:controle|Selector14~0 Control:controle|Selector14~0clkctrl Control:controle|state[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.089 ns" { clock {} clock~combout {} Control:controle|Estado[1] {} Control:controle|Selector14~0 {} Control:controle|Selector14~0clkctrl {} Control:controle|state[2] {} } { 0.000ns 0.000ns 1.034ns 0.275ns 0.929ns 0.911ns } { 0.000ns 0.809ns 0.712ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 33 -1 0 } } { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 27 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Control:controle|state[2] Control:controle|Estado[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.534 ns" { Control:controle|state[2] {} Control:controle|Estado[2] {} } { 0.000ns 0.225ns } { 0.000ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock Control:controle|Estado[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} Control:controle|Estado[2] {} } { 0.000ns 0.000ns 1.034ns } { 0.000ns 0.809ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.089 ns" { clock Control:controle|Estado[1] Control:controle|Selector14~0 Control:controle|Selector14~0clkctrl Control:controle|state[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.089 ns" { clock {} clock~combout {} Control:controle|Estado[1] {} Control:controle|Selector14~0 {} Control:controle|Selector14~0clkctrl {} Control:controle|state[2] {} } { 0.000ns 0.000ns 1.034ns 0.275ns 0.929ns 0.911ns } { 0.000ns 0.809ns 0.712ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 25 " "Warning: Circuit may not operate. Detected 25 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Control:controle\|Estado\[1\] Control:controle\|state\[3\] clock 1.739 ns " "Info: Found hold time violation between source  pin or register \"Control:controle\|Estado\[1\]\" and destination pin or register \"Control:controle\|state\[3\]\" for clock \"clock\" (Hold time is 1.739 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.632 ns + Largest " "Info: + Largest clock skew is 2.632 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 5.093 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 5.093 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns clock 1 CLK PIN_Y12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lrsv/Documents/InfraHard/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.712 ns) 2.555 ns Control:controle\|Estado\[1\] 2 REG LCFF_X21_Y1_N27 7 " "Info: 2: + IC(1.034 ns) + CELL(0.712 ns) = 2.555 ns; Loc. = LCFF_X21_Y1_N27; Fanout = 7; REG Node = 'Control:controle\|Estado\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.746 ns" { clock Control:controle|Estado[1] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.366 ns) 3.196 ns Control:controle\|Selector14~0 3 COMB LCCOMB_X21_Y1_N16 1 " "Info: 3: + IC(0.275 ns) + CELL(0.366 ns) = 3.196 ns; Loc. = LCCOMB_X21_Y1_N16; Fanout = 1; COMB Node = 'Control:controle\|Selector14~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { Control:controle|Estado[1] Control:controle|Selector14~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.000 ns) 4.125 ns Control:controle\|Selector14~0clkctrl 4 COMB CLKCTRL_G4 5 " "Info: 4: + IC(0.929 ns) + CELL(0.000 ns) = 4.125 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'Control:controle\|Selector14~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.929 ns" { Control:controle|Selector14~0 Control:controle|Selector14~0clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.915 ns) + CELL(0.053 ns) 5.093 ns Control:controle\|state\[3\] 5 REG LCCOMB_X21_Y1_N4 1 " "Info: 5: + IC(0.915 ns) + CELL(0.053 ns) = 5.093 ns; Loc. = LCCOMB_X21_Y1_N4; Fanout = 1; REG Node = 'Control:controle\|state\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { Control:controle|Selector14~0clkctrl Control:controle|state[3] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.940 ns ( 38.09 % ) " "Info: Total cell delay = 1.940 ns ( 38.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.153 ns ( 61.91 % ) " "Info: Total interconnect delay = 3.153 ns ( 61.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.093 ns" { clock Control:controle|Estado[1] Control:controle|Selector14~0 Control:controle|Selector14~0clkctrl Control:controle|state[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.093 ns" { clock {} clock~combout {} Control:controle|Estado[1] {} Control:controle|Selector14~0 {} Control:controle|Selector14~0clkctrl {} Control:controle|state[3] {} } { 0.000ns 0.000ns 1.034ns 0.275ns 0.929ns 0.915ns } { 0.000ns 0.809ns 0.712ns 0.366ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.461 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns clock 1 CLK PIN_Y12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lrsv/Documents/InfraHard/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.618 ns) 2.461 ns Control:controle\|Estado\[1\] 2 REG LCFF_X21_Y1_N27 7 " "Info: 2: + IC(1.034 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X21_Y1_N27; Fanout = 7; REG Node = 'Control:controle\|Estado\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { clock Control:controle|Estado[1] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.427 ns ( 57.98 % ) " "Info: Total cell delay = 1.427 ns ( 57.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.034 ns ( 42.02 % ) " "Info: Total interconnect delay = 1.034 ns ( 42.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock Control:controle|Estado[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} Control:controle|Estado[1] {} } { 0.000ns 0.000ns 1.034ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.093 ns" { clock Control:controle|Estado[1] Control:controle|Selector14~0 Control:controle|Selector14~0clkctrl Control:controle|state[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.093 ns" { clock {} clock~combout {} Control:controle|Estado[1] {} Control:controle|Selector14~0 {} Control:controle|Selector14~0clkctrl {} Control:controle|state[3] {} } { 0.000ns 0.000ns 1.034ns 0.275ns 0.929ns 0.915ns } { 0.000ns 0.809ns 0.712ns 0.366ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock Control:controle|Estado[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} Control:controle|Estado[1] {} } { 0.000ns 0.000ns 1.034ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.799 ns - Shortest register register " "Info: - Shortest register to register delay is 0.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:controle\|Estado\[1\] 1 REG LCFF_X21_Y1_N27 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N27; Fanout = 7; REG Node = 'Control:controle\|Estado\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:controle|Estado[1] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns Control:controle\|WideOr22~0 2 COMB LCCOMB_X21_Y1_N26 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X21_Y1_N26; Fanout = 1; COMB Node = 'Control:controle\|WideOr22~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { Control:controle|Estado[1] Control:controle|WideOr22~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.154 ns) 0.799 ns Control:controle\|state\[3\] 3 REG LCCOMB_X21_Y1_N4 1 " "Info: 3: + IC(0.312 ns) + CELL(0.154 ns) = 0.799 ns; Loc. = LCCOMB_X21_Y1_N4; Fanout = 1; REG Node = 'Control:controle\|state\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.466 ns" { Control:controle|WideOr22~0 Control:controle|state[3] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.487 ns ( 60.95 % ) " "Info: Total cell delay = 0.487 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.312 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.312 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { Control:controle|Estado[1] Control:controle|WideOr22~0 Control:controle|state[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.799 ns" { Control:controle|Estado[1] {} Control:controle|WideOr22~0 {} Control:controle|state[3] {} } { 0.000ns 0.000ns 0.312ns } { 0.000ns 0.333ns 0.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 27 -1 0 } } { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 33 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.093 ns" { clock Control:controle|Estado[1] Control:controle|Selector14~0 Control:controle|Selector14~0clkctrl Control:controle|state[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.093 ns" { clock {} clock~combout {} Control:controle|Estado[1] {} Control:controle|Selector14~0 {} Control:controle|Selector14~0clkctrl {} Control:controle|state[3] {} } { 0.000ns 0.000ns 1.034ns 0.275ns 0.929ns 0.915ns } { 0.000ns 0.809ns 0.712ns 0.366ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock Control:controle|Estado[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} Control:controle|Estado[1] {} } { 0.000ns 0.000ns 1.034ns } { 0.000ns 0.809ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.799 ns" { Control:controle|Estado[1] Control:controle|WideOr22~0 Control:controle|state[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.799 ns" { Control:controle|Estado[1] {} Control:controle|WideOr22~0 {} Control:controle|state[3] {} } { 0.000ns 0.000ns 0.312ns } { 0.000ns 0.333ns 0.154ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock state\[6\] Control:controle\|Estado\[3\] 7.212 ns register " "Info: tco from clock \"clock\" to destination pin \"state\[6\]\" through register \"Control:controle\|Estado\[3\]\" is 7.212 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.461 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.461 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.809 ns) 0.809 ns clock 1 CLK PIN_Y12 5 " "Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_Y12; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lrsv/Documents/InfraHard/cpu.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.618 ns) 2.461 ns Control:controle\|Estado\[3\] 2 REG LCFF_X21_Y1_N13 8 " "Info: 2: + IC(1.034 ns) + CELL(0.618 ns) = 2.461 ns; Loc. = LCFF_X21_Y1_N13; Fanout = 8; REG Node = 'Control:controle\|Estado\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.652 ns" { clock Control:controle|Estado[3] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.427 ns ( 57.98 % ) " "Info: Total cell delay = 1.427 ns ( 57.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.034 ns ( 42.02 % ) " "Info: Total interconnect delay = 1.034 ns ( 42.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock Control:controle|Estado[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} Control:controle|Estado[3] {} } { 0.000ns 0.000ns 1.034ns } { 0.000ns 0.809ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.657 ns + Longest register pin " "Info: + Longest register to pin delay is 4.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:controle\|Estado\[3\] 1 REG LCFF_X21_Y1_N13 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y1_N13; Fanout = 8; REG Node = 'Control:controle\|Estado\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:controle|Estado[3] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/lrsv/Documents/InfraHard/control.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.669 ns) + CELL(1.988 ns) 4.657 ns state\[6\] 2 PIN PIN_C13 0 " "Info: 2: + IC(2.669 ns) + CELL(1.988 ns) = 4.657 ns; Loc. = PIN_C13; Fanout = 0; PIN Node = 'state\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.657 ns" { Control:controle|Estado[3] state[6] } "NODE_NAME" } } { "cpu.sv" "" { Text "C:/Users/lrsv/Documents/InfraHard/cpu.sv" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.988 ns ( 42.69 % ) " "Info: Total cell delay = 1.988 ns ( 42.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.669 ns ( 57.31 % ) " "Info: Total interconnect delay = 2.669 ns ( 57.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.657 ns" { Control:controle|Estado[3] state[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.657 ns" { Control:controle|Estado[3] {} state[6] {} } { 0.000ns 2.669ns } { 0.000ns 1.988ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { clock Control:controle|Estado[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.461 ns" { clock {} clock~combout {} Control:controle|Estado[3] {} } { 0.000ns 0.000ns 1.034ns } { 0.000ns 0.809ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.657 ns" { Control:controle|Estado[3] state[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.657 ns" { Control:controle|Estado[3] {} state[6] {} } { 0.000ns 2.669ns } { 0.000ns 1.988ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 9 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 17:36:16 2019 " "Info: Processing ended: Wed Oct 16 17:36:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
