// =============================================================================
// Company              : Unversity of Glasgow, Comuting Science
// Template Author      :        Syed Waqar Nabi
//
// Project Name         : TyTra
//
// Target Devices       : Stratix V 
//
// Generated Design Name: untitled
// Generated Module Name: testbench 
// Generator Version    : R17.0
// Generator TimeStamp  : Thu Dec 12 16:02:07 2019
// 
// Dependencies         : <dependencies>
//
// 
// =============================================================================

// =============================================================================
// General Description
// -----------------------------------------------------------------------------
//============================================================================= 


// ******** NOTE: This testbench requires expected results to be placed in ../../../../../../../c/verifyChex.dat **********
//                The generated code should automatically be at this position relative to the C folder            
// NOTE: above comment is obsolete?
// obsolete?
//Should I simulate stalls?
//`define SIMSTALL
 
`define TY_GVECT    1 

//The distinction between DATAW and STREAMW is important when using floats with 
//flopoco
  // DATAW: is the width of the data "payload"
  // STREAMW: may have additional control bits appended (e.g. 2 bits in case of flopoco)
`define DATAW       32
`define STREAMW     32

`define SIZE        1024
`define SIZEOUTPUT  1024
  //in case of reduction operation, size of output may be different from the input.
`define NINPUTS     4+0
`define NOUTPUTS    4+0

`define AXI_GMEM_DATAW `DATAW*`NINPUTS*`TY_GVECT

`define FLOAT

//verify results up to how many decimal places
`define VERPRECBITS 1
`define VERPREC     10**`VERPRECBITS

module testbench;
 //helper functions for SP-floats
`include "spFloatHelpers.v" 

// -----------------------------------------------------------------------------
// ** Parameters, and Locals
// -----------------------------------------------------------------------------
// Inputs to uut
reg   clk ;
reg   rst_n ;

//AXI-stream control signals to DUT  
reg  ivalid_todut_r;
wire ivalid_todut  ;
wire oready_todut  = 1'b1;
wire ovalid_fromdut;
wire iready_fromdut;  //combined signal
wire iready_fromdut0;
wire iready_fromdut1;
wire iready_fromdut2;
wire iready_fromdut3;


//index and WI counters
reg  [`DATAW-1:0] lincount; 
reg  [`DATAW-1:0] wi_count; 

//wires for accessing child ports
wire signed [`STREAMW-1:0] x_stream_data_s0;
wire signed [`STREAMW-1:0] u_stream_data_s0;
wire signed [`STREAMW-1:0] v_stream_data_s0;
wire signed [`STREAMW-1:0] y_stream_data_s0;
wire signed [`STREAMW-1:0] xn_stream_data_s0;
wire signed [`STREAMW-1:0] un_stream_data_s0;
wire signed [`STREAMW-1:0] vn_stream_data_s0;
wire signed [`STREAMW-1:0] yn_stream_data_s0;


//other variables
reg signed [`DATAW-1:0]  resultfromC     [0:(`SIZE*3)];  
integer           success;
integer           endsim;

// -----------------------------------------------------------------------------
// ** File handlers
// -----------------------------------------------------------------------------
////integer fhandle1;
integer flog;	    // output for man
integer fverify;	// output for machine
//
initial
begin
  flog    = $fopen("LOG.log");
  fverify = $fopen("verifyhdl.dat");	
end

// -----------------------------------------------------------------------------
// ** Initialize
// -----------------------------------------------------------------------------

//arrays in the dram
reg signed [`DATAW-1:0]  x  [0:`SIZE-1];
reg signed [`DATAW-1:0]  u  [0:`SIZE-1];
reg signed [`DATAW-1:0]  v  [0:`SIZE-1];
reg signed [`DATAW-1:0]  y  [0:`SIZE-1];
reg signed [`DATAW-1:0]  xn  [0:`SIZE-1];
reg signed [`DATAW-1:0]  un  [0:`SIZE-1];
reg signed [`DATAW-1:0]  vn  [0:`SIZE-1];
reg signed [`DATAW-1:0]  yn  [0:`SIZE-1];


//fill up the  buffer with data
integer index0;
initial 
  for (index0=0; index0 < `SIZE; index0 = index0 + 1) begin
    x[index0] = realtobitsSingle(3.14+index0+1);
    u[index0] = realtobitsSingle(3.14+index0+1);
    v[index0] = realtobitsSingle(3.14+index0+1);
    y[index0] = realtobitsSingle(3.14+index0+1);
    xn[index0] = 0;
    un[index0] = 0;
    vn[index0] = 0;
    yn[index0] = 0;

  end
  
////zero padding  
//integer index1;
//initial 
//  for (index1=`SIZE; index1 < `SIZE+`IN_OUT_LAT; index1 = index1 + 1) begin
//<zeropadarrays-not>  
//  end
//
initial begin
////golden result from C
$readmemh("../../../../../../c/verifyChex.dat", resultfromC);


end

// -----------------------------------------------------------------------------
// ** Instantiations
// -----------------------------------------------------------------------------

wire [(`STREAMW*`TY_GVECT*`NINPUTS)-1 :0]  packed_data_in;
wire [(`STREAMW*`TY_GVECT*`NOUTPUTS)-1:0]  packed_data_out;

assign packed_data_in  =  {
   x_stream_data_s0
  ,u_stream_data_s0
  ,v_stream_data_s0
  ,y_stream_data_s0
};

assign { xn_stream_data_s0 ,un_stream_data_s0 ,vn_stream_data_s0 ,yn_stream_data_s0 } = packed_data_out;

func_hdl_top 
#(
   .C_DATA_WIDTH   (`AXI_GMEM_DATAW) 
  )
func_hdl_top_i
(
   .aclk      (clk)
  ,.areset    (~rst_n)
  //,.s_tvalid  ({ivalid_todut, ivalid_todut, ivalid_todut, ivalid_todut}) //since inputs coalesced into a single data signal, no need to do this now
  ,.s_tvalid  (ivalid_todut)
  ,.s_tdata   (packed_data_in)
  //,.s_tready  ({iready_fromdut0, iready_fromdut1, iready_fromdut2, iready_fromdut3}) //since outputs coalesced into a single data signal, no need to do this now
  ,.s_tready  (iready_fromdut)
  ,.m_tvalid  (ovalid_fromdut)    
  ,.m_tdata   (packed_data_out)
  ,.m_tready  (oready_todut)
  
 );
 
//since input nodes are (supposed to be) synchronized can use iready from any one of them - OBS as inputs are now coalesced into a single signal
//assign iready_fromdut = iready_fromdut0;

//<connectchildports-not>  

// -----------------------------------------------------------------------------
// ** CLK and RST_N
// -----------------------------------------------------------------------------
initial 
  clk   <= 0;
  
always
  #(5) clk = ~clk;
  
initial 
begin
  // RESET PULSE
  rst_n <= 1'b0; 
  @(posedge clk);
  @(posedge clk);  
  rst_n <= 1'b1; 
end

reg [63:0] cycle_counter;
always @(posedge clk)
  if(~rst_n)
  cycle_counter <= 0;
 else
  cycle_counter <= cycle_counter+1;


// -----------------------------------------------------------------------------
// ** control signals/counters
// -----------------------------------------------------------------------------
    
//a little counter to make ivalid last longer
reg [1:0] ivalid_count;

always @(posedge clk) begin
  if(~rst_n)
   ivalid_count <=0;
  else
   ivalid_count <= ivalid_count + 1;
end

//ivalid to DUT (randomly negate to simulate SHELL behaviour)
//-----------------------------------------------------------
//generate a random number, and then use it to create a boolean
//that is negated for ~10% of the time
//NOTE/TODO: the reset dependence was added as float datapath was failing
// --> test it again with integers
always @(posedge clk) begin
  if(~rst_n)
    ivalid_todut_r <= 0;
  else begin
`ifdef SIMSTALL
  //if ivalid was negated, and the count is not zero (75% probability), then keep it negated
  //should occassionally ivalid negated longer, upto 3 (4?) cycles
  if (!(ivalid_todut_r) && (ivalid_count !=0))
    ivalid_todut_r <= ivalid_todut_r;
  //otherwise, assign ivalid = 1 unless this following, infrequent condition is satisfied
  else
  ivalid_todut_r <= ~(($urandom%(`SIZE))==0);   //less frequent ivalid negations
  //ivalid <= ~(($urandom%(`SIZE/4))==0); //more frequent 
  //ivalid <= ~(($urandom%11)==0);        //much more frequent
`else
  ivalid_todut_r <= 1;  
  //ivalid_todut_r <= iready_fromdut;  
`endif  
  end//else
end//always

//ivalid to DUT only *IF* I can see iready from it first 
//I follow if VALID *after* READY protocol; otherwise data starts propagating when iready not asserted
//So ivalid_todut now takes into account iready from DUT, and hence we can use this as the main
//control signal for controlling the flow/stall of the pipeline
assign ivalid_todut = ivalid_todut_r & iready_fromdut;

//IGNORE COMMENT
//ivalid to DUT only *IF* I can see iready from it first 
//tag1
//I follow if VALID *after* READ protocol; otherwise data starts propagating when iready not asserted
//SO.. ivalid should be asserted ALL THE TIME. When BOTH ivalid AND iready asserted, SUPPLY DATA
//assign ivalid_todut = ivalid_todut_r ;//& iready_fromdut;
//\IGNORE COMMENT
  
//linear index counter to keep track of where we are, and input to the DUT
//------------------------------------------
always @(posedge clk)
  if(~rst_n)
    lincount <= 0;
  else if ((ivalid_todut & iready_fromdut) && (lincount>=`SIZE-1))
    lincount <= 0;
  //see comment at tag1  
  else if (ivalid_todut & iready_fromdut)
  //else if (ivalid_todut)
    lincount <= lincount + `TY_GVECT;
  else  
    lincount <= lincount;
    
//linear index counter to keep track of where we are at the output
//------------------------------------------
reg [31:0] effaddr;

always @(posedge clk)
  if(~rst_n)
    effaddr <= 0;
  //increment if output from DUT valid
  else if (ovalid_fromdut)
    if (effaddr==`SIZE-`TY_GVECT)
      effaddr <= 0;
    else 
      effaddr <= effaddr + `TY_GVECT;
  else  
    effaddr <= effaddr;      
    
  //else if ((ivalid_todut & iready_fromdut) && (effaddr==`SIZE-`TY_GVECT))
  //  effaddr <= 0;
  ////increment if output from DUT valid
  //else if (ovalid_fromdut)
  //  effaddr <= effaddr + `TY_GVECT;
  //else  
  //  effaddr <= effaddr;    
    
//work instance counter    
//------------------------------------------
always @(posedge clk)
  if(~rst_n)
    wi_count <= 0;
  else if ((lincount==`SIZE-`TY_GVECT) && ivalid_todut)
    wi_count <= wi_count + 1;
  else
    wi_count <= wi_count;  
    
// -----------------------------------------------------------------------------
// ** reading/writing the "dram" arrays 
// -----------------------------------------------------------------------------

//wire [31:0] effaddr = lincount-(`IN_OUT_LAT*1);

assign x_stream_data_s0 =  x[lincount+0] ;
assign u_stream_data_s0 =  u[lincount+0] ;
assign v_stream_data_s0 =  v[lincount+0] ;
assign y_stream_data_s0 =  y[lincount+0] ;

                            
// writing back to drams...
always @(posedge clk) 
  if(ovalid_fromdut) begin 
    xn[effaddr+0] <= xn_stream_data_s0;
    un[effaddr+0] <= un_stream_data_s0;
    vn[effaddr+0] <= vn_stream_data_s0;
    yn[effaddr+0] <= yn_stream_data_s0;

  end



// -----------------------------------------------------------------------------
// ** Logging/displaying results
// -----------------------------------------------------------------------------
initial  begin
  $fdisplay(fverify, ":: Time stamp = Thu Dec 12 16:02:07 2019 ::\n\n");
  $fdisplay(fverify, "\t\t           time   index    resultfromC[index]  yn[index]");
end

initial begin
  success = 1;
  endsim = 0;
end
//check result when counter has reached limit (minus vect width if applicable), and final result is valid 
wire  checkResultCond  = ((effaddr==`SIZEOUTPUT-`TY_GVECT) && (ovalid_fromdut)); 
reg   checkResultCond_r;
always @(posedge clk)
 checkResultCond_r <= checkResultCond;


integer index;

//these variables used only when fp data
real scalarResGold;
real scalarResCalc;
integer scalarResGold2Compare;
integer scalarResCalc2Compare;

always @ (posedge clk)  begin
  if(checkResultCond_r) begin
    for(index = 0; index < `SIZEOUTPUT; index=index+1 ) begin
//---------
`ifdef FLOAT
//---------
       scalarResGold = bitstorealSingle(resultfromC[index]);
       scalarResCalc = bitstorealSingle(yn[index]);
       scalarResGold2Compare=$rtoi(`VERPREC*scalarResGold);
       scalarResCalc2Compare=$rtoi(`VERPREC*scalarResCalc);

       $display("Comparing at index=%d, Gold = %f, Calc = %f"
                 ,index
                 //, scalarResGold2Compare
                 //, scalarResCalc2Compare
                 , scalarResGold
                 , scalarResCalc
                );       
       
      $fdisplay(fverify, $time/(5*2), "%d\t||%f\t%f"
                       , index
                       , scalarResGold
                       , scalarResCalc
                );
        if(scalarResGold2Compare!=scalarResCalc2Compare) begin
          $display("FAIL: Verification failed at index=%d, expected = %f, calc = %f"
                    ,index
                    ,scalarResGold
                    ,scalarResCalc
                   );
          success=0;
        end//if
    end//for
//---------
//integer data
`else
//---------
      $fdisplay(fverify, $time/(5*2), "%d\t||%d\t%d"
      //$fdisplay(fverify, $time/(5*2), "%d\t||\t%d"
                       , index
                       , resultfromC[index]
                       , yn[index]
                );
                
        if(resultfromC[index]!==yn[index]) begin
          $display("FAIL: Verification failed at index=%d, expected = %d, calc = %d"
                    ,index
                    ,resultfromC[index]
                    ,yn[index]
                   );
          success=0;
        end//if
        else begin
        //  $display("OK at index=%d, expected = %d, calc = %d"
        //            ,index
        //            ,resultfromC[index]
        //            ,yn[index]
        //           );
        end        
    end//for
//---------
`endif
//---------
    
    if(success)
      $display("TEST PASSED WITH NO ERRORS!");
    else
      $display("TEST FAIL!!!");
    
    $display("Simulated cycles = %d", cycle_counter);
    
    $fclose(flog);
    $fclose(fverify);
    $stop;
  end//if
end//always  
  
// // -----------------------------------------------------------------------------
// // ** Logging/displaying results
// // -----------------------------------------------------------------------------
// initial 
//   $fdisplay(fverify, "\t\t           time   index    resultfromC[index]  xn[index]");
// 
// initial begin
//   success = 1;
//   endsim = 0;
// end
// 
// //wire  checkResultCond  = (lincount>=`SIZE-1+(`IN_OUT_LAT*1)); 
// wire  checkResultCond  = (lincount==`SIZE-1+(`IN_OUT_LAT*1)); 
// reg   checkResultCond_r;
// always @(posedge clk)
//  checkResultCond_r <= checkResultCond;
// 
// 
//  
// integer index;
// real scalarResGold;
// real scalarResCalc;
// integer scalarResGold2Compare;
// integer scalarResCalc2Compare;
// 
// always @ (posedge clk)  begin
//   if(checkResultCond_r) begin
//     for(index = 0; index < `SIZE; index=index+1 ) begin
//        scalarResGold = bitstorealSingle(resultfromC[index]);
//        scalarResCalc = bitstorealSingle(xn[index]);
//        scalarResGold2Compare=$rtoi(`VERPREC*scalarResGold);
//        scalarResCalc2Compare=$rtoi(`VERPREC*scalarResCalc);
// 
//        $display("Comparing at index=%d, Gold = %d, Calc = %d"
//                  ,index
//                  , scalarResGold2Compare
//                  , scalarResCalc2Compare
//                 );       
//        
//       $fdisplay(fverify, $time/(5*2), "%d\t||%f\t%f"
//                        , index
//                        , scalarResGold
//                        , scalarResCalc
//                 );
//         if(scalarResGold2Compare!=scalarResCalc2Compare) begin
//           $display("FAIL: Verification failed at index=%d, expected = %f, calc = %f"
//                     ,index
//                     , scalarResGold
//                     , scalarResCalc
//                    );
//           success=0;
//         end//if
//     end//for
//     
//     if(success)
//       $display("TEST PASSED WITH NO ERRORS!");
//     else
//       $display("TEST FAIL!!!");
//     
//     $fclose(flog);
//     $fclose(fverify);
//     $stop;
//   end//if
// end//always
//   
//   

endmodule
