// Seed: 3629276265
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  assign module_1.id_1 = 0;
  inout wire id_1;
  always $unsigned(22);
  ;
  assign id_7 = id_1 - 1;
  assign id_1 = id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd57,
    parameter id_4 = 32'd14
) (
    input wire _id_0,
    output logic id_1,
    input wor id_2,
    input wire id_3#(1 - 1),
    input tri _id_4,
    input supply1 id_5,
    output wand id_6
);
  assign id_6 = id_4;
  wire id_8;
  ;
  logic [id_0 : -1] id_9;
  assign id_6 = 1;
  and primCall (id_1, id_3, id_2, id_9, id_8);
  module_0 modCall_1 (
      id_9,
      id_8,
      id_9,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_9
  );
  wire id_10;
  always @(~id_3 or negedge id_9);
  always id_1 = id_5;
  wire [1 : id_4] id_11;
endmodule
