<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>MOV (vector to tile, four registers)</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">MOV (vector to tile, four registers)</h2><p>Move four vector registers to four ZA tile slices</p>
      <p class="aml">The instruction operates on four consecutive horizontal or vertical slices within a named ZA tile of the specified element size.</p>
      <p class="aml">The consecutive slice numbers within the tile are selected starting from the sum of the slice index register and immediate offset, modulo the number of such elements in a vector. The immediate offset is a multiple of 4 in the range 0 to the number of elements in a 128-bit vector segment minus 4.</p>
      <p class="aml">This instruction is unpredicated.</p>
    <p>
        This is an alias of
        <a href="mova_za4_z.html">MOVA (vector to tile, four registers)</a>.
        This means:
      </p><ul><li>
          The encodings in this description are named to match the encodings of
          <a href="mova_za4_z.html">MOVA (vector to tile, four registers)</a>.
        </li><li>The description of <a href="mova_za4_z.html">MOVA (vector to tile, four registers)</a> gives the operational pseudocode, any <span class="arm-defined-word">constrained unpredictable</span> behavior, and any operational information for this instruction.</li></ul>
    <p class="desc">
      It has encodings from 4 classes:
      <a href="#iclass_per_byte">8-bit</a>
      , 
      <a href="#iclass_per_halfword">16-bit</a>
      , 
      <a href="#iclass_per_word">32-bit</a>
       and 
      <a href="#iclass_per_doubleword">64-bit</a>
    </p>
    <h3 class="classheading"><a id="iclass_per_byte"/>8-bit</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">V</td><td colspan="2" class="lr">Rs</td><td class="l">0</td><td>0</td><td class="r">1</td><td colspan="3" class="lr">Zn</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">0</td><td colspan="2" class="lr">off2</td></tr><tr class="secondrow"><td colspan="2"/><td colspan="6"/><td class="droppedname">size&lt;1&gt;</td><td class="droppedname">size&lt;0&gt;</td><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td colspan="3"/><td colspan="3"/><td colspan="3"/><td/><td/><td colspan="2"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding"/><a id="MOV_mova_za4_z_b1"/><p class="asm-code">MOV     ZA0<a href="#sa_hv" title="Horizontal or vertical slice indicator (field &quot;V&quot;) [H,V]">&lt;HV&gt;</a>.B[<a href="#sa_ws" title="32-bit slice index register W12-W15 (field &quot;Rs&quot;)">&lt;Ws&gt;</a>, <a href="#sa_offsf" title="Slice index offset, pointing to first of four consecutive slices, encoded as &quot;off2&quot; field times 4 (field off2)">&lt;offsf&gt;</a>:<a href="#sa_offsl" title="Slice index offset, pointing to last of four consecutive slices, encoded as &quot;off2&quot; field times 4 plus 3 (field off2)">&lt;offsl&gt;</a>], { <a href="#sa_zn1" title="First scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn1&gt;</a>.B-<a href="#sa_zn4" title="Fourth scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn4&gt;</a>.B }</p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="mova_za4_z.html#mova_za4_z_b1">MOVA</a>    ZA0<a href="#sa_hv" title="Horizontal or vertical slice indicator (field &quot;V&quot;) [H,V]">&lt;HV&gt;</a>.B[<a href="#sa_ws" title="32-bit slice index register W12-W15 (field &quot;Rs&quot;)">&lt;Ws&gt;</a>, <a href="#sa_offsf" title="Slice index offset, pointing to first of four consecutive slices, encoded as &quot;off2&quot; field times 4 (field off2)">&lt;offsf&gt;</a>:<a href="#sa_offsl" title="Slice index offset, pointing to last of four consecutive slices, encoded as &quot;off2&quot; field times 4 plus 3 (field off2)">&lt;offsl&gt;</a>], { <a href="#sa_zn1" title="First scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn1&gt;</a>.B-<a href="#sa_zn4" title="Fourth scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn4&gt;</a>.B }</p>
          <p class="equivto">
          and is always the preferred disassembly.
        </p>
        </div>
    <h3 class="classheading"><a id="iclass_per_halfword"/>16-bit</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">V</td><td colspan="2" class="lr">Rs</td><td class="l">0</td><td>0</td><td class="r">1</td><td colspan="3" class="lr">Zn</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">0</td><td class="lr">ZAd</td><td class="lr">o1</td></tr><tr class="secondrow"><td colspan="2"/><td colspan="6"/><td class="droppedname">size&lt;1&gt;</td><td class="droppedname">size&lt;0&gt;</td><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td colspan="3"/><td colspan="3"/><td colspan="3"/><td/><td/><td/><td/></tr></tbody></table></div><div class="encoding"><h4 class="encoding"/><a id="MOV_mova_za4_z_h1"/><p class="asm-code">MOV     <a href="#sa_zad_1" title="ZA tile ZA0-ZA1 to be accessed (field &quot;ZAd&quot;)">&lt;ZAd&gt;</a><a href="#sa_hv" title="Horizontal or vertical slice indicator (field &quot;V&quot;) [H,V]">&lt;HV&gt;</a>.H[<a href="#sa_ws" title="32-bit slice index register W12-W15 (field &quot;Rs&quot;)">&lt;Ws&gt;</a>, <a href="#sa_offsf_2" title="Slice index offset, pointing to first of four consecutive slices, encoded as &quot;o1&quot; field times 4 (field o1)">&lt;offsf&gt;</a>:<a href="#sa_offsl_2" title="Slice index offset, pointing to last of four consecutive slices, encoded as &quot;o1&quot; field times 4 plus 3 (field o1)">&lt;offsl&gt;</a>], { <a href="#sa_zn1" title="First scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn1&gt;</a>.H-<a href="#sa_zn4" title="Fourth scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn4&gt;</a>.H }</p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="mova_za4_z.html#mova_za4_z_h1">MOVA</a>    <a href="#sa_zad_1" title="ZA tile ZA0-ZA1 to be accessed (field &quot;ZAd&quot;)">&lt;ZAd&gt;</a><a href="#sa_hv" title="Horizontal or vertical slice indicator (field &quot;V&quot;) [H,V]">&lt;HV&gt;</a>.H[<a href="#sa_ws" title="32-bit slice index register W12-W15 (field &quot;Rs&quot;)">&lt;Ws&gt;</a>, <a href="#sa_offsf_2" title="Slice index offset, pointing to first of four consecutive slices, encoded as &quot;o1&quot; field times 4 (field o1)">&lt;offsf&gt;</a>:<a href="#sa_offsl_2" title="Slice index offset, pointing to last of four consecutive slices, encoded as &quot;o1&quot; field times 4 plus 3 (field o1)">&lt;offsl&gt;</a>], { <a href="#sa_zn1" title="First scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn1&gt;</a>.H-<a href="#sa_zn4" title="Fourth scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn4&gt;</a>.H }</p>
          <p class="equivto">
          and is always the preferred disassembly.
        </p>
        </div>
    <h3 class="classheading"><a id="iclass_per_word"/>32-bit</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="l">0</td><td class="r">0</td><td class="l">0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">V</td><td colspan="2" class="lr">Rs</td><td class="l">0</td><td>0</td><td class="r">1</td><td colspan="3" class="lr">Zn</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td class="lr">0</td><td colspan="2" class="lr">ZAd</td></tr><tr class="secondrow"><td colspan="2"/><td colspan="6"/><td class="droppedname">size&lt;1&gt;</td><td class="droppedname">size&lt;0&gt;</td><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td colspan="3"/><td colspan="3"/><td colspan="3"/><td/><td/><td colspan="2"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding"/><a id="MOV_mova_za4_z_w1"/><p class="asm-code">MOV     <a href="#sa_zad_2" title="ZA tile ZA0-ZA3 to be accessed (field &quot;ZAd&quot;)">&lt;ZAd&gt;</a><a href="#sa_hv" title="Horizontal or vertical slice indicator (field &quot;V&quot;) [H,V]">&lt;HV&gt;</a>.S[<a href="#sa_ws" title="32-bit slice index register W12-W15 (field &quot;Rs&quot;)">&lt;Ws&gt;</a>, <a href="#sa_offsf_1" title="Slice index offset, pointing to first of four consecutive slices, with implicit value 0">&lt;offsf&gt;</a>:<a href="#sa_offsl_1" title="Slice index offset, pointing to last of four consecutive slices, with implicit value 3">&lt;offsl&gt;</a>], { <a href="#sa_zn1" title="First scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn1&gt;</a>.S-<a href="#sa_zn4" title="Fourth scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn4&gt;</a>.S }</p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="mova_za4_z.html#mova_za4_z_w1">MOVA</a>    <a href="#sa_zad_2" title="ZA tile ZA0-ZA3 to be accessed (field &quot;ZAd&quot;)">&lt;ZAd&gt;</a><a href="#sa_hv" title="Horizontal or vertical slice indicator (field &quot;V&quot;) [H,V]">&lt;HV&gt;</a>.S[<a href="#sa_ws" title="32-bit slice index register W12-W15 (field &quot;Rs&quot;)">&lt;Ws&gt;</a>, <a href="#sa_offsf_1" title="Slice index offset, pointing to first of four consecutive slices, with implicit value 0">&lt;offsf&gt;</a>:<a href="#sa_offsl_1" title="Slice index offset, pointing to last of four consecutive slices, with implicit value 3">&lt;offsl&gt;</a>], { <a href="#sa_zn1" title="First scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn1&gt;</a>.S-<a href="#sa_zn4" title="Fourth scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn4&gt;</a>.S }</p>
          <p class="equivto">
          and is always the preferred disassembly.
        </p>
        </div>
    <h3 class="classheading"><a id="iclass_per_doubleword"/>64-bit</h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="lr">1</td><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">V</td><td colspan="2" class="lr">Rs</td><td class="l">0</td><td>0</td><td class="r">1</td><td colspan="3" class="lr">Zn</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">0</td><td colspan="3" class="lr">ZAd</td></tr><tr class="secondrow"><td colspan="2"/><td colspan="6"/><td class="droppedname">size&lt;1&gt;</td><td class="droppedname">size&lt;0&gt;</td><td colspan="6"/><td/><td colspan="2"/><td colspan="3"/><td colspan="3"/><td colspan="3"/><td/><td colspan="3"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding"/><a id="MOV_mova_za4_z_d1"/><p class="asm-code">MOV     <a href="#sa_zad" title="ZA tile ZA0-ZA7 to be accessed (field &quot;ZAd&quot;)">&lt;ZAd&gt;</a><a href="#sa_hv" title="Horizontal or vertical slice indicator (field &quot;V&quot;) [H,V]">&lt;HV&gt;</a>.D[<a href="#sa_ws" title="32-bit slice index register W12-W15 (field &quot;Rs&quot;)">&lt;Ws&gt;</a>, <a href="#sa_offsf_1" title="Slice index offset, pointing to first of four consecutive slices, with implicit value 0">&lt;offsf&gt;</a>:<a href="#sa_offsl_1" title="Slice index offset, pointing to last of four consecutive slices, with implicit value 3">&lt;offsl&gt;</a>], { <a href="#sa_zn1" title="First scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn1&gt;</a>.D-<a href="#sa_zn4" title="Fourth scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn4&gt;</a>.D }</p><p class="equivto">
      is equivalent to
    </p>
          <p class="asm-code"><a href="mova_za4_z.html#mova_za4_z_d1">MOVA</a>    <a href="#sa_zad" title="ZA tile ZA0-ZA7 to be accessed (field &quot;ZAd&quot;)">&lt;ZAd&gt;</a><a href="#sa_hv" title="Horizontal or vertical slice indicator (field &quot;V&quot;) [H,V]">&lt;HV&gt;</a>.D[<a href="#sa_ws" title="32-bit slice index register W12-W15 (field &quot;Rs&quot;)">&lt;Ws&gt;</a>, <a href="#sa_offsf_1" title="Slice index offset, pointing to first of four consecutive slices, with implicit value 0">&lt;offsf&gt;</a>:<a href="#sa_offsl_1" title="Slice index offset, pointing to last of four consecutive slices, with implicit value 3">&lt;offsl&gt;</a>], { <a href="#sa_zn1" title="First scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn1&gt;</a>.D-<a href="#sa_zn4" title="Fourth scalable vector register of a multi-vector sequence (field Zn)">&lt;Zn4&gt;</a>.D }</p>
          <p class="equivto">
          and is always the preferred disassembly.
        </p>
        </div>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;ZAd&gt;</td><td><a id="sa_zad_1"/>
        
          
        
        
          <p class="aml">For the 16-bit variant: is the name of the ZA tile ZA0-ZA1 to be accessed, encoded in the "ZAd" field.</p>
        
      </td></tr><tr><td/><td><a id="sa_zad_2"/>
        
          
        
        
          <p class="aml">For the 32-bit variant: is the name of the ZA tile ZA0-ZA3 to be accessed, encoded in the "ZAd" field.</p>
        
      </td></tr><tr><td/><td><a id="sa_zad"/>
        
          
        
        
          <p class="aml">For the 64-bit variant: is the name of the ZA tile ZA0-ZA7 to be accessed, encoded in the "ZAd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;HV&gt;</td><td><a id="sa_hv"/>
        <p>Is the horizontal or vertical slice indicator, 
      encoded in
      <q>V</q>:
        </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">V</th>
                <th class="symbol">&lt;HV&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">H</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">V</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Ws&gt;</td><td><a id="sa_ws"/>
        
          <p class="aml">Is the 32-bit name of the slice index register W12-W15, encoded in the "Rs" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;offsf&gt;</td><td><a id="sa_offsf"/>
        
          
        
        
          <p class="aml">For the 8-bit variant: is the slice index offset, pointing to first of four consecutive slices, encoded as "off2" field times 4.</p>
        
      </td></tr><tr><td/><td><a id="sa_offsf_2"/>
        
          
        
        
          <p class="aml">For the 16-bit variant: is the slice index offset, pointing to first of four consecutive slices, encoded as "o1" field times 4.</p>
        
      </td></tr><tr><td/><td><a id="sa_offsf_1"/>
        
          <p class="aml">For the 32-bit and 64-bit variant: is the slice index offset, pointing to first of four consecutive slices, with implicit value 0.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;offsl&gt;</td><td><a id="sa_offsl"/>
        
          
        
        
          <p class="aml">For the 8-bit variant: is the slice index offset, pointing to last of four consecutive slices, encoded as "off2" field times 4 plus 3.</p>
        
      </td></tr><tr><td/><td><a id="sa_offsl_2"/>
        
          
        
        
          <p class="aml">For the 16-bit variant: is the slice index offset, pointing to last of four consecutive slices, encoded as "o1" field times 4 plus 3.</p>
        
      </td></tr><tr><td/><td><a id="sa_offsl_1"/>
        
          <p class="aml">For the 32-bit and 64-bit variant: is the slice index offset, pointing to last of four consecutive slices, with implicit value 3.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn1&gt;</td><td><a id="sa_zn1"/>
        
          <p class="aml">Is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zn" times 4.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn4&gt;</td><td><a id="sa_zn4"/>
        
          <p class="aml">Is the name of the fourth scalable vector register of a multi-vector sequence, encoded as "Zn" times 4 plus 3.</p>
        
      </td></tr></table></div><div class="syntax-notes"/><div class="alias_ps_section"><h3 class="pseudocode">Operation</h3><p>The description of <a href="mova_za4_z.html">MOVA (vector to tile, four registers)</a> gives the operational pseudocode for this instruction.</p></div><h3>Operational information</h3><p class="aml">If FEAT_SVE2 is implemented or FEAT_SME is implemented, then if PSTATE.DIT is 1:</p><ul><li>The execution time of this instruction is independent of:
              <ul><li>
              The values of the data supplied in any of its registers.
            </li><li>The values of the NZCV flags.</li></ul></li><li>The response of this instruction to asynchronous exceptions does not vary based on:
              <ul><li>
              The values of the data supplied in any of its registers.
            </li><li>The values of the NZCV flags.</li></ul></li></ul><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v33.62, AdvSIMD v29.12, pseudocode v2023-03_rel, sve v2023-03_rc3b
      ; Build timestamp: 2023-03-31T11:36
    </p><p class="copyconf">
      Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
