
*** Running vivado
    with args -log ulp_Bert_layer_dataflow_region_2_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_Bert_layer_dataflow_region_2_1_0.tcl


****** Vivado v2022.1.2 (64-bit)
  **** SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
  **** IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ulp_Bert_layer_dataflow_region_2_1_0.tcl -notrace
INFO: Dispatch client connection id - 39138
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.133 ; gain = 2.023 ; free physical = 86070 ; free virtual = 195153
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_3_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_2_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/int/xo/ip_repo/xilinx_com_hls_Bert_layer_dataflow_region_1_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/xilinx/2022.1/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/2022.1/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3033.133 ; gain = 0.000 ; free physical = 85337 ; free virtual = 194422
Command: synth_design -top ulp_Bert_layer_dataflow_region_2_1_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 105003
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/xilinx/2022.1/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3924.352 ; gain = 431.672 ; free physical = 83208 ; free virtual = 192310
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_Bert_layer_dataflow_region_2_1_0' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/synth/ulp_Bert_layer_dataflow_region_2_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W.v:9]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W.v:9]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_control_s_axi' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_control_s_axi.v:223]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_control_s_axi' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_store' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized0' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_mem' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_mem' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized0' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl__parameterized0' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl__parameterized0' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized2' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl__parameterized1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl__parameterized1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized2' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_store' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_load' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized3' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_mem__parameterized0' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_mem__parameterized0' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized3' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_load' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_write' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized4' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl__parameterized2' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl__parameterized2' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized4' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_throttle' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized0' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized0' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized5' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl__parameterized3' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl__parameterized3' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized5' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized6' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl__parameterized4' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_srl__parameterized4' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_fifo__parameterized6' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_throttle' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_write' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_read' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized2' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized2' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi_read' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem0_m_axi' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_store' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized0' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_mem' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_mem' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized0' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl__parameterized0' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl__parameterized0' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized2' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl__parameterized1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl__parameterized1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized2' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_store' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_load' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized3' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_mem__parameterized0' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_mem__parameterized0' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized3' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_load' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_write' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized4' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl__parameterized2' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl__parameterized2' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized4' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_throttle' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized0' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized0' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized5' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl__parameterized3' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl__parameterized3' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized5' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized6' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl__parameterized4' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_srl__parameterized4' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_fifo__parameterized6' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_throttle' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_write' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_read' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized2' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized2' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi_read' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_gmem1_m_axi' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_gmem1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_K_writer' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_K_writer.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_K_writer_Pipeline_l_write_j_VITIS_LOOP_472_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_K_writer_Pipeline_l_write_j_VITIS_LOOP_472_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_mux_42_512_1_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_mux_42_512_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_mux_42_512_1_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_mux_42_512_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_flow_control_loop_pipe_sequential_init' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_flow_control_loop_pipe_sequential_init' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_K_writer_Pipeline_l_write_j_VITIS_LOOP_472_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_K_writer_Pipeline_l_write_j_VITIS_LOOP_472_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_regslice_both' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_regslice_both' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_regslice_both__parameterized0' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_regslice_both__parameterized0' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_K_writer' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_K_writer.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_V_writer' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_V_writer.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_V_writer_Pipeline_VITIS_LOOP_488_2' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_V_writer_Pipeline_VITIS_LOOP_488_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_V_writer_Pipeline_VITIS_LOOP_488_2' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_V_writer_Pipeline_VITIS_LOOP_488_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_V_writer' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_V_writer.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_weight_sfa_loader_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_weight_sfa_loader_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_weight_sfa_loader_1_Loop_block_w_attn_load_proc20' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_weight_sfa_loader_1_Loop_block_w_attn_load_proc20.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_flow_control_loop_delay_pipe' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_flow_control_loop_delay_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_flow_control_loop_delay_pipe' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_flow_control_loop_delay_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_weight_sfa_loader_1_Loop_block_w_attn_load_proc20' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_weight_sfa_loader_1_Loop_block_w_attn_load_proc20.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_weight_sfa_loader_1_Loop_block_w_cont_load_proc21' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_weight_sfa_loader_1_Loop_block_w_cont_load_proc21.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_weight_sfa_loader_1_Loop_block_w_cont_load_proc21' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_weight_sfa_loader_1_Loop_block_w_cont_load_proc21.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_weight_sfa_loader_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_weight_sfa_loader_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_head_spliter_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_head_spliter_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_head_spliter_1_buf_V_RAM_AUTO_1R1W' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_head_spliter_1_buf_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_head_spliter_1_buf_V_RAM_AUTO_1R1W' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_head_spliter_1_buf_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_head_spliter_1_Pipeline_l_write_VITIS_LOOP_304_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_head_spliter_1_Pipeline_l_write_VITIS_LOOP_304_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_head_spliter_1_Pipeline_l_write_VITIS_LOOP_304_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_head_spliter_1_Pipeline_l_write_VITIS_LOOP_304_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_head_spliter_1_Pipeline_l_split_VITIS_LOOP_311_2' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_head_spliter_1_Pipeline_l_split_VITIS_LOOP_311_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_head_spliter_1_Pipeline_l_split_VITIS_LOOP_311_2' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_head_spliter_1_Pipeline_l_split_VITIS_LOOP_311_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_head_spliter_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_head_spliter_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_Self_attention_1_wrapper' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Self_attention_1_wrapper.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_entry_proc74' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_entry_proc74.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_entry_proc74' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_entry_proc74.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_Self_attention_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Self_attention_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_entry_proc' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_entry_proc.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_entry_proc' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_entry_proc.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_Attention_layer_95_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Attention_layer_95_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_Attention_layer_95_1_A_V_RAM_AUTO_1R1W' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Attention_layer_95_1_A_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_Attention_layer_95_1_A_V_RAM_AUTO_1R1W' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Attention_layer_95_1_A_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_dataflow_parent_loop_proc61' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_dataflow_parent_loop_proc61.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_dataflow_in_loop_block_gemm38' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_dataflow_in_loop_block_gemm38.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_init_block_AB_proc36' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_init_block_AB_proc36.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_flow_control_loop_pipe' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_flow_control_loop_pipe' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_flow_control_loop_pipe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_init_block_AB_proc36' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_init_block_AB_proc36.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_systolic_array_attn_235_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_systolic_array_attn_235_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_systolic_array_attn_235_1_Loop_data_load_AB_proc22' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_systolic_array_attn_235_1_Loop_data_load_AB_proc22.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_systolic_array_attn_235_1_Loop_data_load_AB_proc22' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_systolic_array_attn_235_1_Loop_data_load_AB_proc22.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_238_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_238_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_238_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_238_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_239_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_239_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_239_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_239_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_240_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_240_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_240_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_240_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_241_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_241_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_241_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_241_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_242_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_242_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_242_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_242_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_243_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_243_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_243_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_243_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_244_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_244_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_244_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_244_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_245_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_245_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_245_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_245_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_246_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_246_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_246_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_246_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_247_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_247_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_247_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_247_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_248_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_248_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_248_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_248_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_249_1' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_249_1.v:10]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_249_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_249_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_250_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_250_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_251_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_251_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_252_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_252_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_253_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_253_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_254_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_254_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_255_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_255_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_256_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_256_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_257_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_257_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Bert_layer_dataflow_region_2_PE_int8_int16_r2_258_1' (0#1) [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_PE_int8_int16_r2_258_1.v:10]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-3876] $readmem data file './Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16_buf13_ROM_AUTO_1R.dat' is read successfully [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16_buf13_ROM_AUTO_1R.v:23]
INFO: [Synth 8-3876] $readmem data file './Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16_buf14_ROM_AUTO_1R.dat' is read successfully [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16_buf14_ROM_AUTO_1R.v:23]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_control_s_axi.v:299]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized40 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized133 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized133 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized133 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized133 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized133 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[26] in module carry_chain__parameterized98 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized131 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized131 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized131 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized131 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized131 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized129 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized88 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized127 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[10] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[9] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[8] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[7] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[6] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[5] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[0] in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_INC_IN in module renorm_and_round_logic__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized164 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized164 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized164 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized164 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized164 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized121 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized121 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized121 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized423 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized423 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized423 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[63] in module special_detect__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized421 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized421 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized421 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:21 ; elapsed = 00:01:40 . Memory (MB): peak = 5103.668 ; gain = 1610.988 ; free physical = 83450 ; free virtual = 192646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:46 . Memory (MB): peak = 5112.562 ; gain = 1619.883 ; free physical = 83032 ; free virtual = 192232
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:46 . Memory (MB): peak = 5112.562 ; gain = 1619.883 ; free physical = 83029 ; free virtual = 192228
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5516.902 ; gain = 0.000 ; free physical = 83840 ; free virtual = 193365
INFO: [Netlist 29-17] Analyzing 43847 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/constraints/Bert_layer_dataflow_region_2_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6438.875 ; gain = 15.844 ; free physical = 85493 ; free virtual = 195065
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_Bert_layer_dataflow_region_2_1_0/constraints/Bert_layer_dataflow_region_2_ooc.xdc] for cell 'inst'
Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_dataflow_region_2_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_dataflow_region_2_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 6438.875 ; gain = 0.000 ; free physical = 85514 ; free virtual = 195086
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 158 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 82 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 28 instances
  FDE => FDRE: 48 instances

write_xdc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6671.871 ; gain = 232.992 ; free physical = 85541 ; free virtual = 195112
Constraint Validation Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 6671.875 ; gain = 233.000 ; free physical = 85535 ; free virtual = 195106
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:26 ; elapsed = 00:03:54 . Memory (MB): peak = 6671.879 ; gain = 3179.199 ; free physical = 87372 ; free virtual = 196944
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Bert_layer_dataflow_region_2_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Bert_layer_dataflow_region_2_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'j_23_reg_126_reg' and it is trimmed from '10' to '9' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Context_layer_97_1.v:268]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'j_25_reg_126_reg' and it is trimmed from '10' to '9' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Context_layer_100_1.v:268]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'j_24_reg_126_reg' and it is trimmed from '10' to '9' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Context_layer_103_1.v:268]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'j_26_reg_126_reg' and it is trimmed from '10' to '9' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Context_layer_1.v:268]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'j_22_reg_129_pp0_iter1_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Linear_layer_ds0_1.v:328]
WARNING: [Synth 8-3936] Found unconnected internal register 'j_22_reg_129_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Linear_layer_ds0_1.v:327]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'j14_1_reg_198_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_mean_var_j14.v:270]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter41_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter40_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1227]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter39_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1225]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter38_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1224]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter37_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1223]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter36_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1222]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter35_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1221]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter34_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1220]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter33_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1219]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter32_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1218]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter31_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1217]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter30_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1216]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter29_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1214]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter28_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1213]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter27_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1212]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter26_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1211]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter25_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1210]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter24_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1209]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter23_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1208]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter22_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1207]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter21_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1206]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter20_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1205]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter19_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1204]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter18_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1203]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter17_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1202]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter16_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1201]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter15_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1200]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter14_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1199]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter13_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1198]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter12_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1197]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter11_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1196]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter10_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1195]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter9_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1195]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter8_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1233]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter7_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter6_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1231]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter5_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter4_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1229]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter3_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1226]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter2_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1215]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_pp0_iter1_reg_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1243]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln542_reg_458_reg' and it is trimmed from '13' to '12' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_Layer_norm0_1_Pipeline_l_j16.v:1249]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore:/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore:/ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore:/ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore:/ram_reg"'.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Bert_layer_dataflow_region_2_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Bert_layer_dataflow_region_2_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_dataflow_region_2_gmem0_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Bert_layer_dataflow_region_2_gmem1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "Bert_layer_dataflow_region_2_head_spliter_1_buf_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-6904] The RAM "Bert_layer_dataflow_region_2_Attention_layer_95_1_A_V_RAM_AUTO_1R1W:/ram_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_Softmax_layer_96_1_buf_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_Softmax_layer_96_1_buf_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_Softmax_layer_96_1_buf_1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_Softmax_layer_96_1_buf_1_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_Softmax_layer_96_1_partial_sum_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_Softmax_layer_96_1_partial_sum_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "Bert_layer_dataflow_region_2_Context_layer_97_1_A_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_Softmax_layer_99_1_buf_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_Softmax_layer_99_1_buf_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_Softmax_layer_99_1_buf_1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_Softmax_layer_99_1_buf_1_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_Softmax_layer_102_1_buf_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_Softmax_layer_102_1_buf_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_Softmax_layer_102_1_buf_1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_Softmax_layer_102_1_buf_1_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_Softmax_layer_1_buf_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_Softmax_layer_1_buf_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_Softmax_layer_1_buf_1_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_Softmax_layer_1_buf_1_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "Bert_layer_dataflow_region_2_head_merger_1_buf_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "Bert_layer_dataflow_region_2_Linear_layer_ds0_1_A_V_RAM_AUTO_1R1W:/ram_reg"
INFO: [Synth 8-6794] RAM ("Bert_layer_dataflow_region_2_Layer_norm0_1_buf_RAM_AUTO_1R1W:/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"Bert_layer_dataflow_region_2_Layer_norm0_1_buf_RAM_AUTO_1R1W:/ram_reg"'.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:28 ; elapsed = 00:05:08 . Memory (MB): peak = 6687.879 ; gain = 3195.199 ; free physical = 84969 ; free virtual = 194585
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1:/Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1:/Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1:/Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1:/Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1:/Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1:/Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1:/Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1:/Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1:/Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1:/Bert_layer_dataflow_region_2_fptrunc_64ns_32_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1:/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1:/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1:/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1:/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1:/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1:/Bert_layer_dataflow_region_2_dmul_64ns_64ns_64_8_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1:/Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1:/Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1:/Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1:/Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1:/Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized72) to 'Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1:/Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1:/Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized72) to 'Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1:/Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1:/Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1:/Bert_layer_dataflow_region_2_ddiv_64ns_64ns_64_31_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized72) to 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized72) to 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitodp_32ns_64_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1:/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1:/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1:/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1:/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1:/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1:/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1:/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1:/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1:/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1:/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1:/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1:/Bert_layer_dataflow_region_2_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1:/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1:/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1:/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1:/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1:/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized2) to 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1:/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1:/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized2) to 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1:/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1:/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1:/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1:/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized2) to 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized2) to 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1:/Bert_layer_dataflow_region_2_sitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4466/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4466/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4466/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4466/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4466/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized2) to 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4466/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4466/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized2) to 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4466/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4466/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4466/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4466/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4466/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4466/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4466/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4466/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4466/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4466/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4466/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4499/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4499/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4499/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/fsub_32ns_32ns_32_7_full_dsp_1_U4499/Bert_layer_dataflow_region_2_fsub_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/fpext_32ns_64_2_no_dsp_1_U4502/Bert_layer_dataflow_region_2_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/fpext_32ns_64_2_no_dsp_1_U4502/Bert_layer_dataflow_region_2_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/fpext_32ns_64_2_no_dsp_1_U4502/Bert_layer_dataflow_region_2_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/fpext_32ns_64_2_no_dsp_1_U4502/Bert_layer_dataflow_region_2_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/fpext_32ns_64_2_no_dsp_1_U4502/Bert_layer_dataflow_region_2_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/fpext_32ns_64_2_no_dsp_1_U4502/Bert_layer_dataflow_region_2_fpext_32ns_64_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/dadd_64ns_64ns_64_8_full_dsp_1_U4503/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4504/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4504/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4504/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4504/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4504/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized72) to 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4504/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4504/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized72) to 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4504/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4504/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4504/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4504/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4504/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4504/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4504/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4504/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/Layer_norm0_1_U0/dsqrt_64ns_64ns_64_30_no_dsp_1_U4504/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "inst/A_V_U/ram_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_V_U/ram_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_V_U/ram_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_V_U/ram_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/A_V_U/ram_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("inst/A_V_U/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/A_V_U/ram_reg"
INFO: [Synth 8-6904] The RAM "inst/A_V_U/ram_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("inst/A_V_U/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/A_V_U/ram_reg"
INFO: [Synth 8-6904] The RAM "inst/A_V_U/ram_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("inst/A_V_U/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/A_V_U/ram_reg"
INFO: [Synth 8-6904] The RAM "inst/A_V_U/ram_reg" of size (depth=128 x width=8) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM ("inst/A_V_U/ram_reg") is too shallow (depth = 512) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/A_V_U/ram_reg"
INFO: [Synth 8-7124] RAM ("inst/A_V_U/ram_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "inst/A_V_U/ram_reg"
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized15__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized15__5.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U187/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U208/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U229/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U235/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U238/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U241/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U244/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U247/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U259/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U262/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U274/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U277/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U271/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U268/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U265/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U256/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U253/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U250/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U205/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U202/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U199/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U196/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U193/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U190/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U232/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U226/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U223/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U220/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U217/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U214/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U211/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'RT[53].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '53' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[51].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '51' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[49].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '49' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[47].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '47' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[45].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '45' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[43].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '43' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[41].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '41' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[39].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '39' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[37].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '37' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[35].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '35' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[33].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '33' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[31].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '31' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[29].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '29' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[27].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '27' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '25' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '23' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '21' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '19' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '17' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '15' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '13' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '11' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '9' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '7' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '5' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '3' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '55' to '1' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U643/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U643/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U643/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U643/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U643/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U643/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U643/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U643/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U643/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U643/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U643/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U646/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U646/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U646/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U646/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U646/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U646/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U646/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U646/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U646/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U646/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U646/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U667/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U667/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U667/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U667/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U667/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U667/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U667/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U667/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U667/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U667/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U667/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U688/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U688/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U688/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U688/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U688/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U688/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U688/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U688/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U688/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U688/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U688/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U694/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U694/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U694/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U694/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U694/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U694/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U694/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U694/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U694/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U694/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U694/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U697/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U697/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U697/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U697/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U697/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U697/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U697/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U697/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U697/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U697/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U697/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U700/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U700/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U700/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U700/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U700/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U700/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U700/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U700/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U700/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U700/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U700/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U703/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U703/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U703/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U703/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U703/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U703/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U703/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U703/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U703/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U703/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U703/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U706/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U706/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U706/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U706/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U706/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U706/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U706/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U706/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U706/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U706/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U706/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U718/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U718/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U718/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U718/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U718/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U718/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U718/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U718/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U718/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U718/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U718/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U721/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U721/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U721/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U721/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U721/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U721/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U721/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U721/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U721/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U721/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U721/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U733/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U733/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U733/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U733/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U733/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U733/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U733/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U733/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U733/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U733/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U733/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U736/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U736/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U736/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U736/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U736/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U736/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U736/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U736/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U736/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U736/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U736/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U730/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U730/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U730/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U730/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U730/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U730/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U730/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U730/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U730/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U730/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U730/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U727/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U727/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U727/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U727/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U727/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U727/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U727/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U727/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U727/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U727/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U727/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U724/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U724/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U724/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U724/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U724/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U724/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U724/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U724/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U724/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U724/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U724/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U715/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U715/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U715/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U715/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U715/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U715/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U715/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U715/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U715/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U715/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U715/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U712/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U712/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U712/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U712/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U712/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U712/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U712/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U712/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U712/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U712/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U712/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U709/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U709/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U709/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U709/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U709/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U709/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U709/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U709/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U709/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U709/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U709/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U664/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U664/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U664/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U664/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U664/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U664/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U664/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U664/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U664/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U664/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U664/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U661/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U661/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U661/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U661/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U661/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U661/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U661/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U661/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U661/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U661/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U661/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U658/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U658/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U658/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U658/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U658/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U658/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U658/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U658/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U658/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U658/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U658/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U655/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U655/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U655/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U655/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U655/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U655/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U655/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U655/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U655/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U655/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U655/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U652/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U652/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U652/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U652/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U652/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U652/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U652/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U652/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U652/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U652/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U652/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U649/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U649/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U649/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U649/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U649/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U649/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U649/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U649/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U649/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U649/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U649/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U691/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U691/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U691/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U691/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U691/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U691/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U691/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U691/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U691/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U691/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U691/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U685/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U685/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U685/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U685/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U685/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U685/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U685/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U685/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U685/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U685/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U685/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U682/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U682/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U682/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U682/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U682/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U682/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U682/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U682/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U682/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U682/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U682/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U679/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U679/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U679/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U679/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U679/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U679/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U679/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U679/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U679/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U679/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U679/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U676/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U676/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U676/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U676/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U676/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U676/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U676/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U676/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U676/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U676/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U676/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U673/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U673/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U673/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U673/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U673/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U673/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U673/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U673/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U673/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U673/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U673/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U670/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U670/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U670/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U670/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U670/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U670/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U670/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U670/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U670/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U670/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U670/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1053/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1053/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1053/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1053/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1053/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1053/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1053/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1053/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1053/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1053/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1053/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1056/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1056/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1056/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1056/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1056/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1056/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1056/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1056/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1056/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1056/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1056/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1077/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1077/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1077/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1077/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1077/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1077/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1077/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1077/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1077/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1077/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1077/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1098/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1098/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1098/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1098/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1098/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1098/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1098/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1098/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1098/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1098/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1098/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1104/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1104/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1104/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1104/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1104/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1104/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1104/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1104/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1104/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1104/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1104/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1107/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1110/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1113/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1116/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1128/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1131/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1143/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1146/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1140/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1137/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1134/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1125/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1122/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1119/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1074/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1074/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1074/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1074/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1074/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1074/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1074/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1074/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1074/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1074/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1074/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1071/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1071/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1071/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1071/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1071/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1071/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1071/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1071/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1071/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1071/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1071/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1068/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1068/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1068/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1068/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1068/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1068/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1068/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1068/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1068/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1068/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1068/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1065/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1065/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1065/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1065/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1065/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1065/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1065/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1065/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1065/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1065/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1065/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1062/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1062/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1062/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1062/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1062/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1062/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1062/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1062/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1062/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1062/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1062/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1059/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1059/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1059/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1059/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1059/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1059/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1059/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1059/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1059/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1059/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1059/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1101/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1101/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1101/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1101/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1101/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1101/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1101/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1101/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1101/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1101/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1101/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1095/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1095/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1095/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1095/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1095/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1095/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1095/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1095/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1095/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1095/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1095/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1092/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1092/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1092/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1092/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1092/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1092/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1092/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1092/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1092/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1092/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1092/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1089/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1089/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1089/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1089/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1089/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1089/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1089/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1089/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1089/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1089/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1089/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1086/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1086/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1086/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1086/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1086/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1086/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1086/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1086/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1086/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1086/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1086/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1083/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1083/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1083/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1083/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1083/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1083/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1083/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1083/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1083/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1083/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1083/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1080/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1080/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1080/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1080/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1080/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1080/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1080/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1080/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1080/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1080/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1080/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1499/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1499/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1499/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1499/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1499/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1499/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1499/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1499/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1499/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1499/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1499/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1502/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1502/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1502/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1502/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1502/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1502/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1502/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1502/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1502/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1502/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1502/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1523/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1523/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1523/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1523/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1523/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1523/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1523/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1523/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1523/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1523/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1523/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1544/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1544/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1544/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1544/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1544/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1544/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1544/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1544/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1544/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1544/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1544/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1550/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1550/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1550/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1550/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1550/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1550/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1550/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1550/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1550/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1550/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1550/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1553/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1553/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1553/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1553/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1553/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1553/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1553/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1553/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1553/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1553/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1553/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1556/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1556/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1556/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1556/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1556/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1556/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1556/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1556/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1556/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1556/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1556/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1559/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1559/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1559/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1559/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1559/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1559/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1559/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1559/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1559/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1559/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1559/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1562/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1562/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1562/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1562/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1562/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1562/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1562/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1562/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1562/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1562/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1562/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1574/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1574/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1574/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1574/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1574/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1574/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1574/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1574/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1574/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1574/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1574/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1577/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1577/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1577/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1577/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1577/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1577/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1577/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1577/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1577/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1577/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1577/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1589/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1589/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1589/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1589/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1589/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1589/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1589/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1589/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1589/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1589/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1589/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1592/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1592/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1592/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1592/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1592/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1592/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1592/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1592/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1592/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1592/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1592/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1586/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1586/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1586/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1586/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1586/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1586/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1586/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1586/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1586/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1586/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1586/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1583/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1583/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1583/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1583/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1583/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1583/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1583/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1583/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1583/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1583/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1583/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1580/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1580/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1580/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1580/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1580/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1580/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1580/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1580/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1580/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1580/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1580/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1571/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1571/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1571/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1571/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1571/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1571/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1571/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1571/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1571/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1571/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1571/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1568/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1568/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1568/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1568/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1568/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1568/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1568/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1568/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1568/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1568/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1568/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1565/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1565/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1565/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1565/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1565/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1565/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1565/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1565/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1565/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1565/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1565/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1520/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1520/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1520/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1520/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1520/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1520/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1520/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1520/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1520/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1520/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1520/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1517/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1517/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1517/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1517/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1517/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1517/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1517/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1517/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1517/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1517/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1517/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1514/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1514/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1514/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1514/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1514/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1514/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1514/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1514/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1514/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1514/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1514/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1511/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1511/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1511/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1511/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1511/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1511/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1511/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1511/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1511/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1511/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1511/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1508/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1508/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1508/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1508/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1508/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1508/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1508/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1508/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1508/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1508/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1508/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1505/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1505/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1505/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1505/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1505/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1505/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1505/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1505/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1505/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1505/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1505/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1547/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1547/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1547/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1547/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1547/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1547/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1547/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1547/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1547/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1547/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1547/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1541/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1541/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1541/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1541/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1541/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1541/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1541/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1541/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1541/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1541/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1541/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1538/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1538/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1538/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1538/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1538/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1538/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1538/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1538/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1538/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1538/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1538/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1535/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1535/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1535/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1535/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1535/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1535/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1535/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1535/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1535/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1535/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1535/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1532/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1532/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1532/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1532/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1532/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1532/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1532/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1532/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1532/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1532/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1532/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1529/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1529/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1529/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1529/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1529/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1529/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1529/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1529/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1529/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1529/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1529/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1526/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1526/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1526/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1526/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1526/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1526/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1526/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1526/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1526/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1526/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1526/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1907/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1910/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1931/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1952/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1958/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1961/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1964/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1967/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1970/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1982/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1985/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1997/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1997/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1997/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1997/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1997/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1997/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1997/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1997/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1997/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1997/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1997/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2000/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2000/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2000/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2000/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2000/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2000/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2000/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2000/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2000/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2000/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2000/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1994/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1991/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1988/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1979/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1976/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1973/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1928/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1925/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1922/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1919/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1916/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1913/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1955/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1949/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1946/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1943/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1940/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1937/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U1934/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2353/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2353/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2353/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2353/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2353/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2353/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2353/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2353/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2353/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2353/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2353/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2356/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2356/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2356/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2356/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2356/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2356/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2356/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2356/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2356/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2356/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2356/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2377/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2377/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2377/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2377/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2377/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2377/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2377/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2377/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2377/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2377/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2377/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2398/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2398/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2398/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2398/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2398/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2398/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2398/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2398/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2398/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2398/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2398/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2404/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2404/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2404/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2404/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2404/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2404/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2404/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2404/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2404/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2404/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2404/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2407/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2407/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2407/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2407/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2407/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2407/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2407/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2407/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2407/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2407/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2407/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2410/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2410/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2410/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2410/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2410/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2410/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2410/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2410/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2410/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2410/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2410/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2413/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2413/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2413/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2413/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2413/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2413/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2413/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2413/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2413/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2413/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2413/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2416/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2416/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2416/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2416/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2416/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2416/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2416/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2416/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2416/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2416/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2416/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2428/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2428/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2428/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2428/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2428/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2428/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2428/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2428/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2428/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2428/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2428/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2431/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2431/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2431/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2431/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2431/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2431/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2431/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2431/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2431/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2431/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2431/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2443/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2443/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2443/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2443/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2443/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2443/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2443/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2443/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2443/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2443/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2443/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2446/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2446/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2446/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2446/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2446/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2446/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2446/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2446/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2446/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2446/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2446/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2440/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2440/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2440/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2440/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2440/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2440/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2440/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2440/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2440/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2440/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2440/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2437/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2437/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2437/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2437/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2437/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2437/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2437/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2437/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2437/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2437/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2437/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2434/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2434/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2434/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2434/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2434/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2434/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2434/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2434/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2434/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2434/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2434/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2425/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2425/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2425/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2425/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2425/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2425/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2425/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2425/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2425/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2425/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2425/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2422/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2422/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2422/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2422/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2422/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2422/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2422/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2422/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2422/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2422/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2422/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2419/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2419/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2419/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2419/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2419/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2419/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2419/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2419/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2419/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2419/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2419/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2374/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2374/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2374/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2374/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2374/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2374/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2374/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2374/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2374/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2374/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2374/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2371/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2371/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2371/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2371/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2371/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2371/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2371/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2371/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2371/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2371/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2371/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2368/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2368/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2368/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2368/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2368/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2368/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2368/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2368/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2368/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2368/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2368/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2365/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2365/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2365/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2365/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2365/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2365/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2365/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2365/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2365/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2365/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2365/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2362/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2362/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2362/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2362/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2362/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2362/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2362/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2362/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2362/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2362/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2362/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2359/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2359/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2359/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2359/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2359/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2359/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2359/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2359/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2359/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2359/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2359/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2401/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2401/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2401/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2401/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2401/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2401/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2401/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2401/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2401/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2401/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2401/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2395/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2395/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2395/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2395/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2395/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2395/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2395/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2395/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2395/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2395/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2395/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2392/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2392/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2392/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2392/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2392/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2392/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2392/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2392/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2392/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2392/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2392/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2389/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2389/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2389/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2389/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2389/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2389/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2389/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2389/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2389/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2389/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2389/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2386/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2386/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2386/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2386/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2386/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2386/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2386/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2386/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2386/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2386/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2386/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2383/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2383/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2383/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2383/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2383/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2383/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2383/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2383/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2383/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2383/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2383/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2380/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2380/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2380/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2380/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2380/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2380/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2380/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2380/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2380/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2380/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2380/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2761/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2764/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2785/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2806/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2812/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2812/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2812/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2812/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2812/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2812/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2812/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2812/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2812/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2812/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2812/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2815/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2815/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2815/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2815/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2815/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2815/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2815/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2815/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2815/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2815/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2815/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2818/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2818/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2818/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2818/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2818/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2818/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2818/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2818/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2818/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2818/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2818/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2821/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2821/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2821/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2821/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2821/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2821/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2821/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2821/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2821/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2821/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2821/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2824/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2824/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2824/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2824/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2824/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2824/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2824/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2824/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2824/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2824/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2824/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2836/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2836/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2836/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2836/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2836/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2836/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2836/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2836/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2836/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2836/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2836/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2839/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2839/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2839/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2839/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2839/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2839/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2839/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2839/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2839/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2839/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2839/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2851/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2851/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2851/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2851/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2851/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2851/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2851/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2851/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2851/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2851/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2851/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2854/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2854/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2854/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2854/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2854/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2854/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2854/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2854/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2854/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2854/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2854/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2848/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2848/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2848/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2848/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2848/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2848/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2848/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2848/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2848/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2848/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2848/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2845/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2845/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2845/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2845/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2845/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2845/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2845/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2845/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2845/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2845/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2845/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2842/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2842/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2842/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2842/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2842/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2842/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2842/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2842/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2842/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2842/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2842/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2833/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2833/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2833/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2833/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2833/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2833/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2833/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2833/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2833/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2833/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2833/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2830/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2830/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2830/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2830/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2830/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2830/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2830/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2830/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2830/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2830/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2830/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2827/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2827/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2827/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2827/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2827/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2827/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2827/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2827/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2827/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2827/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2827/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2782/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2779/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2776/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2773/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2770/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2767/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2809/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2803/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2800/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2797/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2794/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2791/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U2788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U2788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U2788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U2788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U2788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U2788/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3231/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3252/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3258/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3261/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3264/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3267/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3270/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3282/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3285/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3297/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3297/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3297/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3297/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3297/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3297/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3297/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3297/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3297/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3297/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3297/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3300/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3300/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3300/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3300/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3300/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3300/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3300/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3300/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3300/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3300/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3300/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3294/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3291/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3288/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3279/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3276/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3273/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3228/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3225/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3222/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3219/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3216/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3213/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3255/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3249/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3246/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3243/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3240/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3237/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3234/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '4' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'fexp_32ns_32ns_32_14_full_dsp_1_U540/ce_r_reg' into 'fadd_32ns_32ns_32_5_no_dsp_1_U539/ce_r_reg' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1.v:46]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '20' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '14' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[8].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '8' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '2' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-4471] merging register 'fdiv_32ns_32ns_32_12_no_dsp_1_U556/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U555/ce_r_reg' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1.v:51]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '4' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND/Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '36' to '35' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'fexp_32ns_32ns_32_14_full_dsp_1_U2257/ce_r_reg' into 'fadd_32ns_32ns_32_5_no_dsp_1_U2256/ce_r_reg' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1.v:46]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[20].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '20' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '14' bits. [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'fdiv_32ns_32ns_32_12_no_dsp_1_U2271/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U2270/ce_r_reg' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1.v:51]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port if_fifo_cap[2] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port if_fifo_cap[0] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port O918[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port O918[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port O918[0] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port O920[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port O920[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port O920[0] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port O922[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port O922[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port O922[0] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port O924[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port O924[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB0 has port O924[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
RAM ("Softmax_layer_96_1_U0/buf_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Softmax_layer_96_1_U0/buf_U/ram_reg"
INFO: [Synth 8-3971] The signal "Softmax_layer_96_1_U0/buf_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Softmax_layer_96_1_U0/buf_1_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Softmax_layer_96_1_U0/buf_1_U/ram_reg"
INFO: [Synth 8-3971] The signal "Softmax_layer_96_1_U0/buf_1_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Softmax_layer_96_1_U0/buf_2_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Softmax_layer_96_1_U0/buf_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "Softmax_layer_96_1_U0/buf_2_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Softmax_layer_96_1_U0/buf_3_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Softmax_layer_96_1_U0/buf_3_U/ram_reg"
INFO: [Synth 8-3971] The signal "Softmax_layer_96_1_U0/buf_3_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Softmax_layer_96_1_U0/partial_sum_U/ram_reg") is too shallow (depth = 4) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Softmax_layer_96_1_U0/partial_sum_U/ram_reg"
INFO: [Synth 8-3971] The signal "Softmax_layer_96_1_U0/partial_sum_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Softmax_layer_102_1_U0/buf_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Softmax_layer_102_1_U0/buf_U/ram_reg"
INFO: [Synth 8-3971] The signal "Softmax_layer_102_1_U0/buf_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Softmax_layer_102_1_U0/buf_1_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Softmax_layer_102_1_U0/buf_1_U/ram_reg"
INFO: [Synth 8-3971] The signal "Softmax_layer_102_1_U0/buf_1_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Softmax_layer_102_1_U0/buf_2_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Softmax_layer_102_1_U0/buf_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "Softmax_layer_102_1_U0/buf_2_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Softmax_layer_102_1_U0/buf_3_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Softmax_layer_102_1_U0/buf_3_U/ram_reg"
INFO: [Synth 8-3971] The signal "Softmax_layer_102_1_U0/buf_3_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Softmax_layer_102_1_U0/partial_sum_U/ram_reg") is too shallow (depth = 4) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Softmax_layer_102_1_U0/partial_sum_U/ram_reg"
INFO: [Synth 8-3971] The signal "Softmax_layer_102_1_U0/partial_sum_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ALIGN_Z_D/MUX_LOOP[1].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/SIGN_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL/i_pipe/opt_has_pipe.first_q_reg[33]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/ROUND_BYPASS_DEL/i_pipe/opt_has_pipe.first_q_reg[33]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[32]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[30]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[28]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[32]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[31]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[30]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[29]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_XFix_at_Xf/i_pipe/opt_has_pipe.first_q_reg[28]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xi/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[5]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Xi_at_op/i_pipe/opt_has_pipe.first_q_reg[7]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addr_delay/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_sign_delay/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_Xf/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_Sx_at_op/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_special_detect/input_sign_delay_balance/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fadd_32ns_32ns_32_5_no_dsp_1_U539/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fadd_32ns_32ns_32_5_no_dsp_1_U2256/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U567/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'Softmax_layer_96_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U567/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2279/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'Softmax_layer_102_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U2279/Bert_layer_dataflow_region_2_fadd_32ns_32ns_32_7_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Softmax_layer_96_1_U0/\fadd_32ns_32ns_32_7_full_dsp_1_U567/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Softmax_layer_102_1_U0/\fadd_32ns_32ns_32_7_full_dsp_1_U2279/ce_r_reg )
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fdiv_32ns_32ns_32_12_no_dsp_1_U556/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/NORMALIZE_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fdiv_32ns_32ns_32_12_no_dsp_1_U556/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fdiv_32ns_32ns_32_12_no_dsp_1_U2271/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/NORMALIZE_UP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fdiv_32ns_32ns_32_12_no_dsp_1_U2271/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[31]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[31]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[30]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[23]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[24]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[25]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[26]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[27]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[28]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[29]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[0]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[1]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[2]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[3]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[4]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[5]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[6]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[7]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[8]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[9]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[9]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[16]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[10]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[11]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[11]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[12]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[12]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[13]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[13]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[14]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[14]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[15]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[15]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[17]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[16]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[20]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[17]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[18]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[18]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[19]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[19]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[21]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[20]' (FDE) to 'Softmax_layer_96_1_U0/grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[22]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U555/din1_buf1_reg[22] )
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[30]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[23]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[0]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[24]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[25]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[26]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[27]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[28]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[29]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[4]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[0]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[1]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[1]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[2]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[2]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[3]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[3]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[5]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[4]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[8]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[5]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[6]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[6]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[7]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[7]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[10]'
INFO: [Synth 8-3886] merging instance 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[8]' (FDE) to 'Softmax_layer_102_1_U0/grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/fmul_32ns_32ns_32_4_max_dsp_1_U2270/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_buf_fu_143/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_buf_fu_143/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_1_fu_137/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_1_fu_137/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_1_fu_137/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_1_fu_137/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_j7_fu_172/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_j7_fu_172/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\entry_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\entry_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1_ip_u/inst /i_synth/\EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/DEL_SIGN/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U540/dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fexp_32ns_32ns_32_14_full_dsp_1_U2257/dout_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/inp_data_exp_6_reg_413_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/inp_data_exp_5_reg_402_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/inp_data_exp_4_reg_391_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/inp_data_exp_reg_380_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/inp_data_exp_9_reg_413_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/inp_data_exp_8_reg_402_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/inp_data_exp_7_reg_391_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/inp_data_exp_reg_380_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_96_1_U0/\grp_Softmax_layer_96_1_Pipeline_l_exp_sum_j6_fu_154/fadd_32ns_32ns_32_5_no_dsp_1_U539/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Softmax_layer_102_1_U0/\grp_Softmax_layer_102_1_Pipeline_l_exp_sum_j6_fu_154/fadd_32ns_32ns_32_5_no_dsp_1_U2256/din1_buf1_reg[31] )
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized15__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized15__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized15__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized15__1.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'fexp_32ns_32ns_32_14_full_dsp_1_U1403/ce_r_reg' into 'fadd_32ns_32ns_32_5_no_dsp_1_U1402/ce_r_reg' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1.v:46]
INFO: [Synth 8-4471] merging register 'fdiv_32ns_32ns_32_12_no_dsp_1_U1417/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U1416/ce_r_reg' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1.v:51]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port if_fifo_cap[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port if_fifo_cap[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port O929[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port O929[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port O929[0] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port O931[2] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port O931[1] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port O931[0] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port O933[2] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port O933[1] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1 has port O933[0] driven by constant 1
RAM ("Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_U/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_1_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_1_U/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_1_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_2_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_2_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_3_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_3_U/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/buf_3_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/partial_sum_U/ram_reg") is too shallow (depth = 4) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/partial_sum_U/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB1/Softmax_layer_99_1_U0/partial_sum_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized15__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized15__3.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'fexp_32ns_32ns_32_14_full_dsp_1_U3111/ce_r_reg' into 'fadd_32ns_32ns_32_5_no_dsp_1_U3110/ce_r_reg' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_fexp_32ns_32ns_32_14_full_dsp_1.v:46]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'fdiv_32ns_32ns_32_12_no_dsp_1_U3125/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U3124/ce_r_reg' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_fdiv_32ns_32ns_32_12_no_dsp_1.v:51]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2 has port if_fifo_cap[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2 has port if_fifo_cap[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2 has port O936[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2 has port O936[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2 has port O936[0] driven by constant 0
RAM ("Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_U/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_1_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_1_U/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_1_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_2_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_2_U/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_2_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_3_U/ram_reg") is too shallow (depth = 128) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_3_U/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/buf_3_U/ram_reg" was recognized as a true dual port RAM template.
RAM ("Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/partial_sum_U/ram_reg") is too shallow (depth = 4) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 32 for RAM "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/partial_sum_U/ram_reg"
INFO: [Synth 8-3971] The signal "Bert_layer_dataflow_region_2_dataflow_in_loop_l_multi_head__GCB2/Softmax_layer_1_U0/partial_sum_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized15__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized15__4.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3726/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3726/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3726/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3726/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3726/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3726/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3726/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3726/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3726/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3726/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3726/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3729/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3729/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3729/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3729/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3729/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3729/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3729/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3729/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3729/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3729/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3729/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3750/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3750/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3750/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3750/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3750/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3750/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3750/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3750/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3750/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3750/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3750/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3768/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3777/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3780/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3783/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3786/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3789/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3801/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3804/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3816/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3819/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3813/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3810/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3807/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3798/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3795/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3792/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3747/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3747/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3747/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3747/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3747/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3747/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3747/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3747/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3747/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3747/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3747/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3744/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3744/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3744/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3744/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3744/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3744/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3744/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3744/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3744/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3744/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3744/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3741/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3741/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3741/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3741/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3741/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3741/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3741/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3741/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3741/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3741/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3741/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3738/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3738/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3738/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3738/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3738/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3738/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3738/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3738/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3738/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3738/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3738/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3735/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3735/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3735/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3735/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3735/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3735/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3735/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3735/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3735/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3735/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3735/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3732/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3732/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3732/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3732/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3732/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3732/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3732/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3732/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3732/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3732/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3732/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3774/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3771/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3765/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3762/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3759/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3756/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U3753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U3753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U3753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U3753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U3753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U3753/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4117/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4117/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4117/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4117/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4117/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4117/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4117/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4117/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4117/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4117/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4117/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4120/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4120/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4120/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4120/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4120/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4120/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4120/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4120/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4120/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4120/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4120/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4138/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4138/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4138/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4138/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4138/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4138/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4138/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4138/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4138/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4138/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4138/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4141/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4141/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4141/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4141/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4141/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4141/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4141/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4141/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4141/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4141/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4141/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4159/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4159/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4159/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4159/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4159/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4159/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4159/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4159/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4159/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4159/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4159/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4168/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4168/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4168/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4168/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4168/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4168/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4168/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4168/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4168/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4168/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4168/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4171/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4171/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4171/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4171/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4171/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4171/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4171/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4171/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4171/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4171/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4171/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4174/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4174/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4174/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4174/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4174/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4174/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4174/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4174/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4174/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4174/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4174/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4177/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4177/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4177/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4177/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4177/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4177/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4177/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4177/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4177/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4177/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4177/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4192/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4192/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4192/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4192/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4192/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4192/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4192/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4192/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4192/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4192/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4192/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4195/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4195/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4195/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4195/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4195/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4195/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4195/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4195/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4195/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4195/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4195/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4207/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4210/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4204/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4201/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4198/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4198/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4198/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4198/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4198/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4198/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4198/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4198/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4198/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4198/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4198/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4189/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4189/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4189/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4189/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4189/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4189/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4189/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4189/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4189/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4189/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4189/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4186/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4186/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4186/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4186/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4186/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4186/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4186/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4186/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4186/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4186/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4186/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4183/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4180/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4180/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4180/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4180/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4180/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4180/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4180/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4180/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4180/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4180/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4180/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4135/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4135/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4135/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4135/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4135/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4135/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4135/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4135/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4135/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4135/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4135/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4132/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4132/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4132/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4132/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4132/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4132/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4132/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4132/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4132/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4132/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4132/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4129/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4129/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4129/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4129/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4129/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4129/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4129/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4129/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4129/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4129/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4129/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4126/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4126/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4126/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4126/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4126/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4126/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4126/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4126/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4126/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4126/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4126/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4123/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4123/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4123/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4123/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4123/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4123/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4123/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4123/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4123/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4123/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4123/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4165/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4165/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4165/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4165/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4165/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4165/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4165/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4165/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4165/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4165/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4165/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4162/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4162/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4162/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4162/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4162/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4162/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4162/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4162/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4162/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4162/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4162/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4156/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4156/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4156/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4156/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4156/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4156/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4156/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4156/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4156/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4156/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4156/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4153/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4153/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4153/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4153/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4153/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4153/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4153/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4153/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4153/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4153/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4153/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4150/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4150/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4150/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4150/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4150/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4150/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4150/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4150/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4150/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4150/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4150/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4147/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4147/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4147/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4147/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4147/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4147/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4147/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4147/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4147/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4147/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4147/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_24s_8s_32_4_1_U4144/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_mul_24s_8s_32_4_1_U4144/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4144/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4144/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4144/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4144/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4144/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mul_mul_24s_8s_32_4_1_U4144/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mul_mul_24s_8s_32_4_1_U4144/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mul_mul_24s_8s_32_4_1_U4144/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mul_mul_24s_8s_32_4_1_U4144/Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'dadd_64ns_64ns_64_8_full_dsp_1_U4503/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U4500/ce_r_reg' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_dadd_64ns_64ns_64_8_full_dsp_1.v:51]
INFO: [Synth 8-4471] merging register 'dsqrt_64ns_64ns_64_30_no_dsp_1_U4504/ce_r_reg' into 'fmul_32ns_32ns_32_4_max_dsp_1_U4500/ce_r_reg' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_dsqrt_64ns_64ns_64_30_no_dsp_1.v:46]
INFO: [Synth 8-6794] RAM ("Bert_layer_dataflow_region_2_Layer_norm0_1__GC0/buf_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"Bert_layer_dataflow_region_2_Layer_norm0_1__GC0/buf_U/ram_reg"'.
INFO: [Synth 8-6794] RAM ("Bert_layer_dataflow_region_2_Layer_norm0_1__GC0/buf_U/ram_reg") will be automatically implemented using URAM. 
INFO: [Synth 8-5780] Default cascade height of 8 will be used for URAM '"Bert_layer_dataflow_region_2_Layer_norm0_1__GC0/buf_U/ram_reg"'.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized21.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_1_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_1_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_1_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_1_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_1_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_1_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_2_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_2_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_2_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_2_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_2_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_2_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_3_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_3_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_3_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_3_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_3_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_3_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_1_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_1_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_1_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_1_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_1_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_1_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_2_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_2_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_2_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_2_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_2_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_2_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_3_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_3_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_3_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"V_V_3_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("V_V_3_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"V_V_3_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-4471] merging register 'weight_sfa_loader_1_U0/weight_sfa_loader_1_Loop_block_w_cont_load_proc21_U0/ap_CS_fsm_reg[0:0]' into 'weight_sfa_loader_1_U0/weight_sfa_loader_1_Loop_block_w_attn_load_proc20_U0/ap_CS_fsm_reg[0:0]' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_weight_sfa_loader_1_Loop_block_w_cont_load_proc21.v:216]
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB1 has port s_axi_control_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB1 has port s_axi_control_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB1 has port s_axi_control_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB1 has port s_axi_control_RRESP[0] driven by constant 0
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_3_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_3_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_3_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_3_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_3_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_3_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_2_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_2_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_2_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_2_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_2_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_2_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_3_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_3_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_3_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_3_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_3_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_3_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_2_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_2_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_2_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_2_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_2_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_2_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'Res_layer0_1_U0/uitofp_32ns_32_5_no_dsp_1_U4466/ce_r_reg' into 'Res_layer0_1_U0/fadd_32ns_32ns_32_7_full_dsp_1_U4465/ce_r_reg' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_uitofp_32ns_32_5_no_dsp_1.v:44]
INFO: [Synth 8-4471] merging register 'head_merger_1_U0/grp_head_merger_1_Pipeline_l_buf_VITIS_LOOP_328_1_fu_52/ap_CS_fsm_reg[0:0]' into 'Res_layer0_1_U0/ap_CS_fsm_reg[0:0]' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_head_merger_1_Pipeline_l_buf_VITIS_LOOP_328_1.v:183]
INFO: [Synth 8-4471] merging register 'head_merger_1_U0/grp_head_merger_1_Pipeline_l_merge_VITIS_LOOP_337_3_fu_72/ap_CS_fsm_reg[0:0]' into 'Res_layer0_1_U0/ap_CS_fsm_reg[0:0]' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_head_merger_1_Pipeline_l_merge_VITIS_LOOP_337_3.v:167]
INFO: [Synth 8-4471] merging register 'head_spliter_1_U0/grp_head_spliter_1_Pipeline_l_write_VITIS_LOOP_304_1_fu_64/ap_CS_fsm_reg[0:0]' into 'Res_layer0_1_U0/ap_CS_fsm_reg[0:0]' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_head_spliter_1_Pipeline_l_write_VITIS_LOOP_304_1.v:152]
INFO: [Synth 8-4471] merging register 'head_spliter_1_U0/grp_head_spliter_1_Pipeline_l_split_VITIS_LOOP_311_2_fu_80/ap_CS_fsm_reg[0:0]' into 'Res_layer0_1_U0/ap_CS_fsm_reg[0:0]' [/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/5736/hdl/verilog/Bert_layer_dataflow_region_2_head_spliter_1_Pipeline_l_split_VITIS_LOOP_311_2.v:176]
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB2 has port if_fifo_cap[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB2 has port if_fifo_cap[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB2 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB2 has port O1179[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB2 has port O1179[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB2 has port O1179[0] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB2 has port O1181[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB2 has port O1181[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB2 has port O1181[0] driven by constant 0
RAM ("Bert_layer_dataflow_region_2__GCB2/head_merger_1_U0/buf_V_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "Bert_layer_dataflow_region_2__GCB2/head_merger_1_U0/buf_V_U/ram_reg"
RAM ("Bert_layer_dataflow_region_2__GCB2/head_merger_1_U0/buf_V_4_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "Bert_layer_dataflow_region_2__GCB2/head_merger_1_U0/buf_V_4_U/ram_reg"
RAM ("Bert_layer_dataflow_region_2__GCB2/head_merger_1_U0/buf_V_5_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "Bert_layer_dataflow_region_2__GCB2/head_merger_1_U0/buf_V_5_U/ram_reg"
RAM ("Bert_layer_dataflow_region_2__GCB2/head_merger_1_U0/buf_V_6_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "Bert_layer_dataflow_region_2__GCB2/head_merger_1_U0/buf_V_6_U/ram_reg"
RAM ("Bert_layer_dataflow_region_2__GCB2/head_spliter_1_U0/buf_V_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "Bert_layer_dataflow_region_2__GCB2/head_spliter_1_U0/buf_V_U/ram_reg"
RAM ("Bert_layer_dataflow_region_2__GCB2/head_spliter_1_U0/buf_V_1_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "Bert_layer_dataflow_region_2__GCB2/head_spliter_1_U0/buf_V_1_U/ram_reg"
RAM ("Bert_layer_dataflow_region_2__GCB2/head_spliter_1_U0/buf_V_2_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "Bert_layer_dataflow_region_2__GCB2/head_spliter_1_U0/buf_V_2_U/ram_reg"
RAM ("Bert_layer_dataflow_region_2__GCB2/head_spliter_1_U0/buf_V_3_U/ram_reg") is too shallow (depth = 1024) to use URAM. Choosing BRAM instead of URAM 
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 8 for RAM "Bert_layer_dataflow_region_2__GCB2/head_spliter_1_U0/buf_V_3_U/ram_reg"
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_1_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_1_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_1_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_1_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_1_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_1_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_1_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_1_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_1_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_1_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_1_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_1_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_U/\gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-5759] Cascade height of 1 specified for RAM '"K_V_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'. This RAM won't be implemented using URAM cascade chain
INFO: [Synth 8-6833] Ram_style="hls_ultra" specified on RAM ("K_V_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"). This will be implemented using Non-Cascaded URAMs that could result in higher LUTs an MUX utilization. 
INFO: [Synth 8-5782] User specified cascade height of 1 will be used for URAM '"K_V_U/\gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U /ram_reg"'.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_14_viv__parameterized15.
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB3 has port if_fifo_cap[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB3 has port if_fifo_cap[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB3 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB3 has port O1193[2] driven by constant 1
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB3 has port O1193[1] driven by constant 0
WARNING: [Synth 8-3917] design Bert_layer_dataflow_region_2__GCB3 has port O1193[0] driven by constant 0
INFO: [Synth 8-5784] Optimized 576 bits of RAM "buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 576 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-5784] Optimized 576 bits of RAM "buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Old ram width 576 bits, new ram width 0 bits.
WARNING: [Synth 8-5785] Removed RAM "buff_wdata/U_fifo_mem/mem_reg" due to constant propagation. Write data stuck at zero 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/store_unit/\tmp_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/store_unit/\tmp_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem0_m_axi_U/store_unit/\fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem1_m_axi_U/store_unit/\fifo_wreq/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/load_unit/\tmp_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem0_m_axi_U/store_unit/\buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/load_unit/\tmp_addr_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (gmem1_m_axi_U/store_unit/\buff_wdata/full_n_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\could_multi_bursts.awaddr_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\could_multi_bursts.awaddr_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\weight_ds0_loader_1_U0/weight_ds0_loader_1_Loop_block_wk_load_proc30_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_read/\could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_read/\could_multi_bursts.araddr_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_read/\could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_read/\could_multi_bursts.araddr_buf_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\weight_ds0_loader_1_U0/weight_ds0_loader_1_Loop_block_wk_load_proc30_U0/grp_weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s_fu_84/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\weight_ds0_loader_1_U0/weight_ds0_loader_1_Loop_block_wk_load_proc30_U0/grp_weight_ds0_loader_1_Loop_block_wk_load_proc30_Pipeline_block_wk_load_VITIS_LOOP_s_fu_84/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_read/\rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_read/\rs_rreq/data_p2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\rs_wreq/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_read/\rs_rreq/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_read/\rs_rreq/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_throttle/req_fifo/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\wreq_throttle/req_fifo/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/store_unit/\fifo_wreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/store_unit/\fifo_wreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/load_unit/\fifo_rreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/load_unit/\fifo_rreq/U_fifo_srl/dout_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/store_unit/\tmp_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/store_unit/\tmp_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/store_unit/tmp_valid_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/store_unit/tmp_valid_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\rs_wreq/data_p2_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/store_unit/\fifo_wrsp/U_fifo_srl/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/store_unit/\fifo_wrsp/U_fifo_srl/dout_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\rs_wreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\rs_wreq/data_p1_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\end_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\end_addr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\sect_addr_buf_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem1_m_axi_U/bus_write/\sect_addr_buf_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p2_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p2_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p2_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p2_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/bus_write/\wreq_throttle/rs_req/data_p2_reg[6] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module Bert_layer_dataflow_region_2_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module Bert_layer_dataflow_region_2_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module Bert_layer_dataflow_region_2_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module Bert_layer_dataflow_region_2_gmem1_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module Bert_layer_dataflow_region_2_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module Bert_layer_dataflow_region_2_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[1]) is unused and will be removed from module Bert_layer_dataflow_region_2_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (wreq_throttle/rs_req/FSM_sequential_state_reg[0]) is unused and will be removed from module Bert_layer_dataflow_region_2_gmem0_m_axi_write.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:16:11 ; elapsed = 00:17:03 . Memory (MB): peak = 6699.805 ; gain = 3207.125 ; free physical = 84251 ; free virtual = 194241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:16:42 ; elapsed = 00:17:39 . Memory (MB): peak = 6699.805 ; gain = 3207.125 ; free physical = 83444 ; free virtual = 193726
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-5136.0/oG. 160.0ps)
info: optimization accepted worst group hill climbing move (-4506.0/oG. 160.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:20:29 ; elapsed = 00:21:35 . Memory (MB): peak = 6699.805 ; gain = 3207.125 ; free physical = 82992 ; free virtual = 193281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/Context_layer_100_1_U0i_29/A_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Context_layer_1_U0i_55/A_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Linear_layer_ds0_1_U0i_69/A_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/Linear_layer_ds0_1_U0i_69/A_V_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_8 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_10 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_11 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_13 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_14 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_16 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_17 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_19 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_20 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_22 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_23 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_8 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_10 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_11 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_13 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_14 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_16 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_17 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_19 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_20 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_22 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_3_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_23 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_8 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_10 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_11 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_13 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_14 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_16 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_17 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_19 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_20 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_22 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_23 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_8 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_10 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_11 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_13 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_14 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_16 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_17 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_19 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_20 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_22 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_2_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_23 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_8 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_10 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_11 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_13 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_14 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_16 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_17 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_19 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_20 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_22 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[0].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_23 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_1 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_2 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_4 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_5 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_7 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_8 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_10 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_11 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_13 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_14 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_16 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_17 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_19 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_20 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_22 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_1/K_V_1_U/gen_buffer[1].Bert_layer_dataflow_region_2_K_V_RAM_2P_URAM_1R1W_memcore_U/ram_reg_uram_23 (implemented as a Ultra RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:25:47 ; elapsed = 00:27:12 . Memory (MB): peak = 6707.809 ; gain = 3215.129 ; free physical = 82547 ; free virtual = 192862
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/V_V_U/tptr_reg[0] with forward move, found 2 loads out of which
0 loads can have forward move, 2 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/V_V_1_U/tptr_reg[0] with forward move, found 2 loads out of which
0 loads can have forward move, 2 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/V_V_2_U/tptr_reg[0] with forward move, found 2 loads out of which
0 loads can have forward move, 2 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/V_V_3_U/tptr_reg[0] with forward move, found 2 loads out of which
0 loads can have forward move, 2 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/K_V_3_U/tptr_reg[0] with forward move, found 2 loads out of which
0 loads can have forward move, 2 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/K_V_2_U/tptr_reg[0] with forward move, found 2 loads out of which
0 loads can have forward move, 2 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/K_V_1_U/tptr_reg[0] with forward move, found 2 loads out of which
0 loads can have forward move, 2 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/K_V_U/tptr_reg[0] with forward move, found 2 loads out of which
0 loads can have forward move, 2 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/weight_sfa_loader_1_U0/weight_sfa_loader_1_Loop_block_w_attn_load_proc20_U0/ap_done_reg_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/weight_sfa_loader_1_U0/weight_sfa_loader_1_Loop_block_w_cont_load_proc21_U0/ap_done_reg_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:27:45 ; elapsed = 00:29:18 . Memory (MB): peak = 6814.477 ; gain = 3321.797 ; free physical = 81922 ; free virtual = 192510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:27:47 ; elapsed = 00:29:20 . Memory (MB): peak = 6814.477 ; gain = 3321.797 ; free physical = 81918 ; free virtual = 192506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:29:35 ; elapsed = 00:31:13 . Memory (MB): peak = 6814.477 ; gain = 3321.797 ; free physical = 81658 ; free virtual = 192247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:29:38 ; elapsed = 00:31:16 . Memory (MB): peak = 6814.477 ; gain = 3321.797 ; free physical = 81655 ; free virtual = 192243
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:29:54 ; elapsed = 00:31:34 . Memory (MB): peak = 6814.477 ; gain = 3321.797 ; free physical = 81670 ; free virtual = 192258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:29:57 ; elapsed = 00:31:37 . Memory (MB): peak = 6814.477 ; gain = 3321.797 ; free physical = 81651 ; free virtual = 192239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper__parameterized10                           | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized9                            | A':B'                 | 29     | 18     | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized11                           | C+A:B                 | 0      | 2      | 47     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_7362                       | (A*B)'                | 24     | 0      | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_7363                       | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6_7360                       | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_7333                       | (A*B)'                | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_7334                       | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6_7331                       | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_7300                       | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_7253                       | C+A'*B'               | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_6961                       | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_6916                       | C+A'*B'               | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_6785                       | (A*B)'                | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_6786                       | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6_6783                       | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized7_6023                       | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_5976                       | C+A'*B'               | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e2_wrapper_5627                                       | (A*B)'                | 26     | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0_5628                       | PCIN>>17+(A*B)'       | 0      | 16     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2_5629                       | (PCIN>>17+C'+A'*B')'  | 0      | 15     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3_5630                       | (C+A''*B'')'          | 26     | 0      | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_5631                       | PCIN>>17+C'+(A*B'')'  | 0      | 16     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_5632                       | (PCIN>>17+C'+A'*B'')' | 0      | 15     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1_5633                       | A:B+C                 | 30     | 18     | 23     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_5613                                       | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e2_wrapper_4909                                       | (A*B)'                | 26     | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0_4910                       | PCIN>>17+(A*B)'       | 0      | 16     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2_4911                       | (PCIN>>17+C'+A'*B')'  | 0      | 15     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3_4912                       | (C+A''*B'')'          | 26     | 0      | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_4913                       | PCIN>>17+C'+(A*B'')'  | 0      | 16     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_4914                       | (PCIN>>17+C'+A'*B'')' | 0      | 15     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1_4915                       | A:B+C                 | 30     | 18     | 23     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4895                                       | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e2_wrapper_4191                                       | (A*B)'                | 26     | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0_4192                       | PCIN>>17+(A*B)'       | 0      | 16     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2_4193                       | (PCIN>>17+C'+A'*B')'  | 0      | 15     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3_4194                       | (C+A''*B'')'          | 26     | 0      | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4_4195                       | PCIN>>17+C'+(A*B'')'  | 0      | 16     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5_4196                       | (PCIN>>17+C'+A'*B'')' | 0      | 15     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1_4197                       | A:B+C                 | 30     | 18     | 23     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_4177                                       | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e2_wrapper                                            | (A*B)'                | 26     | 0      | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized0                            | PCIN>>17+(A*B)'       | 0      | 16     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized2                            | (PCIN>>17+C'+A'*B')'  | 0      | 15     | -      | -      | 47     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized3                            | (C+A''*B'')'          | 26     | 0      | 17     | -      | 17     | 2    | 2    | 2    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized4                            | PCIN>>17+C'+(A*B'')'  | 0      | 16     | -      | -      | 17     | 0    | 2    | -    | -    | -     | 1    | 0    | 
|dsp48e2_wrapper__parameterized5                            | (PCIN>>17+C'+A'*B'')' | 0      | 15     | -      | -      | 45     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|dsp48e2_wrapper__parameterized1                            | A:B+C                 | 30     | 18     | 23     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper_3523                                       | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized4_3134                       | (A*B)'                | 24     | 15     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_3135                       | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6_3132                       | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized4_2723                       | (A*B)'                | 24     | 15     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_2724                       | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6_2721                       | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized4_2312                       | (A*B)'                | 24     | 15     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_2313                       | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6_2310                       | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized4_1901                       | (A*B)'                | 24     | 15     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_1902                       | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6_1899                       | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|Bert_layer_dataflow_region_2_mul_mul_24s_8s_32_4_1_DSP48_0 | ((A'*B')')'           | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|dsp48e1_wrapper__parameterized7_1503                       | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_1456                       | C+A'*B'               | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_1280                       | (C'+(D+A)'*B')'       | 6      | 17     | 43     | 16     | 43     | 0    | 1    | 1    | 1    | 1     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_1359                       | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_1358                       | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_1356                       | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1352                       | (C+A:B)'              | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_1351                       | (C+A:B)'              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_1342                                       | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_1134                       | (A*B)'                | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_1135                       | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6_1132                       | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_1093                       | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_1046                       | C+A'*B'               | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_870                        | (C'+(D+A)'*B')'       | 6      | 17     | 43     | 16     | 43     | 0    | 1    | 1    | 1    | 1     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_949                        | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_948                        | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_946                        | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_942                        | (C+A:B)'              | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_941                        | (C+A:B)'              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_932                                        | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_724                        | (A*B)'                | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_725                        | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6_722                        | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7_683                        | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8_636                        | C+A'*B'               | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3_460                        | (C'+(D+A)'*B')'       | 6      | 17     | 43     | 16     | 43     | 0    | 1    | 1    | 1    | 1     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2_539                        | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_538                        | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1_536                        | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_532                        | (C+A:B)'              | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_531                        | (C+A:B)'              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper_522                                        | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4_314                        | (A*B)'                | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5_315                        | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6_312                        | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized7                            | Dynamic               | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 1     | 0    | 0    | 
|dsp48e1_wrapper__parameterized8                            | C+A'*B'               | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized3                            | (C'+(D+A)'*B')'       | 6      | 17     | 43     | 16     | 43     | 0    | 1    | 1    | 1    | 1     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2                            | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_203                        | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized1                            | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0_201                        | (C+A:B)'              | 0      | 6      | 0      | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0                            | (C+A:B)'              | 30     | 18     | 48     | -      | 48     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper                                            | Dynamic               | -      | -      | -      | -      | 48     | -    | -    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized4                            | (A*B)'                | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized5                            | PCIN>>17+(A*B)'       | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized6                            | PCIN+A:B+C            | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+-------+
|      |Cell            |Count  |
+------+----------------+-------+
|1     |CARRY8          |   4609|
|2     |DSP48E1         |     82|
|3     |DSP_ALU         |    348|
|8     |DSP_A_B_DATA    |    348|
|15    |DSP_C_DATA      |    348|
|17    |DSP_MULTIPLIER  |    348|
|19    |DSP_M_DATA      |    348|
|21    |DSP_OUTPUT      |    348|
|26    |DSP_PREADD      |    348|
|27    |DSP_PREADD_DATA |    348|
|30    |LUT1            |   3162|
|31    |LUT2            |  53655|
|32    |LUT3            |  44205|
|33    |LUT4            |  47744|
|34    |LUT5            |  22790|
|35    |LUT6            |  49726|
|36    |MUXCY           |  22024|
|37    |MUXF7           |   2201|
|38    |MUXF8           |     14|
|39    |RAM128X1S       |     32|
|40    |RAMB18E2        |     14|
|42    |RAMB36E2        |     43|
|55    |SRL16E          |  15947|
|56    |SRLC32E         |    589|
|57    |URAM288         |    257|
|59    |XORCY           |  20820|
|60    |FDE             |     48|
|61    |FDRE            | 204955|
|62    |FDSE            |   4152|
+------+----------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:29:59 ; elapsed = 00:31:40 . Memory (MB): peak = 6814.477 ; gain = 3321.797 ; free physical = 81651 ; free virtual = 192240
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 211 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:28:19 ; elapsed = 00:29:53 . Memory (MB): peak = 6818.383 ; gain = 1766.387 ; free physical = 84860 ; free virtual = 195448
Synthesis Optimization Complete : Time (s): cpu = 00:30:06 ; elapsed = 00:31:45 . Memory (MB): peak = 6818.383 ; gain = 3325.703 ; free physical = 84913 ; free virtual = 195458
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 6820.480 ; gain = 0.000 ; free physical = 84365 ; free virtual = 194910
INFO: [Netlist 29-17] Analyzing 50178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 7365.918 ; gain = 0.000 ; free physical = 83872 ; free virtual = 194417
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3609 instances were transformed.
  (CARRY4) => CARRY8: 3099 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 82 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 348 instances
  FDE => FDRE: 48 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 32 instances

Synth Design complete, checksum: e3711966
INFO: [Common 17-83] Releasing license: Synthesis
1041 Infos, 225 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:32:31 ; elapsed = 00:34:19 . Memory (MB): peak = 7365.918 ; gain = 4332.785 ; free physical = 84841 ; free virtual = 195386
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_dataflow_region_2_1_0_synth_1/ulp_Bert_layer_dataflow_region_2_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:13 ; elapsed = 00:01:05 . Memory (MB): peak = 7397.945 ; gain = 32.027 ; free physical = 84788 ; free virtual = 195417
write_verilog: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 7397.945 ; gain = 0.000 ; free physical = 84646 ; free virtual = 195420
write_vhdl: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 7397.945 ; gain = 0.000 ; free physical = 84459 ; free virtual = 195418
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_Bert_layer_dataflow_region_2_1_0, cache-ID = 673d7ca0c12a8ab6
INFO: [Coretcl 2-1174] Renamed 9514 cell refs.
INFO: [Common 17-1381] The checkpoint '/work/shared/users/ugrad/user_zjh/LLaMA_decoding_weight_offchip_32L/_x.hw.xilinx_u280_gen3x16_xdma_1_202211_1/link/vivado/vpl/prj/prj.runs/ulp_Bert_layer_dataflow_region_2_1_0_synth_1/ulp_Bert_layer_dataflow_region_2_1_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:15 ; elapsed = 00:01:07 . Memory (MB): peak = 7397.945 ; gain = 0.000 ; free physical = 84381 ; free virtual = 195425
INFO: [runtcl-4] Executing : report_utilization -file ulp_Bert_layer_dataflow_region_2_1_0_utilization_synth.rpt -pb ulp_Bert_layer_dataflow_region_2_1_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 7397.945 ; gain = 0.000 ; free physical = 84152 ; free virtual = 195426
write_vhdl: Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 7397.945 ; gain = 0.000 ; free physical = 83969 ; free virtual = 195427
INFO: [Common 17-206] Exiting Vivado at Sun Dec 10 04:07:15 2023...
