0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_data/sim/blk_mem_data.v,1717783013,verilog,,,,blk_mem_data,,uvm,,,,,,
C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/sim/blk_mem_program.v,1717780648,verilog,,,,blk_mem_program,,uvm,,,,,,
C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_alu.sv,1717728058,systemVerilog,,,,tb_alu,,uvm,,,,,,
C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_ex_module.sv,1717791243,systemVerilog,,,,tb_ex_module,,uvm,,,,,,
C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv,1717780920,systemVerilog,,,,tb_if_module,,uvm,,,,,,
C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_sru.sv,1717736611,systemVerilog,,,,tb_sru,,uvm,,,,,,
C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/alu_module.sv,1717725856,systemVerilog,,C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/decode_module.sv,,alu_module,,uvm,,,,,,
C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/decode_module.sv,1717787850,systemVerilog,,C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/ex_module.sv,,decode_module,,uvm,,,,,,
C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/ex_module.sv,1717788474,systemVerilog,,C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/sru_module.sv,,ex_module,,uvm,,,,,,
C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv,1717780499,systemVerilog,,C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv,,if_module,,uvm,,,,,,
C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv,1717741064,systemVerilog,,C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv,,pc_stack,,uvm,,,,,,
C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/sru_module.sv,1717737475,systemVerilog,,C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_ex_module.sv,,sru_module,,uvm,,,,,,
