{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691614491007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691614491008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug  9 15:54:50 2023 " "Processing started: Wed Aug  9 15:54:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691614491008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691614491008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDRAM_Controller -c SDRAM_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDRAM_Controller -c SDRAM_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691614491008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691614491759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691614491759 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SDRAM_Controller.sv(203) " "Verilog HDL information at SDRAM_Controller.sv(203): always construct contains both blocking and non-blocking assignments" {  } { { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 203 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1691614504306 ""}
{ "Error" "EVRFX_SV_ALWAYS_CANT_HAVE_SENS_LIST" "SDRAM_Controller.sv(282) " "SystemVerilog RTL Coding error at SDRAM_Controller.sv(282): always_comb or always_latch cannot have a sensitivity list." {  } { { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 282 0 0 } }  } 0 10167 "SystemVerilog RTL Coding error at %1!s!: always_comb or always_latch cannot have a sensitivity list." 0 0 "Analysis & Synthesis" 0 -1 1691614504307 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SDRAM_Controller.sv(282) " "Verilog HDL information at SDRAM_Controller.sv(282): always construct contains both blocking and non-blocking assignments" {  } { { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 282 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1691614504307 ""}
{ "Error" "EVRFX_SV_ALWAYS_CANT_HAVE_SENS_LIST" "SDRAM_Controller.sv(394) " "SystemVerilog RTL Coding error at SDRAM_Controller.sv(394): always_comb or always_latch cannot have a sensitivity list." {  } { { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 394 0 0 } }  } 0 10167 "SystemVerilog RTL Coding error at %1!s!: always_comb or always_latch cannot have a sensitivity list." 0 0 "Analysis & Synthesis" 0 -1 1691614504307 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SDRAM_Controller.sv(394) " "Verilog HDL information at SDRAM_Controller.sv(394): always construct contains both blocking and non-blocking assignments" {  } { { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 394 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1691614504307 ""}
{ "Error" "EVRFX_SV_ALWAYS_CANT_HAVE_SENS_LIST" "SDRAM_Controller.sv(423) " "SystemVerilog RTL Coding error at SDRAM_Controller.sv(423): always_comb or always_latch cannot have a sensitivity list." {  } { { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 423 0 0 } }  } 0 10167 "SystemVerilog RTL Coding error at %1!s!: always_comb or always_latch cannot have a sensitivity list." 0 0 "Analysis & Synthesis" 0 -1 1691614504307 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SDRAM_Controller.sv(423) " "Verilog HDL information at SDRAM_Controller.sv(423): always construct contains both blocking and non-blocking assignments" {  } { { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 423 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1691614504307 ""}
{ "Error" "EVRFX_SV_ALWAYS_CANT_HAVE_SENS_LIST" "SDRAM_Controller.sv(530) " "SystemVerilog RTL Coding error at SDRAM_Controller.sv(530): always_comb or always_latch cannot have a sensitivity list." {  } { { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 530 0 0 } }  } 0 10167 "SystemVerilog RTL Coding error at %1!s!: always_comb or always_latch cannot have a sensitivity list." 0 0 "Analysis & Synthesis" 0 -1 1691614504308 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SDRAM_Controller.sv(530) " "Verilog HDL information at SDRAM_Controller.sv(530): always construct contains both blocking and non-blocking assignments" {  } { { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 530 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1691614504308 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "SDRAM_Controller SDRAM_Controller.sv(6) " "Ignored design unit \"SDRAM_Controller\" at SDRAM_Controller.sv(6) due to previous errors" {  } { { "SDRAM_Controller.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/SDRAM_Controller.sv" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1691614504308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller.sv 0 0 " "Found 0 design units, including 0 entities, in source file sdram_controller.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691614504308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wait_st_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file wait_st_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WAIT_ST_COUNTER " "Found entity 1: WAIT_ST_COUNTER" {  } { { "WAIT_ST_COUNTER.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/WAIT_ST_COUNTER.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691614504311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691614504311 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.sv " "Entity \"MUX\" obtained from \"MUX.sv\" instead of from Quartus Prime megafunction library" {  } { { "MUX.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/MUX.sv" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1691614504313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/MUX.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691614504313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691614504313 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "S_LATCH S_LATCH.sv " "Entity \"S_LATCH\" obtained from \"S_LATCH.sv\" instead of from Quartus Prime megafunction library" {  } { { "S_LATCH.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/S_LATCH.sv" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1691614504315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_latch.sv 1 1 " "Found 1 design units, including 1 entities, in source file s_latch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 S_LATCH " "Found entity 1: S_LATCH" {  } { { "S_LATCH.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/S_LATCH.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691614504316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691614504316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delayed_clock.sv 1 1 " "Found 1 design units, including 1 entities, in source file delayed_clock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 delayed_Clock " "Found entity 1: delayed_Clock" {  } { { "delayed_Clock.sv" "" { Text "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/delayed_Clock.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691614504317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691614504317 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/output_files/SDRAM_Controller.map.smsg " "Generated suppressed messages file C:/Users/nabee/OneDrive/Documents/Github/source/CSE4358/Final Project/SV_Projects/SDRAM/output_files/SDRAM_Controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691614504353 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691614504463 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug  9 15:55:04 2023 " "Processing ended: Wed Aug  9 15:55:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691614504463 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691614504463 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691614504463 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691614504463 ""}
