#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x140c220 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x140c3b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1404370 .functor NOT 1, L_0x143d980, C4<0>, C4<0>, C4<0>;
L_0x143d6e0 .functor XOR 1, L_0x143d580, L_0x143d640, C4<0>, C4<0>;
L_0x143d870 .functor XOR 1, L_0x143d6e0, L_0x143d7a0, C4<0>, C4<0>;
v0x143a6f0_0 .net *"_ivl_10", 0 0, L_0x143d7a0;  1 drivers
v0x143a7f0_0 .net *"_ivl_12", 0 0, L_0x143d870;  1 drivers
v0x143a8d0_0 .net *"_ivl_2", 0 0, L_0x143c6e0;  1 drivers
v0x143a990_0 .net *"_ivl_4", 0 0, L_0x143d580;  1 drivers
v0x143aa70_0 .net *"_ivl_6", 0 0, L_0x143d640;  1 drivers
v0x143aba0_0 .net *"_ivl_8", 0 0, L_0x143d6e0;  1 drivers
v0x143ac80_0 .net "a", 0 0, v0x1438160_0;  1 drivers
v0x143ad20_0 .net "b", 0 0, v0x1438200_0;  1 drivers
v0x143adc0_0 .net "c", 0 0, v0x14382a0_0;  1 drivers
v0x143ae60_0 .var "clk", 0 0;
v0x143af00_0 .net "d", 0 0, v0x14383e0_0;  1 drivers
v0x143afa0_0 .net "q_dut", 0 0, L_0x143d340;  1 drivers
v0x143b040_0 .net "q_ref", 0 0, L_0x14043e0;  1 drivers
v0x143b0e0_0 .var/2u "stats1", 159 0;
v0x143b180_0 .var/2u "strobe", 0 0;
v0x143b220_0 .net "tb_match", 0 0, L_0x143d980;  1 drivers
v0x143b2e0_0 .net "tb_mismatch", 0 0, L_0x1404370;  1 drivers
v0x143b4b0_0 .net "wavedrom_enable", 0 0, v0x14384d0_0;  1 drivers
v0x143b550_0 .net "wavedrom_title", 511 0, v0x1438570_0;  1 drivers
L_0x143c6e0 .concat [ 1 0 0 0], L_0x14043e0;
L_0x143d580 .concat [ 1 0 0 0], L_0x14043e0;
L_0x143d640 .concat [ 1 0 0 0], L_0x143d340;
L_0x143d7a0 .concat [ 1 0 0 0], L_0x14043e0;
L_0x143d980 .cmp/eeq 1, L_0x143c6e0, L_0x143d870;
S_0x140c540 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x140c3b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x13f8ea0 .functor OR 1, v0x1438160_0, v0x1438200_0, C4<0>, C4<0>;
L_0x140cca0 .functor OR 1, v0x14382a0_0, v0x14383e0_0, C4<0>, C4<0>;
L_0x14043e0 .functor AND 1, L_0x13f8ea0, L_0x140cca0, C4<1>, C4<1>;
v0x14045e0_0 .net *"_ivl_0", 0 0, L_0x13f8ea0;  1 drivers
v0x1404680_0 .net *"_ivl_2", 0 0, L_0x140cca0;  1 drivers
v0x13f8ff0_0 .net "a", 0 0, v0x1438160_0;  alias, 1 drivers
v0x13f9090_0 .net "b", 0 0, v0x1438200_0;  alias, 1 drivers
v0x14375e0_0 .net "c", 0 0, v0x14382a0_0;  alias, 1 drivers
v0x14376f0_0 .net "d", 0 0, v0x14383e0_0;  alias, 1 drivers
v0x14377b0_0 .net "q", 0 0, L_0x14043e0;  alias, 1 drivers
S_0x1437910 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x140c3b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1438160_0 .var "a", 0 0;
v0x1438200_0 .var "b", 0 0;
v0x14382a0_0 .var "c", 0 0;
v0x1438340_0 .net "clk", 0 0, v0x143ae60_0;  1 drivers
v0x14383e0_0 .var "d", 0 0;
v0x14384d0_0 .var "wavedrom_enable", 0 0;
v0x1438570_0 .var "wavedrom_title", 511 0;
E_0x14071c0/0 .event negedge, v0x1438340_0;
E_0x14071c0/1 .event posedge, v0x1438340_0;
E_0x14071c0 .event/or E_0x14071c0/0, E_0x14071c0/1;
E_0x1407410 .event posedge, v0x1438340_0;
E_0x13f19f0 .event negedge, v0x1438340_0;
S_0x1437c60 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1437910;
 .timescale -12 -12;
v0x1437e60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1437f60 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1437910;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x14386d0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x140c3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x143b880 .functor NOT 1, v0x1438160_0, C4<0>, C4<0>, C4<0>;
L_0x143b910 .functor NOT 1, v0x1438200_0, C4<0>, C4<0>, C4<0>;
L_0x143b9a0 .functor AND 1, L_0x143b880, L_0x143b910, C4<1>, C4<1>;
L_0x143ba10 .functor NOT 1, v0x14382a0_0, C4<0>, C4<0>, C4<0>;
L_0x143bab0 .functor AND 1, L_0x143b9a0, L_0x143ba10, C4<1>, C4<1>;
L_0x143bbc0 .functor AND 1, L_0x143bab0, v0x14383e0_0, C4<1>, C4<1>;
L_0x143bcc0 .functor NOT 1, v0x1438160_0, C4<0>, C4<0>, C4<0>;
L_0x143bd30 .functor NOT 1, v0x1438200_0, C4<0>, C4<0>, C4<0>;
L_0x143bdf0 .functor AND 1, L_0x143bcc0, L_0x143bd30, C4<1>, C4<1>;
L_0x143bf00 .functor AND 1, L_0x143bdf0, v0x14382a0_0, C4<1>, C4<1>;
L_0x143c020 .functor NOT 1, v0x14383e0_0, C4<0>, C4<0>, C4<0>;
L_0x143c090 .functor AND 1, L_0x143bf00, L_0x143c020, C4<1>, C4<1>;
L_0x143c1c0 .functor OR 1, L_0x143bbc0, L_0x143c090, C4<0>, C4<0>;
L_0x143c2d0 .functor NOT 1, v0x1438160_0, C4<0>, C4<0>, C4<0>;
L_0x143c150 .functor AND 1, L_0x143c2d0, v0x1438200_0, C4<1>, C4<1>;
L_0x143c410 .functor NOT 1, v0x14382a0_0, C4<0>, C4<0>, C4<0>;
L_0x143c510 .functor AND 1, L_0x143c150, L_0x143c410, C4<1>, C4<1>;
L_0x143c620 .functor AND 1, L_0x143c510, v0x14383e0_0, C4<1>, C4<1>;
L_0x143c780 .functor OR 1, L_0x143c1c0, L_0x143c620, C4<0>, C4<0>;
L_0x143c890 .functor NOT 1, v0x1438200_0, C4<0>, C4<0>, C4<0>;
L_0x143cac0 .functor AND 1, v0x1438160_0, L_0x143c890, C4<1>, C4<1>;
L_0x143cc90 .functor NOT 1, v0x14382a0_0, C4<0>, C4<0>, C4<0>;
L_0x143ced0 .functor AND 1, L_0x143cac0, L_0x143cc90, C4<1>, C4<1>;
L_0x143cfe0 .functor NOT 1, v0x14383e0_0, C4<0>, C4<0>, C4<0>;
L_0x143d230 .functor AND 1, L_0x143ced0, L_0x143cfe0, C4<1>, C4<1>;
L_0x143d340 .functor OR 1, L_0x143c780, L_0x143d230, C4<0>, C4<0>;
v0x14389c0_0 .net *"_ivl_0", 0 0, L_0x143b880;  1 drivers
v0x1438aa0_0 .net *"_ivl_10", 0 0, L_0x143bbc0;  1 drivers
v0x1438b80_0 .net *"_ivl_12", 0 0, L_0x143bcc0;  1 drivers
v0x1438c70_0 .net *"_ivl_14", 0 0, L_0x143bd30;  1 drivers
v0x1438d50_0 .net *"_ivl_16", 0 0, L_0x143bdf0;  1 drivers
v0x1438e80_0 .net *"_ivl_18", 0 0, L_0x143bf00;  1 drivers
v0x1438f60_0 .net *"_ivl_2", 0 0, L_0x143b910;  1 drivers
v0x1439040_0 .net *"_ivl_20", 0 0, L_0x143c020;  1 drivers
v0x1439120_0 .net *"_ivl_22", 0 0, L_0x143c090;  1 drivers
v0x1439200_0 .net *"_ivl_24", 0 0, L_0x143c1c0;  1 drivers
v0x14392e0_0 .net *"_ivl_26", 0 0, L_0x143c2d0;  1 drivers
v0x14393c0_0 .net *"_ivl_28", 0 0, L_0x143c150;  1 drivers
v0x14394a0_0 .net *"_ivl_30", 0 0, L_0x143c410;  1 drivers
v0x1439580_0 .net *"_ivl_32", 0 0, L_0x143c510;  1 drivers
v0x1439660_0 .net *"_ivl_34", 0 0, L_0x143c620;  1 drivers
v0x1439740_0 .net *"_ivl_36", 0 0, L_0x143c780;  1 drivers
v0x1439820_0 .net *"_ivl_38", 0 0, L_0x143c890;  1 drivers
v0x1439900_0 .net *"_ivl_4", 0 0, L_0x143b9a0;  1 drivers
v0x14399e0_0 .net *"_ivl_40", 0 0, L_0x143cac0;  1 drivers
v0x1439ac0_0 .net *"_ivl_42", 0 0, L_0x143cc90;  1 drivers
v0x1439ba0_0 .net *"_ivl_44", 0 0, L_0x143ced0;  1 drivers
v0x1439c80_0 .net *"_ivl_46", 0 0, L_0x143cfe0;  1 drivers
v0x1439d60_0 .net *"_ivl_48", 0 0, L_0x143d230;  1 drivers
v0x1439e40_0 .net *"_ivl_6", 0 0, L_0x143ba10;  1 drivers
v0x1439f20_0 .net *"_ivl_8", 0 0, L_0x143bab0;  1 drivers
v0x143a000_0 .net "a", 0 0, v0x1438160_0;  alias, 1 drivers
v0x143a0a0_0 .net "b", 0 0, v0x1438200_0;  alias, 1 drivers
v0x143a190_0 .net "c", 0 0, v0x14382a0_0;  alias, 1 drivers
v0x143a280_0 .net "d", 0 0, v0x14383e0_0;  alias, 1 drivers
v0x143a370_0 .net "q", 0 0, L_0x143d340;  alias, 1 drivers
S_0x143a4d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x140c3b0;
 .timescale -12 -12;
E_0x1406f60 .event anyedge, v0x143b180_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x143b180_0;
    %nor/r;
    %assign/vec4 v0x143b180_0, 0;
    %wait E_0x1406f60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1437910;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14383e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14382a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1438200_0, 0;
    %assign/vec4 v0x1438160_0, 0;
    %wait E_0x13f19f0;
    %wait E_0x1407410;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14383e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14382a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1438200_0, 0;
    %assign/vec4 v0x1438160_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14071c0;
    %load/vec4 v0x1438160_0;
    %load/vec4 v0x1438200_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14382a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14383e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14383e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14382a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1438200_0, 0;
    %assign/vec4 v0x1438160_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1437f60;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14071c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x14383e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14382a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1438200_0, 0;
    %assign/vec4 v0x1438160_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x140c3b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143ae60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143b180_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x140c3b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x143ae60_0;
    %inv;
    %store/vec4 v0x143ae60_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x140c3b0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1438340_0, v0x143b2e0_0, v0x143ac80_0, v0x143ad20_0, v0x143adc0_0, v0x143af00_0, v0x143b040_0, v0x143afa0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x140c3b0;
T_7 ;
    %load/vec4 v0x143b0e0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x143b0e0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x143b0e0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x143b0e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x143b0e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x143b0e0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x143b0e0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x140c3b0;
T_8 ;
    %wait E_0x14071c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x143b0e0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x143b0e0_0, 4, 32;
    %load/vec4 v0x143b220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x143b0e0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x143b0e0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x143b0e0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x143b0e0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x143b040_0;
    %load/vec4 v0x143b040_0;
    %load/vec4 v0x143afa0_0;
    %xor;
    %load/vec4 v0x143b040_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x143b0e0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x143b0e0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x143b0e0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x143b0e0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/circuit3/iter0/response20/top_module.sv";
