{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730239448448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730239448449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 19:04:08 2024 " "Processing started: Tue Oct 29 19:04:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730239448449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730239448449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ParteE -c ParteE " "Command: quartus_map --read_settings_files=on --write_settings_files=off ParteE -c ParteE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730239448449 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730239448842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dato.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dato.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dato-bdf_type " "Found design unit 1: dato-bdf_type" {  } { { "dato.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/dato.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730239449291 ""} { "Info" "ISGN_ENTITY_NAME" "1 dato " "Found entity 1: dato" {  } { { "dato.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/dato.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730239449291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730239449291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dir-bdf_type " "Found design unit 1: dir-bdf_type" {  } { { "dir.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/dir.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730239449293 ""} { "Info" "ISGN_ENTITY_NAME" "1 dir " "Found entity 1: dir" {  } { { "dir.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/dir.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730239449293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730239449293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "partee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file partee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ParteE-rtl " "Found design unit 1: ParteE-rtl" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730239449296 ""} { "Info" "ISGN_ENTITY_NAME" "1 ParteE " "Found entity 1: ParteE" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730239449296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730239449296 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ParteE " "Elaborating entity \"ParteE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730239449327 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hdi ParteE.vhd(28) " "Verilog HDL or VHDL warning at ParteE.vhd(28): object \"hdi\" assigned a value but never read" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730239449329 "|ParteE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rs ParteE.vhd(28) " "Verilog HDL or VHDL warning at ParteE.vhd(28): object \"rs\" assigned a value but never read" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730239449329 "|ParteE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fdi ParteE.vhd(28) " "VHDL Signal Declaration warning at ParteE.vhd(28): used implicit default value for signal \"fdi\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730239449329 "|ParteE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "soy ParteE.vhd(28) " "VHDL Signal Declaration warning at ParteE.vhd(28): used implicit default value for signal \"soy\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730239449329 "|ParteE"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fda ParteE.vhd(28) " "VHDL Signal Declaration warning at ParteE.vhd(28): used implicit default value for signal \"fda\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1730239449329 "|ParteE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hda ParteE.vhd(28) " "Verilog HDL or VHDL warning at ParteE.vhd(28): object \"hda\" assigned a value but never read" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1730239449329 "|ParteE"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "acko ParteE.vhd(88) " "VHDL Process Statement warning at ParteE.vhd(88): inferring latch(es) for signal or variable \"acko\", which holds its previous value in one or more paths through the process" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1730239449330 "|ParteE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acko ParteE.vhd(88) " "Inferred latch for \"acko\" at ParteE.vhd(88)" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730239449330 "|ParteE"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "acko GND " "Pin \"acko\" is stuck at GND" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730239449707 "|ParteE|acko"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1730239449707 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1730239449712 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730239449826 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730239449826 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sda " "No output dependent on input pin \"sda\"" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730239449862 "|ParteE|sda"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ParteE.vhd" "" { Text "C:/Users/santi/OneDrive/Documentos/GitHub/quartus/ParteE/ParteE.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730239449862 "|ParteE|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1730239449862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730239449862 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730239449862 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730239449862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730239449884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 19:04:09 2024 " "Processing ended: Tue Oct 29 19:04:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730239449884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730239449884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730239449884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730239449884 ""}
