// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module convDSPOpt_l0 (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        in_V_V_dout,
        in_V_V_empty_n,
        in_V_V_read,
        out_V_V_din,
        out_V_V_full_n,
        out_V_V_write,
        reps_dout,
        reps_empty_n,
        reps_read,
        reps_out_din,
        reps_out_full_n,
        reps_out_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state10 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [71:0] in_V_V_dout;
input   in_V_V_empty_n;
output   in_V_V_read;
output  [415:0] out_V_V_din;
input   out_V_V_full_n;
output   out_V_V_write;
input  [31:0] reps_dout;
input   reps_empty_n;
output   reps_read;
output  [31:0] reps_out_din;
input   reps_out_full_n;
output   reps_out_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg in_V_V_read;
reg out_V_V_write;
reg reps_read;
reg reps_out_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [1:0] conv_0_w_new_V_0_0_address0;
reg    conv_0_w_new_V_0_0_ce0;
wire   [23:0] conv_0_w_new_V_0_0_q0;
wire   [1:0] conv_0_w_new_V_0_1_address0;
reg    conv_0_w_new_V_0_1_ce0;
wire   [23:0] conv_0_w_new_V_0_1_q0;
wire   [1:0] conv_0_w_new_V_0_2_address0;
reg    conv_0_w_new_V_0_2_ce0;
wire   [23:0] conv_0_w_new_V_0_2_q0;
wire   [1:0] conv_0_w_new_V_1_0_address0;
reg    conv_0_w_new_V_1_0_ce0;
wire   [23:0] conv_0_w_new_V_1_0_q0;
wire   [1:0] conv_0_w_new_V_1_1_address0;
reg    conv_0_w_new_V_1_1_ce0;
wire   [20:0] conv_0_w_new_V_1_1_q0;
wire   [1:0] conv_0_w_new_V_1_2_address0;
reg    conv_0_w_new_V_1_2_ce0;
wire   [20:0] conv_0_w_new_V_1_2_q0;
wire   [1:0] conv_0_w_new_V_2_0_address0;
reg    conv_0_w_new_V_2_0_ce0;
wire   [23:0] conv_0_w_new_V_2_0_q0;
wire   [1:0] conv_0_w_new_V_2_1_address0;
reg    conv_0_w_new_V_2_1_ce0;
wire   [23:0] conv_0_w_new_V_2_1_q0;
wire   [1:0] conv_0_w_new_V_2_2_address0;
reg    conv_0_w_new_V_2_2_ce0;
wire   [23:0] conv_0_w_new_V_2_2_q0;
wire   [1:0] conv_0_w_new_V_3_0_address0;
reg    conv_0_w_new_V_3_0_ce0;
wire   [23:0] conv_0_w_new_V_3_0_q0;
wire   [1:0] conv_0_w_new_V_3_1_address0;
reg    conv_0_w_new_V_3_1_ce0;
wire   [23:0] conv_0_w_new_V_3_1_q0;
wire   [1:0] conv_0_w_new_V_3_2_address0;
reg    conv_0_w_new_V_3_2_ce0;
wire   [23:0] conv_0_w_new_V_3_2_q0;
wire   [1:0] conv_0_w_new_V_4_0_address0;
reg    conv_0_w_new_V_4_0_ce0;
wire   [23:0] conv_0_w_new_V_4_0_q0;
wire   [1:0] conv_0_w_new_V_4_1_address0;
reg    conv_0_w_new_V_4_1_ce0;
wire   [23:0] conv_0_w_new_V_4_1_q0;
wire   [1:0] conv_0_w_new_V_4_2_address0;
reg    conv_0_w_new_V_4_2_ce0;
wire   [19:0] conv_0_w_new_V_4_2_q0;
wire   [1:0] conv_0_w_new_V_5_0_address0;
reg    conv_0_w_new_V_5_0_ce0;
wire   [22:0] conv_0_w_new_V_5_0_q0;
wire   [1:0] conv_0_w_new_V_5_1_address0;
reg    conv_0_w_new_V_5_1_ce0;
wire   [22:0] conv_0_w_new_V_5_1_q0;
wire   [1:0] conv_0_w_new_V_5_2_address0;
reg    conv_0_w_new_V_5_2_ce0;
wire   [19:0] conv_0_w_new_V_5_2_q0;
wire   [1:0] conv_0_w_new_V_6_0_address0;
reg    conv_0_w_new_V_6_0_ce0;
wire   [22:0] conv_0_w_new_V_6_0_q0;
wire   [1:0] conv_0_w_new_V_6_1_address0;
reg    conv_0_w_new_V_6_1_ce0;
wire   [23:0] conv_0_w_new_V_6_1_q0;
wire   [1:0] conv_0_w_new_V_6_2_address0;
reg    conv_0_w_new_V_6_2_ce0;
wire   [22:0] conv_0_w_new_V_6_2_q0;
wire   [1:0] conv_0_w_new_V_7_0_address0;
reg    conv_0_w_new_V_7_0_ce0;
wire   [22:0] conv_0_w_new_V_7_0_q0;
wire   [1:0] conv_0_w_new_V_7_1_address0;
reg    conv_0_w_new_V_7_1_ce0;
wire   [23:0] conv_0_w_new_V_7_1_q0;
wire   [1:0] conv_0_w_new_V_7_2_address0;
reg    conv_0_w_new_V_7_2_ce0;
wire   [23:0] conv_0_w_new_V_7_2_q0;
wire   [1:0] conv_0_w_new_V_8_0_address0;
reg    conv_0_w_new_V_8_0_ce0;
wire   [23:0] conv_0_w_new_V_8_0_q0;
wire   [1:0] conv_0_w_new_V_8_1_address0;
reg    conv_0_w_new_V_8_1_ce0;
wire   [23:0] conv_0_w_new_V_8_1_q0;
wire   [1:0] conv_0_w_new_V_8_2_address0;
reg    conv_0_w_new_V_8_2_ce0;
wire   [20:0] conv_0_w_new_V_8_2_q0;
wire   [1:0] conv_0_w_new_V_9_0_address0;
reg    conv_0_w_new_V_9_0_ce0;
wire   [23:0] conv_0_w_new_V_9_0_q0;
wire   [1:0] conv_0_w_new_V_9_1_address0;
reg    conv_0_w_new_V_9_1_ce0;
wire   [23:0] conv_0_w_new_V_9_1_q0;
wire   [1:0] conv_0_w_new_V_9_2_address0;
reg    conv_0_w_new_V_9_2_ce0;
wire   [23:0] conv_0_w_new_V_9_2_q0;
wire   [1:0] conv_0_w_new_V_10_0_address0;
reg    conv_0_w_new_V_10_0_ce0;
wire   [23:0] conv_0_w_new_V_10_0_q0;
wire   [1:0] conv_0_w_new_V_10_1_address0;
reg    conv_0_w_new_V_10_1_ce0;
wire   [22:0] conv_0_w_new_V_10_1_q0;
wire   [1:0] conv_0_w_new_V_10_2_address0;
reg    conv_0_w_new_V_10_2_ce0;
wire   [23:0] conv_0_w_new_V_10_2_q0;
wire   [1:0] conv_0_w_new_V_11_0_address0;
reg    conv_0_w_new_V_11_0_ce0;
wire   [23:0] conv_0_w_new_V_11_0_q0;
wire   [1:0] conv_0_w_new_V_11_1_address0;
reg    conv_0_w_new_V_11_1_ce0;
wire   [23:0] conv_0_w_new_V_11_1_q0;
wire   [1:0] conv_0_w_new_V_11_2_address0;
reg    conv_0_w_new_V_11_2_ce0;
wire   [23:0] conv_0_w_new_V_11_2_q0;
wire   [1:0] conv_0_w_new_V_12_0_address0;
reg    conv_0_w_new_V_12_0_ce0;
wire   [23:0] conv_0_w_new_V_12_0_q0;
wire   [1:0] conv_0_w_new_V_12_1_address0;
reg    conv_0_w_new_V_12_1_ce0;
wire   [23:0] conv_0_w_new_V_12_1_q0;
wire   [1:0] conv_0_w_new_V_12_2_address0;
reg    conv_0_w_new_V_12_2_ce0;
wire   [22:0] conv_0_w_new_V_12_2_q0;
wire   [1:0] conv_0_w_new_V_13_0_address0;
reg    conv_0_w_new_V_13_0_ce0;
wire   [23:0] conv_0_w_new_V_13_0_q0;
wire   [1:0] conv_0_w_new_V_13_1_address0;
reg    conv_0_w_new_V_13_1_ce0;
wire   [23:0] conv_0_w_new_V_13_1_q0;
wire   [1:0] conv_0_w_new_V_13_2_address0;
reg    conv_0_w_new_V_13_2_ce0;
wire   [23:0] conv_0_w_new_V_13_2_q0;
wire   [1:0] conv_0_w_new_V_14_0_address0;
reg    conv_0_w_new_V_14_0_ce0;
wire   [23:0] conv_0_w_new_V_14_0_q0;
wire   [1:0] conv_0_w_new_V_14_1_address0;
reg    conv_0_w_new_V_14_1_ce0;
wire   [23:0] conv_0_w_new_V_14_1_q0;
wire   [1:0] conv_0_w_new_V_14_2_address0;
reg    conv_0_w_new_V_14_2_ce0;
wire   [23:0] conv_0_w_new_V_14_2_q0;
wire   [1:0] conv_0_w_new_V_15_0_address0;
reg    conv_0_w_new_V_15_0_ce0;
wire   [23:0] conv_0_w_new_V_15_0_q0;
wire   [1:0] conv_0_w_new_V_15_1_address0;
reg    conv_0_w_new_V_15_1_ce0;
wire   [23:0] conv_0_w_new_V_15_1_q0;
wire   [1:0] conv_0_w_new_V_15_2_address0;
reg    conv_0_w_new_V_15_2_ce0;
wire   [23:0] conv_0_w_new_V_15_2_q0;
reg    in_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln176_reg_3441;
reg    out_V_V_blk_n;
reg    ap_enable_reg_pp0_iter6;
reg   [0:0] icmp_ln219_reg_3710;
reg   [0:0] icmp_ln219_reg_3710_pp0_iter5_reg;
reg    reps_blk_n;
reg    reps_out_blk_n;
reg   [41:0] indvar_flatten43_reg_919;
reg   [10:0] indvar_flatten_reg_930;
reg   [1:0] kc_0_0_i_reg_941;
reg   [31:0] reps_read_reg_3430;
reg    ap_block_state1;
wire   [41:0] bound4_fu_1242_p2;
reg   [41:0] bound4_reg_3436;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln176_fu_1248_p2;
wire    ap_block_state3_pp0_stage0_iter0;
reg    ap_block_state4_pp0_stage0_iter1;
wire    ap_block_state5_pp0_stage0_iter2;
wire    ap_block_state6_pp0_stage0_iter3;
wire    ap_block_state7_pp0_stage0_iter4;
wire    ap_block_state8_pp0_stage0_iter5;
reg    ap_block_state9_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln176_reg_3441_pp0_iter1_reg;
reg   [0:0] icmp_ln176_reg_3441_pp0_iter2_reg;
reg   [0:0] icmp_ln176_reg_3441_pp0_iter3_reg;
reg   [0:0] icmp_ln176_reg_3441_pp0_iter4_reg;
reg   [0:0] icmp_ln176_reg_3441_pp0_iter5_reg;
wire   [41:0] add_ln176_1_fu_1253_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln209_fu_1349_p2;
reg   [0:0] icmp_ln209_reg_3690;
reg   [0:0] icmp_ln209_reg_3690_pp0_iter1_reg;
reg   [0:0] icmp_ln209_reg_3690_pp0_iter2_reg;
reg   [0:0] icmp_ln209_reg_3690_pp0_iter3_reg;
reg   [0:0] icmp_ln209_reg_3690_pp0_iter4_reg;
reg   [0:0] icmp_ln209_reg_3690_pp0_iter5_reg;
wire   [0:0] icmp_ln219_fu_1355_p2;
reg   [0:0] icmp_ln219_reg_3710_pp0_iter1_reg;
reg   [0:0] icmp_ln219_reg_3710_pp0_iter2_reg;
reg   [0:0] icmp_ln219_reg_3710_pp0_iter3_reg;
reg   [0:0] icmp_ln219_reg_3710_pp0_iter4_reg;
wire   [1:0] add_ln179_fu_1361_p2;
wire   [10:0] select_ln178_fu_1373_p3;
reg   [19:0] outPartial0_V_0_0_i_reg_4552;
reg   [19:0] outPartial1_V_0_0_i_reg_4557;
reg   [19:0] outPartial0_V_0_0_1_s_reg_4562;
reg   [19:0] outPartial1_V_0_0_1_s_reg_4567;
reg   [19:0] outPartial0_V_0_0_2_s_reg_4572;
reg   [19:0] outPartial1_V_0_0_2_s_reg_4577;
reg   [19:0] outPartial0_V_0_0_3_s_reg_4582;
reg   [19:0] outPartial1_V_0_0_3_s_reg_4587;
reg   [19:0] outPartial0_V_0_0_4_s_reg_4592;
reg   [19:0] outPartial1_V_0_0_4_s_reg_4597;
reg   [19:0] outPartial0_V_0_0_5_s_reg_4602;
reg   [19:0] outPartial1_V_0_0_5_s_reg_4607;
reg   [19:0] outPartial0_V_0_0_6_s_reg_4612;
reg   [19:0] outPartial1_V_0_0_6_s_reg_4617;
reg   [19:0] outPartial0_V_0_0_7_s_reg_4622;
reg   [19:0] outPartial1_V_0_0_7_s_reg_4627;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
wire   [7:0] grp_simd_mac9_DSP2_fu_952_w0vec_0_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_952_w0vec_1_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_952_w0vec_2_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_952_w0vec_3_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_952_w0vec_4_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_952_w0vec_5_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_952_w0vec_6_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_952_w0vec_7_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_952_w0vec_8_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_952_w1vec_0_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_952_w1vec_1_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_952_w1vec_2_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_952_w1vec_3_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_952_w1vec_4_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_952_w1vec_5_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_952_w1vec_6_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_952_w1vec_7_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_952_w1vec_8_V_read;
wire   [19:0] grp_simd_mac9_DSP2_fu_952_ap_return_0;
wire   [19:0] grp_simd_mac9_DSP2_fu_952_ap_return_1;
reg    grp_simd_mac9_DSP2_fu_952_ap_ce;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call293;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call293;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call293;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call293;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call293;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call293;
reg    ap_block_state9_pp0_stage0_iter6_ignore_call293;
reg    ap_block_pp0_stage0_11001_ignoreCallOp378;
wire   [7:0] grp_simd_mac9_DSP2_fu_983_w0vec_0_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_983_w0vec_1_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_983_w0vec_2_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_983_w0vec_3_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_983_w0vec_4_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_983_w0vec_5_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_983_w0vec_6_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_983_w0vec_7_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_983_w0vec_8_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_983_w1vec_0_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_983_w1vec_1_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_983_w1vec_2_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_983_w1vec_3_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_983_w1vec_4_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_983_w1vec_5_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_983_w1vec_6_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_983_w1vec_7_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_983_w1vec_8_V_read;
wire   [19:0] grp_simd_mac9_DSP2_fu_983_ap_return_0;
wire   [19:0] grp_simd_mac9_DSP2_fu_983_ap_return_1;
reg    grp_simd_mac9_DSP2_fu_983_ap_ce;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call302;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call302;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call302;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call302;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call302;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call302;
reg    ap_block_state9_pp0_stage0_iter6_ignore_call302;
reg    ap_block_pp0_stage0_11001_ignoreCallOp379;
wire   [7:0] grp_simd_mac9_DSP2_fu_1014_w0vec_0_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1014_w0vec_1_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1014_w0vec_2_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1014_w0vec_3_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1014_w0vec_4_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1014_w0vec_5_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1014_w0vec_6_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1014_w0vec_7_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1014_w0vec_8_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1014_w1vec_0_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1014_w1vec_1_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1014_w1vec_2_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1014_w1vec_3_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1014_w1vec_4_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1014_w1vec_5_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1014_w1vec_6_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1014_w1vec_7_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1014_w1vec_8_V_read;
wire   [19:0] grp_simd_mac9_DSP2_fu_1014_ap_return_0;
wire   [19:0] grp_simd_mac9_DSP2_fu_1014_ap_return_1;
reg    grp_simd_mac9_DSP2_fu_1014_ap_ce;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call311;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call311;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call311;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call311;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call311;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call311;
reg    ap_block_state9_pp0_stage0_iter6_ignore_call311;
reg    ap_block_pp0_stage0_11001_ignoreCallOp380;
wire   [7:0] grp_simd_mac9_DSP2_fu_1045_w0vec_0_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1045_w0vec_1_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1045_w0vec_2_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1045_w0vec_3_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1045_w0vec_4_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1045_w0vec_5_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1045_w0vec_6_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1045_w0vec_7_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1045_w0vec_8_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1045_w1vec_0_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1045_w1vec_1_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1045_w1vec_2_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1045_w1vec_3_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1045_w1vec_4_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1045_w1vec_5_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1045_w1vec_6_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1045_w1vec_7_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1045_w1vec_8_V_read;
wire   [19:0] grp_simd_mac9_DSP2_fu_1045_ap_return_0;
wire   [19:0] grp_simd_mac9_DSP2_fu_1045_ap_return_1;
reg    grp_simd_mac9_DSP2_fu_1045_ap_ce;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call320;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call320;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call320;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call320;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call320;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call320;
reg    ap_block_state9_pp0_stage0_iter6_ignore_call320;
reg    ap_block_pp0_stage0_11001_ignoreCallOp381;
wire   [7:0] grp_simd_mac9_DSP2_fu_1076_w0vec_0_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1076_w0vec_1_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1076_w0vec_2_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1076_w0vec_3_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1076_w0vec_4_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1076_w0vec_5_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1076_w0vec_6_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1076_w0vec_7_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1076_w0vec_8_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1076_w1vec_0_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1076_w1vec_1_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1076_w1vec_2_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1076_w1vec_3_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1076_w1vec_4_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1076_w1vec_5_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1076_w1vec_6_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1076_w1vec_7_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1076_w1vec_8_V_read;
wire   [19:0] grp_simd_mac9_DSP2_fu_1076_ap_return_0;
wire   [19:0] grp_simd_mac9_DSP2_fu_1076_ap_return_1;
reg    grp_simd_mac9_DSP2_fu_1076_ap_ce;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call329;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call329;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call329;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call329;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call329;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call329;
reg    ap_block_state9_pp0_stage0_iter6_ignore_call329;
reg    ap_block_pp0_stage0_11001_ignoreCallOp382;
wire   [7:0] grp_simd_mac9_DSP2_fu_1107_w0vec_0_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1107_w0vec_1_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1107_w0vec_2_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1107_w0vec_3_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1107_w0vec_4_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1107_w0vec_5_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1107_w0vec_6_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1107_w0vec_7_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1107_w0vec_8_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1107_w1vec_0_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1107_w1vec_1_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1107_w1vec_2_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1107_w1vec_3_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1107_w1vec_4_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1107_w1vec_5_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1107_w1vec_6_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1107_w1vec_7_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1107_w1vec_8_V_read;
wire   [19:0] grp_simd_mac9_DSP2_fu_1107_ap_return_0;
wire   [19:0] grp_simd_mac9_DSP2_fu_1107_ap_return_1;
reg    grp_simd_mac9_DSP2_fu_1107_ap_ce;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call338;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call338;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call338;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call338;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call338;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call338;
reg    ap_block_state9_pp0_stage0_iter6_ignore_call338;
reg    ap_block_pp0_stage0_11001_ignoreCallOp383;
wire   [7:0] grp_simd_mac9_DSP2_fu_1138_w0vec_0_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1138_w0vec_1_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1138_w0vec_2_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1138_w0vec_3_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1138_w0vec_4_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1138_w0vec_5_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1138_w0vec_6_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1138_w0vec_7_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1138_w0vec_8_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1138_w1vec_0_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1138_w1vec_1_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1138_w1vec_2_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1138_w1vec_3_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1138_w1vec_4_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1138_w1vec_5_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1138_w1vec_6_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1138_w1vec_7_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1138_w1vec_8_V_read;
wire   [19:0] grp_simd_mac9_DSP2_fu_1138_ap_return_0;
wire   [19:0] grp_simd_mac9_DSP2_fu_1138_ap_return_1;
reg    grp_simd_mac9_DSP2_fu_1138_ap_ce;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call347;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call347;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call347;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call347;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call347;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call347;
reg    ap_block_state9_pp0_stage0_iter6_ignore_call347;
reg    ap_block_pp0_stage0_11001_ignoreCallOp384;
wire   [7:0] grp_simd_mac9_DSP2_fu_1169_w0vec_0_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1169_w0vec_1_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1169_w0vec_2_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1169_w0vec_3_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1169_w0vec_4_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1169_w0vec_5_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1169_w0vec_6_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1169_w0vec_7_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1169_w0vec_8_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1169_w1vec_0_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1169_w1vec_1_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1169_w1vec_2_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1169_w1vec_3_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1169_w1vec_4_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1169_w1vec_5_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1169_w1vec_6_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1169_w1vec_7_V_read;
wire   [7:0] grp_simd_mac9_DSP2_fu_1169_w1vec_8_V_read;
wire   [19:0] grp_simd_mac9_DSP2_fu_1169_ap_return_0;
wire   [19:0] grp_simd_mac9_DSP2_fu_1169_ap_return_1;
reg    grp_simd_mac9_DSP2_fu_1169_ap_ce;
wire    ap_block_state3_pp0_stage0_iter0_ignore_call356;
reg    ap_block_state4_pp0_stage0_iter1_ignore_call356;
wire    ap_block_state5_pp0_stage0_iter2_ignore_call356;
wire    ap_block_state6_pp0_stage0_iter3_ignore_call356;
wire    ap_block_state7_pp0_stage0_iter4_ignore_call356;
wire    ap_block_state8_pp0_stage0_iter5_ignore_call356;
reg    ap_block_state9_pp0_stage0_iter6_ignore_call356;
reg    ap_block_pp0_stage0_11001_ignoreCallOp385;
wire    call_ret_i_loadInReg9_8u_s_fu_1200_ap_ready;
wire   [7:0] call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_0;
wire   [7:0] call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_1;
wire   [7:0] call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_2;
wire   [7:0] call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_3;
wire   [7:0] call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_4;
wire   [7:0] call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_5;
wire   [7:0] call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_6;
wire   [7:0] call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_7;
wire   [7:0] call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_8;
wire   [63:0] zext_ln193_fu_1297_p1;
reg   [25:0] outPartialArr_V_0_2_s_fu_204;
wire   [25:0] select_ln209_fu_2979_p3;
reg   [25:0] outPartialArr_1_V_1_fu_208;
wire   [25:0] outPartialArr_1_V_fu_2986_p3;
reg   [25:0] outPartialArr_V_2_2_s_fu_212;
wire   [25:0] select_ln209_2_fu_3011_p3;
reg   [25:0] outPartialArr_3_V_1_fu_216;
wire   [25:0] outPartialArr_3_V_fu_3018_p3;
reg   [25:0] outPartialArr_V_4_2_s_fu_220;
wire   [25:0] select_ln209_4_fu_3043_p3;
reg   [25:0] outPartialArr_5_V_1_fu_224;
wire   [25:0] outPartialArr_5_V_fu_3050_p3;
reg   [25:0] outPartialArr_V_6_2_s_fu_228;
wire   [25:0] select_ln209_6_fu_3075_p3;
reg   [25:0] outPartialArr_7_V_1_fu_232;
wire   [25:0] outPartialArr_7_V_fu_3082_p3;
reg   [25:0] outPartialArr_V_8_2_s_fu_236;
wire   [25:0] select_ln209_8_fu_3107_p3;
reg   [25:0] outPartialArr_9_V_1_fu_240;
wire   [25:0] outPartialArr_9_V_fu_3114_p3;
reg   [25:0] outPartialArr_V_10_2_fu_244;
wire   [25:0] select_ln209_10_fu_3139_p3;
reg   [25:0] outPartialArr_11_V_1_fu_248;
wire   [25:0] outPartialArr_11_V_fu_3146_p3;
reg   [25:0] outPartialArr_V_12_2_fu_252;
wire   [25:0] select_ln209_12_fu_3171_p3;
reg   [25:0] outPartialArr_13_V_1_fu_256;
wire   [25:0] outPartialArr_13_V_fu_3178_p3;
reg   [25:0] outPartialArr_V_14_2_fu_260;
wire   [25:0] select_ln209_14_fu_3203_p3;
reg   [25:0] outPartialArr_15_V_1_fu_264;
wire   [25:0] outPartialArr_15_V_fu_3210_p3;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] shl_ln176_1_fu_1211_p2;
wire   [31:0] shl_ln176_fu_1206_p2;
wire   [31:0] add_ln176_fu_1216_p2;
wire   [37:0] tmp_61_fu_1230_p3;
wire   [41:0] p_shl_fu_1222_p3;
wire   [41:0] p_shl330_fu_1238_p1;
wire   [0:0] icmp_ln178_fu_1259_p2;
wire   [0:0] icmp_ln179_fu_1271_p2;
wire   [0:0] xor_ln178_fu_1265_p2;
wire   [0:0] and_ln178_fu_1277_p2;
wire   [0:0] or_ln179_fu_1283_p2;
wire   [1:0] select_ln179_fu_1289_p3;
wire   [10:0] add_ln178_fu_1367_p2;
wire   [4:0] tmp_fu_1613_p4;
wire  signed [6:0] sext_ln647_fu_1623_p1;
wire   [4:0] tmp_s_fu_1648_p4;
wire  signed [6:0] sext_ln647_4_fu_1658_p1;
wire   [3:0] tmp_3_fu_1899_p4;
wire  signed [6:0] sext_ln647_5_fu_1909_p1;
wire   [6:0] tmp_4_fu_1934_p4;
wire   [6:0] tmp_5_fu_1965_p4;
wire   [3:0] tmp_6_fu_1996_p4;
wire   [6:0] tmp_7_fu_2027_p4;
wire   [6:0] tmp_8_fu_2085_p4;
wire   [6:0] tmp_9_fu_2116_p4;
wire   [4:0] tmp_10_fu_2255_p4;
wire  signed [6:0] sext_ln647_8_fu_2265_p1;
wire   [6:0] tmp_11_fu_2398_p4;
wire   [6:0] tmp_12_fu_2591_p4;
wire  signed [25:0] outPartialArr_0_V_fu_2961_p1;
wire  signed [25:0] sext_ln68_fu_2964_p1;
wire   [25:0] outPartialArr_0_V_1_fu_2967_p2;
wire   [25:0] add_ln700_fu_2973_p2;
wire  signed [25:0] outPartialArr_2_V_fu_2993_p1;
wire  signed [25:0] sext_ln68_63_fu_2996_p1;
wire   [25:0] outPartialArr_2_V_1_fu_2999_p2;
wire   [25:0] add_ln700_52_fu_3005_p2;
wire  signed [25:0] outPartialArr_4_V_fu_3025_p1;
wire  signed [25:0] sext_ln68_65_fu_3028_p1;
wire   [25:0] outPartialArr_4_V_1_fu_3031_p2;
wire   [25:0] add_ln700_54_fu_3037_p2;
wire  signed [25:0] outPartialArr_6_V_fu_3057_p1;
wire  signed [25:0] sext_ln68_67_fu_3060_p1;
wire   [25:0] outPartialArr_6_V_1_fu_3063_p2;
wire   [25:0] add_ln700_56_fu_3069_p2;
wire  signed [25:0] outPartialArr_8_V_fu_3089_p1;
wire  signed [25:0] sext_ln68_69_fu_3092_p1;
wire   [25:0] outPartialArr_8_V_1_fu_3095_p2;
wire   [25:0] add_ln700_58_fu_3101_p2;
wire  signed [25:0] outPartialArr_10_V_fu_3121_p1;
wire  signed [25:0] sext_ln68_71_fu_3124_p1;
wire   [25:0] outPartialArr_10_V_1_fu_3127_p2;
wire   [25:0] add_ln700_60_fu_3133_p2;
wire  signed [25:0] outPartialArr_12_V_fu_3153_p1;
wire  signed [25:0] sext_ln68_73_fu_3156_p1;
wire   [25:0] outPartialArr_12_V_1_fu_3159_p2;
wire   [25:0] add_ln700_62_fu_3165_p2;
wire  signed [25:0] outPartialArr_14_V_fu_3185_p1;
wire  signed [25:0] sext_ln68_75_fu_3188_p1;
wire   [25:0] outPartialArr_14_V_1_fu_3191_p2;
wire   [25:0] add_ln700_64_fu_3197_p2;
wire    ap_CS_fsm_state10;
reg   [3:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

convDSPOpt_l0_conudo #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_0_0_address0),
    .ce0(conv_0_w_new_V_0_0_ce0),
    .q0(conv_0_w_new_V_0_0_q0)
);

convDSPOpt_l0_convdy #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_0_1_address0),
    .ce0(conv_0_w_new_V_0_1_ce0),
    .q0(conv_0_w_new_V_0_1_q0)
);

convDSPOpt_l0_conwdI #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_0_2_address0),
    .ce0(conv_0_w_new_V_0_2_ce0),
    .q0(conv_0_w_new_V_0_2_q0)
);

convDSPOpt_l0_conxdS #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_1_0_address0),
    .ce0(conv_0_w_new_V_1_0_ce0),
    .q0(conv_0_w_new_V_1_0_q0)
);

convDSPOpt_l0_conyd2 #(
    .DataWidth( 21 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_1_1_address0),
    .ce0(conv_0_w_new_V_1_1_ce0),
    .q0(conv_0_w_new_V_1_1_q0)
);

convDSPOpt_l0_conzec #(
    .DataWidth( 21 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_1_2_address0),
    .ce0(conv_0_w_new_V_1_2_ce0),
    .q0(conv_0_w_new_V_1_2_q0)
);

convDSPOpt_l0_conAem #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_2_0_address0),
    .ce0(conv_0_w_new_V_2_0_ce0),
    .q0(conv_0_w_new_V_2_0_q0)
);

convDSPOpt_l0_conBew #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_2_1_address0),
    .ce0(conv_0_w_new_V_2_1_ce0),
    .q0(conv_0_w_new_V_2_1_q0)
);

convDSPOpt_l0_conCeG #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_2_2_address0),
    .ce0(conv_0_w_new_V_2_2_ce0),
    .q0(conv_0_w_new_V_2_2_q0)
);

convDSPOpt_l0_conDeQ #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_3_0_address0),
    .ce0(conv_0_w_new_V_3_0_ce0),
    .q0(conv_0_w_new_V_3_0_q0)
);

convDSPOpt_l0_conEe0 #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_3_1_address0),
    .ce0(conv_0_w_new_V_3_1_ce0),
    .q0(conv_0_w_new_V_3_1_q0)
);

convDSPOpt_l0_conFfa #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_3_2_address0),
    .ce0(conv_0_w_new_V_3_2_ce0),
    .q0(conv_0_w_new_V_3_2_q0)
);

convDSPOpt_l0_conGfk #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_4_0_address0),
    .ce0(conv_0_w_new_V_4_0_ce0),
    .q0(conv_0_w_new_V_4_0_q0)
);

convDSPOpt_l0_conHfu #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_4_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_4_1_address0),
    .ce0(conv_0_w_new_V_4_1_ce0),
    .q0(conv_0_w_new_V_4_1_q0)
);

convDSPOpt_l0_conIfE #(
    .DataWidth( 20 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_4_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_4_2_address0),
    .ce0(conv_0_w_new_V_4_2_ce0),
    .q0(conv_0_w_new_V_4_2_q0)
);

convDSPOpt_l0_conJfO #(
    .DataWidth( 23 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_5_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_5_0_address0),
    .ce0(conv_0_w_new_V_5_0_ce0),
    .q0(conv_0_w_new_V_5_0_q0)
);

convDSPOpt_l0_conKfY #(
    .DataWidth( 23 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_5_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_5_1_address0),
    .ce0(conv_0_w_new_V_5_1_ce0),
    .q0(conv_0_w_new_V_5_1_q0)
);

convDSPOpt_l0_conLf8 #(
    .DataWidth( 20 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_5_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_5_2_address0),
    .ce0(conv_0_w_new_V_5_2_ce0),
    .q0(conv_0_w_new_V_5_2_q0)
);

convDSPOpt_l0_conMgi #(
    .DataWidth( 23 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_6_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_6_0_address0),
    .ce0(conv_0_w_new_V_6_0_ce0),
    .q0(conv_0_w_new_V_6_0_q0)
);

convDSPOpt_l0_conNgs #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_6_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_6_1_address0),
    .ce0(conv_0_w_new_V_6_1_ce0),
    .q0(conv_0_w_new_V_6_1_q0)
);

convDSPOpt_l0_conOgC #(
    .DataWidth( 23 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_6_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_6_2_address0),
    .ce0(conv_0_w_new_V_6_2_ce0),
    .q0(conv_0_w_new_V_6_2_q0)
);

convDSPOpt_l0_conPgM #(
    .DataWidth( 23 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_7_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_7_0_address0),
    .ce0(conv_0_w_new_V_7_0_ce0),
    .q0(conv_0_w_new_V_7_0_q0)
);

convDSPOpt_l0_conQgW #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_7_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_7_1_address0),
    .ce0(conv_0_w_new_V_7_1_ce0),
    .q0(conv_0_w_new_V_7_1_q0)
);

convDSPOpt_l0_conRg6 #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_7_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_7_2_address0),
    .ce0(conv_0_w_new_V_7_2_ce0),
    .q0(conv_0_w_new_V_7_2_q0)
);

convDSPOpt_l0_conShg #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_8_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_8_0_address0),
    .ce0(conv_0_w_new_V_8_0_ce0),
    .q0(conv_0_w_new_V_8_0_q0)
);

convDSPOpt_l0_conThq #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_8_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_8_1_address0),
    .ce0(conv_0_w_new_V_8_1_ce0),
    .q0(conv_0_w_new_V_8_1_q0)
);

convDSPOpt_l0_conUhA #(
    .DataWidth( 21 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_8_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_8_2_address0),
    .ce0(conv_0_w_new_V_8_2_ce0),
    .q0(conv_0_w_new_V_8_2_q0)
);

convDSPOpt_l0_conVhK #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_9_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_9_0_address0),
    .ce0(conv_0_w_new_V_9_0_ce0),
    .q0(conv_0_w_new_V_9_0_q0)
);

convDSPOpt_l0_conWhU #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_9_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_9_1_address0),
    .ce0(conv_0_w_new_V_9_1_ce0),
    .q0(conv_0_w_new_V_9_1_q0)
);

convDSPOpt_l0_conXh4 #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_9_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_9_2_address0),
    .ce0(conv_0_w_new_V_9_2_ce0),
    .q0(conv_0_w_new_V_9_2_q0)
);

convDSPOpt_l0_conYie #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_10_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_10_0_address0),
    .ce0(conv_0_w_new_V_10_0_ce0),
    .q0(conv_0_w_new_V_10_0_q0)
);

convDSPOpt_l0_conZio #(
    .DataWidth( 23 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_10_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_10_1_address0),
    .ce0(conv_0_w_new_V_10_1_ce0),
    .q0(conv_0_w_new_V_10_1_q0)
);

convDSPOpt_l0_con0iy #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_10_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_10_2_address0),
    .ce0(conv_0_w_new_V_10_2_ce0),
    .q0(conv_0_w_new_V_10_2_q0)
);

convDSPOpt_l0_con1iI #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_11_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_11_0_address0),
    .ce0(conv_0_w_new_V_11_0_ce0),
    .q0(conv_0_w_new_V_11_0_q0)
);

convDSPOpt_l0_con2iS #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_11_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_11_1_address0),
    .ce0(conv_0_w_new_V_11_1_ce0),
    .q0(conv_0_w_new_V_11_1_q0)
);

convDSPOpt_l0_con3i2 #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_11_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_11_2_address0),
    .ce0(conv_0_w_new_V_11_2_ce0),
    .q0(conv_0_w_new_V_11_2_q0)
);

convDSPOpt_l0_con4jc #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_12_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_12_0_address0),
    .ce0(conv_0_w_new_V_12_0_ce0),
    .q0(conv_0_w_new_V_12_0_q0)
);

convDSPOpt_l0_con5jm #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_12_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_12_1_address0),
    .ce0(conv_0_w_new_V_12_1_ce0),
    .q0(conv_0_w_new_V_12_1_q0)
);

convDSPOpt_l0_con6jw #(
    .DataWidth( 23 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_12_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_12_2_address0),
    .ce0(conv_0_w_new_V_12_2_ce0),
    .q0(conv_0_w_new_V_12_2_q0)
);

convDSPOpt_l0_con7jG #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_13_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_13_0_address0),
    .ce0(conv_0_w_new_V_13_0_ce0),
    .q0(conv_0_w_new_V_13_0_q0)
);

convDSPOpt_l0_con8jQ #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_13_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_13_1_address0),
    .ce0(conv_0_w_new_V_13_1_ce0),
    .q0(conv_0_w_new_V_13_1_q0)
);

convDSPOpt_l0_con9j0 #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_13_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_13_2_address0),
    .ce0(conv_0_w_new_V_13_2_ce0),
    .q0(conv_0_w_new_V_13_2_q0)
);

convDSPOpt_l0_conbak #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_14_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_14_0_address0),
    .ce0(conv_0_w_new_V_14_0_ce0),
    .q0(conv_0_w_new_V_14_0_q0)
);

convDSPOpt_l0_conbbk #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_14_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_14_1_address0),
    .ce0(conv_0_w_new_V_14_1_ce0),
    .q0(conv_0_w_new_V_14_1_q0)
);

convDSPOpt_l0_conbck #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_14_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_14_2_address0),
    .ce0(conv_0_w_new_V_14_2_ce0),
    .q0(conv_0_w_new_V_14_2_q0)
);

convDSPOpt_l0_conbdk #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_15_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_15_0_address0),
    .ce0(conv_0_w_new_V_15_0_ce0),
    .q0(conv_0_w_new_V_15_0_q0)
);

convDSPOpt_l0_conbek #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_15_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_15_1_address0),
    .ce0(conv_0_w_new_V_15_1_ce0),
    .q0(conv_0_w_new_V_15_1_q0)
);

convDSPOpt_l0_conbfk #(
    .DataWidth( 24 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
conv_0_w_new_V_15_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv_0_w_new_V_15_2_address0),
    .ce0(conv_0_w_new_V_15_2_ce0),
    .q0(conv_0_w_new_V_15_2_q0)
);

simd_mac9_DSP2 grp_simd_mac9_DSP2_fu_952(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .invec_0_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_0),
    .invec_1_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_1),
    .invec_2_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_2),
    .invec_3_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_3),
    .invec_4_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_4),
    .invec_5_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_5),
    .invec_6_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_6),
    .invec_7_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_7),
    .invec_8_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_8),
    .w0vec_0_V_read(grp_simd_mac9_DSP2_fu_952_w0vec_0_V_read),
    .w0vec_1_V_read(grp_simd_mac9_DSP2_fu_952_w0vec_1_V_read),
    .w0vec_2_V_read(grp_simd_mac9_DSP2_fu_952_w0vec_2_V_read),
    .w0vec_3_V_read(grp_simd_mac9_DSP2_fu_952_w0vec_3_V_read),
    .w0vec_4_V_read(grp_simd_mac9_DSP2_fu_952_w0vec_4_V_read),
    .w0vec_5_V_read(grp_simd_mac9_DSP2_fu_952_w0vec_5_V_read),
    .w0vec_6_V_read(grp_simd_mac9_DSP2_fu_952_w0vec_6_V_read),
    .w0vec_7_V_read(grp_simd_mac9_DSP2_fu_952_w0vec_7_V_read),
    .w0vec_8_V_read(grp_simd_mac9_DSP2_fu_952_w0vec_8_V_read),
    .w1vec_0_V_read(grp_simd_mac9_DSP2_fu_952_w1vec_0_V_read),
    .w1vec_1_V_read(grp_simd_mac9_DSP2_fu_952_w1vec_1_V_read),
    .w1vec_2_V_read(grp_simd_mac9_DSP2_fu_952_w1vec_2_V_read),
    .w1vec_3_V_read(grp_simd_mac9_DSP2_fu_952_w1vec_3_V_read),
    .w1vec_4_V_read(grp_simd_mac9_DSP2_fu_952_w1vec_4_V_read),
    .w1vec_5_V_read(grp_simd_mac9_DSP2_fu_952_w1vec_5_V_read),
    .w1vec_6_V_read(grp_simd_mac9_DSP2_fu_952_w1vec_6_V_read),
    .w1vec_7_V_read(grp_simd_mac9_DSP2_fu_952_w1vec_7_V_read),
    .w1vec_8_V_read(grp_simd_mac9_DSP2_fu_952_w1vec_8_V_read),
    .ap_return_0(grp_simd_mac9_DSP2_fu_952_ap_return_0),
    .ap_return_1(grp_simd_mac9_DSP2_fu_952_ap_return_1),
    .ap_ce(grp_simd_mac9_DSP2_fu_952_ap_ce)
);

simd_mac9_DSP2 grp_simd_mac9_DSP2_fu_983(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .invec_0_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_0),
    .invec_1_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_1),
    .invec_2_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_2),
    .invec_3_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_3),
    .invec_4_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_4),
    .invec_5_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_5),
    .invec_6_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_6),
    .invec_7_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_7),
    .invec_8_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_8),
    .w0vec_0_V_read(grp_simd_mac9_DSP2_fu_983_w0vec_0_V_read),
    .w0vec_1_V_read(grp_simd_mac9_DSP2_fu_983_w0vec_1_V_read),
    .w0vec_2_V_read(grp_simd_mac9_DSP2_fu_983_w0vec_2_V_read),
    .w0vec_3_V_read(grp_simd_mac9_DSP2_fu_983_w0vec_3_V_read),
    .w0vec_4_V_read(grp_simd_mac9_DSP2_fu_983_w0vec_4_V_read),
    .w0vec_5_V_read(grp_simd_mac9_DSP2_fu_983_w0vec_5_V_read),
    .w0vec_6_V_read(grp_simd_mac9_DSP2_fu_983_w0vec_6_V_read),
    .w0vec_7_V_read(grp_simd_mac9_DSP2_fu_983_w0vec_7_V_read),
    .w0vec_8_V_read(grp_simd_mac9_DSP2_fu_983_w0vec_8_V_read),
    .w1vec_0_V_read(grp_simd_mac9_DSP2_fu_983_w1vec_0_V_read),
    .w1vec_1_V_read(grp_simd_mac9_DSP2_fu_983_w1vec_1_V_read),
    .w1vec_2_V_read(grp_simd_mac9_DSP2_fu_983_w1vec_2_V_read),
    .w1vec_3_V_read(grp_simd_mac9_DSP2_fu_983_w1vec_3_V_read),
    .w1vec_4_V_read(grp_simd_mac9_DSP2_fu_983_w1vec_4_V_read),
    .w1vec_5_V_read(grp_simd_mac9_DSP2_fu_983_w1vec_5_V_read),
    .w1vec_6_V_read(grp_simd_mac9_DSP2_fu_983_w1vec_6_V_read),
    .w1vec_7_V_read(grp_simd_mac9_DSP2_fu_983_w1vec_7_V_read),
    .w1vec_8_V_read(grp_simd_mac9_DSP2_fu_983_w1vec_8_V_read),
    .ap_return_0(grp_simd_mac9_DSP2_fu_983_ap_return_0),
    .ap_return_1(grp_simd_mac9_DSP2_fu_983_ap_return_1),
    .ap_ce(grp_simd_mac9_DSP2_fu_983_ap_ce)
);

simd_mac9_DSP2 grp_simd_mac9_DSP2_fu_1014(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .invec_0_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_0),
    .invec_1_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_1),
    .invec_2_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_2),
    .invec_3_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_3),
    .invec_4_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_4),
    .invec_5_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_5),
    .invec_6_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_6),
    .invec_7_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_7),
    .invec_8_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_8),
    .w0vec_0_V_read(grp_simd_mac9_DSP2_fu_1014_w0vec_0_V_read),
    .w0vec_1_V_read(grp_simd_mac9_DSP2_fu_1014_w0vec_1_V_read),
    .w0vec_2_V_read(grp_simd_mac9_DSP2_fu_1014_w0vec_2_V_read),
    .w0vec_3_V_read(grp_simd_mac9_DSP2_fu_1014_w0vec_3_V_read),
    .w0vec_4_V_read(grp_simd_mac9_DSP2_fu_1014_w0vec_4_V_read),
    .w0vec_5_V_read(grp_simd_mac9_DSP2_fu_1014_w0vec_5_V_read),
    .w0vec_6_V_read(grp_simd_mac9_DSP2_fu_1014_w0vec_6_V_read),
    .w0vec_7_V_read(grp_simd_mac9_DSP2_fu_1014_w0vec_7_V_read),
    .w0vec_8_V_read(grp_simd_mac9_DSP2_fu_1014_w0vec_8_V_read),
    .w1vec_0_V_read(grp_simd_mac9_DSP2_fu_1014_w1vec_0_V_read),
    .w1vec_1_V_read(grp_simd_mac9_DSP2_fu_1014_w1vec_1_V_read),
    .w1vec_2_V_read(grp_simd_mac9_DSP2_fu_1014_w1vec_2_V_read),
    .w1vec_3_V_read(grp_simd_mac9_DSP2_fu_1014_w1vec_3_V_read),
    .w1vec_4_V_read(grp_simd_mac9_DSP2_fu_1014_w1vec_4_V_read),
    .w1vec_5_V_read(grp_simd_mac9_DSP2_fu_1014_w1vec_5_V_read),
    .w1vec_6_V_read(grp_simd_mac9_DSP2_fu_1014_w1vec_6_V_read),
    .w1vec_7_V_read(grp_simd_mac9_DSP2_fu_1014_w1vec_7_V_read),
    .w1vec_8_V_read(grp_simd_mac9_DSP2_fu_1014_w1vec_8_V_read),
    .ap_return_0(grp_simd_mac9_DSP2_fu_1014_ap_return_0),
    .ap_return_1(grp_simd_mac9_DSP2_fu_1014_ap_return_1),
    .ap_ce(grp_simd_mac9_DSP2_fu_1014_ap_ce)
);

simd_mac9_DSP2 grp_simd_mac9_DSP2_fu_1045(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .invec_0_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_0),
    .invec_1_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_1),
    .invec_2_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_2),
    .invec_3_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_3),
    .invec_4_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_4),
    .invec_5_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_5),
    .invec_6_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_6),
    .invec_7_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_7),
    .invec_8_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_8),
    .w0vec_0_V_read(grp_simd_mac9_DSP2_fu_1045_w0vec_0_V_read),
    .w0vec_1_V_read(grp_simd_mac9_DSP2_fu_1045_w0vec_1_V_read),
    .w0vec_2_V_read(grp_simd_mac9_DSP2_fu_1045_w0vec_2_V_read),
    .w0vec_3_V_read(grp_simd_mac9_DSP2_fu_1045_w0vec_3_V_read),
    .w0vec_4_V_read(grp_simd_mac9_DSP2_fu_1045_w0vec_4_V_read),
    .w0vec_5_V_read(grp_simd_mac9_DSP2_fu_1045_w0vec_5_V_read),
    .w0vec_6_V_read(grp_simd_mac9_DSP2_fu_1045_w0vec_6_V_read),
    .w0vec_7_V_read(grp_simd_mac9_DSP2_fu_1045_w0vec_7_V_read),
    .w0vec_8_V_read(grp_simd_mac9_DSP2_fu_1045_w0vec_8_V_read),
    .w1vec_0_V_read(grp_simd_mac9_DSP2_fu_1045_w1vec_0_V_read),
    .w1vec_1_V_read(grp_simd_mac9_DSP2_fu_1045_w1vec_1_V_read),
    .w1vec_2_V_read(grp_simd_mac9_DSP2_fu_1045_w1vec_2_V_read),
    .w1vec_3_V_read(grp_simd_mac9_DSP2_fu_1045_w1vec_3_V_read),
    .w1vec_4_V_read(grp_simd_mac9_DSP2_fu_1045_w1vec_4_V_read),
    .w1vec_5_V_read(grp_simd_mac9_DSP2_fu_1045_w1vec_5_V_read),
    .w1vec_6_V_read(grp_simd_mac9_DSP2_fu_1045_w1vec_6_V_read),
    .w1vec_7_V_read(grp_simd_mac9_DSP2_fu_1045_w1vec_7_V_read),
    .w1vec_8_V_read(grp_simd_mac9_DSP2_fu_1045_w1vec_8_V_read),
    .ap_return_0(grp_simd_mac9_DSP2_fu_1045_ap_return_0),
    .ap_return_1(grp_simd_mac9_DSP2_fu_1045_ap_return_1),
    .ap_ce(grp_simd_mac9_DSP2_fu_1045_ap_ce)
);

simd_mac9_DSP2 grp_simd_mac9_DSP2_fu_1076(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .invec_0_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_0),
    .invec_1_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_1),
    .invec_2_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_2),
    .invec_3_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_3),
    .invec_4_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_4),
    .invec_5_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_5),
    .invec_6_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_6),
    .invec_7_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_7),
    .invec_8_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_8),
    .w0vec_0_V_read(grp_simd_mac9_DSP2_fu_1076_w0vec_0_V_read),
    .w0vec_1_V_read(grp_simd_mac9_DSP2_fu_1076_w0vec_1_V_read),
    .w0vec_2_V_read(grp_simd_mac9_DSP2_fu_1076_w0vec_2_V_read),
    .w0vec_3_V_read(grp_simd_mac9_DSP2_fu_1076_w0vec_3_V_read),
    .w0vec_4_V_read(grp_simd_mac9_DSP2_fu_1076_w0vec_4_V_read),
    .w0vec_5_V_read(grp_simd_mac9_DSP2_fu_1076_w0vec_5_V_read),
    .w0vec_6_V_read(grp_simd_mac9_DSP2_fu_1076_w0vec_6_V_read),
    .w0vec_7_V_read(grp_simd_mac9_DSP2_fu_1076_w0vec_7_V_read),
    .w0vec_8_V_read(grp_simd_mac9_DSP2_fu_1076_w0vec_8_V_read),
    .w1vec_0_V_read(grp_simd_mac9_DSP2_fu_1076_w1vec_0_V_read),
    .w1vec_1_V_read(grp_simd_mac9_DSP2_fu_1076_w1vec_1_V_read),
    .w1vec_2_V_read(grp_simd_mac9_DSP2_fu_1076_w1vec_2_V_read),
    .w1vec_3_V_read(grp_simd_mac9_DSP2_fu_1076_w1vec_3_V_read),
    .w1vec_4_V_read(grp_simd_mac9_DSP2_fu_1076_w1vec_4_V_read),
    .w1vec_5_V_read(grp_simd_mac9_DSP2_fu_1076_w1vec_5_V_read),
    .w1vec_6_V_read(grp_simd_mac9_DSP2_fu_1076_w1vec_6_V_read),
    .w1vec_7_V_read(grp_simd_mac9_DSP2_fu_1076_w1vec_7_V_read),
    .w1vec_8_V_read(grp_simd_mac9_DSP2_fu_1076_w1vec_8_V_read),
    .ap_return_0(grp_simd_mac9_DSP2_fu_1076_ap_return_0),
    .ap_return_1(grp_simd_mac9_DSP2_fu_1076_ap_return_1),
    .ap_ce(grp_simd_mac9_DSP2_fu_1076_ap_ce)
);

simd_mac9_DSP2 grp_simd_mac9_DSP2_fu_1107(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .invec_0_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_0),
    .invec_1_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_1),
    .invec_2_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_2),
    .invec_3_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_3),
    .invec_4_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_4),
    .invec_5_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_5),
    .invec_6_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_6),
    .invec_7_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_7),
    .invec_8_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_8),
    .w0vec_0_V_read(grp_simd_mac9_DSP2_fu_1107_w0vec_0_V_read),
    .w0vec_1_V_read(grp_simd_mac9_DSP2_fu_1107_w0vec_1_V_read),
    .w0vec_2_V_read(grp_simd_mac9_DSP2_fu_1107_w0vec_2_V_read),
    .w0vec_3_V_read(grp_simd_mac9_DSP2_fu_1107_w0vec_3_V_read),
    .w0vec_4_V_read(grp_simd_mac9_DSP2_fu_1107_w0vec_4_V_read),
    .w0vec_5_V_read(grp_simd_mac9_DSP2_fu_1107_w0vec_5_V_read),
    .w0vec_6_V_read(grp_simd_mac9_DSP2_fu_1107_w0vec_6_V_read),
    .w0vec_7_V_read(grp_simd_mac9_DSP2_fu_1107_w0vec_7_V_read),
    .w0vec_8_V_read(grp_simd_mac9_DSP2_fu_1107_w0vec_8_V_read),
    .w1vec_0_V_read(grp_simd_mac9_DSP2_fu_1107_w1vec_0_V_read),
    .w1vec_1_V_read(grp_simd_mac9_DSP2_fu_1107_w1vec_1_V_read),
    .w1vec_2_V_read(grp_simd_mac9_DSP2_fu_1107_w1vec_2_V_read),
    .w1vec_3_V_read(grp_simd_mac9_DSP2_fu_1107_w1vec_3_V_read),
    .w1vec_4_V_read(grp_simd_mac9_DSP2_fu_1107_w1vec_4_V_read),
    .w1vec_5_V_read(grp_simd_mac9_DSP2_fu_1107_w1vec_5_V_read),
    .w1vec_6_V_read(grp_simd_mac9_DSP2_fu_1107_w1vec_6_V_read),
    .w1vec_7_V_read(grp_simd_mac9_DSP2_fu_1107_w1vec_7_V_read),
    .w1vec_8_V_read(grp_simd_mac9_DSP2_fu_1107_w1vec_8_V_read),
    .ap_return_0(grp_simd_mac9_DSP2_fu_1107_ap_return_0),
    .ap_return_1(grp_simd_mac9_DSP2_fu_1107_ap_return_1),
    .ap_ce(grp_simd_mac9_DSP2_fu_1107_ap_ce)
);

simd_mac9_DSP2 grp_simd_mac9_DSP2_fu_1138(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .invec_0_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_0),
    .invec_1_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_1),
    .invec_2_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_2),
    .invec_3_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_3),
    .invec_4_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_4),
    .invec_5_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_5),
    .invec_6_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_6),
    .invec_7_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_7),
    .invec_8_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_8),
    .w0vec_0_V_read(grp_simd_mac9_DSP2_fu_1138_w0vec_0_V_read),
    .w0vec_1_V_read(grp_simd_mac9_DSP2_fu_1138_w0vec_1_V_read),
    .w0vec_2_V_read(grp_simd_mac9_DSP2_fu_1138_w0vec_2_V_read),
    .w0vec_3_V_read(grp_simd_mac9_DSP2_fu_1138_w0vec_3_V_read),
    .w0vec_4_V_read(grp_simd_mac9_DSP2_fu_1138_w0vec_4_V_read),
    .w0vec_5_V_read(grp_simd_mac9_DSP2_fu_1138_w0vec_5_V_read),
    .w0vec_6_V_read(grp_simd_mac9_DSP2_fu_1138_w0vec_6_V_read),
    .w0vec_7_V_read(grp_simd_mac9_DSP2_fu_1138_w0vec_7_V_read),
    .w0vec_8_V_read(grp_simd_mac9_DSP2_fu_1138_w0vec_8_V_read),
    .w1vec_0_V_read(grp_simd_mac9_DSP2_fu_1138_w1vec_0_V_read),
    .w1vec_1_V_read(grp_simd_mac9_DSP2_fu_1138_w1vec_1_V_read),
    .w1vec_2_V_read(grp_simd_mac9_DSP2_fu_1138_w1vec_2_V_read),
    .w1vec_3_V_read(grp_simd_mac9_DSP2_fu_1138_w1vec_3_V_read),
    .w1vec_4_V_read(grp_simd_mac9_DSP2_fu_1138_w1vec_4_V_read),
    .w1vec_5_V_read(grp_simd_mac9_DSP2_fu_1138_w1vec_5_V_read),
    .w1vec_6_V_read(grp_simd_mac9_DSP2_fu_1138_w1vec_6_V_read),
    .w1vec_7_V_read(grp_simd_mac9_DSP2_fu_1138_w1vec_7_V_read),
    .w1vec_8_V_read(grp_simd_mac9_DSP2_fu_1138_w1vec_8_V_read),
    .ap_return_0(grp_simd_mac9_DSP2_fu_1138_ap_return_0),
    .ap_return_1(grp_simd_mac9_DSP2_fu_1138_ap_return_1),
    .ap_ce(grp_simd_mac9_DSP2_fu_1138_ap_ce)
);

simd_mac9_DSP2 grp_simd_mac9_DSP2_fu_1169(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .invec_0_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_0),
    .invec_1_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_1),
    .invec_2_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_2),
    .invec_3_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_3),
    .invec_4_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_4),
    .invec_5_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_5),
    .invec_6_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_6),
    .invec_7_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_7),
    .invec_8_V_read(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_8),
    .w0vec_0_V_read(grp_simd_mac9_DSP2_fu_1169_w0vec_0_V_read),
    .w0vec_1_V_read(grp_simd_mac9_DSP2_fu_1169_w0vec_1_V_read),
    .w0vec_2_V_read(grp_simd_mac9_DSP2_fu_1169_w0vec_2_V_read),
    .w0vec_3_V_read(grp_simd_mac9_DSP2_fu_1169_w0vec_3_V_read),
    .w0vec_4_V_read(grp_simd_mac9_DSP2_fu_1169_w0vec_4_V_read),
    .w0vec_5_V_read(grp_simd_mac9_DSP2_fu_1169_w0vec_5_V_read),
    .w0vec_6_V_read(grp_simd_mac9_DSP2_fu_1169_w0vec_6_V_read),
    .w0vec_7_V_read(grp_simd_mac9_DSP2_fu_1169_w0vec_7_V_read),
    .w0vec_8_V_read(grp_simd_mac9_DSP2_fu_1169_w0vec_8_V_read),
    .w1vec_0_V_read(grp_simd_mac9_DSP2_fu_1169_w1vec_0_V_read),
    .w1vec_1_V_read(grp_simd_mac9_DSP2_fu_1169_w1vec_1_V_read),
    .w1vec_2_V_read(grp_simd_mac9_DSP2_fu_1169_w1vec_2_V_read),
    .w1vec_3_V_read(grp_simd_mac9_DSP2_fu_1169_w1vec_3_V_read),
    .w1vec_4_V_read(grp_simd_mac9_DSP2_fu_1169_w1vec_4_V_read),
    .w1vec_5_V_read(grp_simd_mac9_DSP2_fu_1169_w1vec_5_V_read),
    .w1vec_6_V_read(grp_simd_mac9_DSP2_fu_1169_w1vec_6_V_read),
    .w1vec_7_V_read(grp_simd_mac9_DSP2_fu_1169_w1vec_7_V_read),
    .w1vec_8_V_read(grp_simd_mac9_DSP2_fu_1169_w1vec_8_V_read),
    .ap_return_0(grp_simd_mac9_DSP2_fu_1169_ap_return_0),
    .ap_return_1(grp_simd_mac9_DSP2_fu_1169_ap_return_1),
    .ap_ce(grp_simd_mac9_DSP2_fu_1169_ap_ce)
);

loadInReg9_8u_s call_ret_i_loadInReg9_8u_s_fu_1200(
    .ap_ready(call_ret_i_loadInReg9_8u_s_fu_1200_ap_ready),
    .inData_V(in_V_V_dout),
    .ap_return_0(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_0),
    .ap_return_1(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_1),
    .ap_return_2(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_2),
    .ap_return_3(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_3),
    .ap_return_4(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_4),
    .ap_return_5(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_5),
    .ap_return_6(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_6),
    .ap_return_7(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_7),
    .ap_return_8(call_ret_i_loadInReg9_8u_s_fu_1200_ap_return_8)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state10)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln176_fu_1248_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten43_reg_919 <= add_ln176_1_fu_1253_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten43_reg_919 <= 42'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln176_fu_1248_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_reg_930 <= select_ln178_fu_1373_p3;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        indvar_flatten_reg_930 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln176_fu_1248_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kc_0_0_i_reg_941 <= add_ln179_fu_1361_p2;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        kc_0_0_i_reg_941 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        bound4_reg_3436[41 : 11] <= bound4_fu_1242_p2[41 : 11];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln176_reg_3441 <= icmp_ln176_fu_1248_p2;
        icmp_ln176_reg_3441_pp0_iter1_reg <= icmp_ln176_reg_3441;
        icmp_ln209_reg_3690_pp0_iter1_reg <= icmp_ln209_reg_3690;
        icmp_ln219_reg_3710_pp0_iter1_reg <= icmp_ln219_reg_3710;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln176_reg_3441_pp0_iter2_reg <= icmp_ln176_reg_3441_pp0_iter1_reg;
        icmp_ln176_reg_3441_pp0_iter3_reg <= icmp_ln176_reg_3441_pp0_iter2_reg;
        icmp_ln176_reg_3441_pp0_iter4_reg <= icmp_ln176_reg_3441_pp0_iter3_reg;
        icmp_ln176_reg_3441_pp0_iter5_reg <= icmp_ln176_reg_3441_pp0_iter4_reg;
        icmp_ln209_reg_3690_pp0_iter2_reg <= icmp_ln209_reg_3690_pp0_iter1_reg;
        icmp_ln209_reg_3690_pp0_iter3_reg <= icmp_ln209_reg_3690_pp0_iter2_reg;
        icmp_ln209_reg_3690_pp0_iter4_reg <= icmp_ln209_reg_3690_pp0_iter3_reg;
        icmp_ln209_reg_3690_pp0_iter5_reg <= icmp_ln209_reg_3690_pp0_iter4_reg;
        icmp_ln219_reg_3710_pp0_iter2_reg <= icmp_ln219_reg_3710_pp0_iter1_reg;
        icmp_ln219_reg_3710_pp0_iter3_reg <= icmp_ln219_reg_3710_pp0_iter2_reg;
        icmp_ln219_reg_3710_pp0_iter4_reg <= icmp_ln219_reg_3710_pp0_iter3_reg;
        icmp_ln219_reg_3710_pp0_iter5_reg <= icmp_ln219_reg_3710_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln176_fu_1248_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln209_reg_3690 <= icmp_ln209_fu_1349_p2;
        icmp_ln219_reg_3710 <= icmp_ln219_fu_1355_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln176_reg_3441_pp0_iter4_reg == 1'd0))) begin
        outPartial0_V_0_0_1_s_reg_4562 <= grp_simd_mac9_DSP2_fu_983_ap_return_0;
        outPartial0_V_0_0_2_s_reg_4572 <= grp_simd_mac9_DSP2_fu_1014_ap_return_0;
        outPartial0_V_0_0_3_s_reg_4582 <= grp_simd_mac9_DSP2_fu_1045_ap_return_0;
        outPartial0_V_0_0_4_s_reg_4592 <= grp_simd_mac9_DSP2_fu_1076_ap_return_0;
        outPartial0_V_0_0_5_s_reg_4602 <= grp_simd_mac9_DSP2_fu_1107_ap_return_0;
        outPartial0_V_0_0_6_s_reg_4612 <= grp_simd_mac9_DSP2_fu_1138_ap_return_0;
        outPartial0_V_0_0_7_s_reg_4622 <= grp_simd_mac9_DSP2_fu_1169_ap_return_0;
        outPartial0_V_0_0_i_reg_4552 <= grp_simd_mac9_DSP2_fu_952_ap_return_0;
        outPartial1_V_0_0_1_s_reg_4567 <= grp_simd_mac9_DSP2_fu_983_ap_return_1;
        outPartial1_V_0_0_2_s_reg_4577 <= grp_simd_mac9_DSP2_fu_1014_ap_return_1;
        outPartial1_V_0_0_3_s_reg_4587 <= grp_simd_mac9_DSP2_fu_1045_ap_return_1;
        outPartial1_V_0_0_4_s_reg_4597 <= grp_simd_mac9_DSP2_fu_1076_ap_return_1;
        outPartial1_V_0_0_5_s_reg_4607 <= grp_simd_mac9_DSP2_fu_1107_ap_return_1;
        outPartial1_V_0_0_6_s_reg_4617 <= grp_simd_mac9_DSP2_fu_1138_ap_return_1;
        outPartial1_V_0_0_7_s_reg_4627 <= grp_simd_mac9_DSP2_fu_1169_ap_return_1;
        outPartial1_V_0_0_i_reg_4557 <= grp_simd_mac9_DSP2_fu_952_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln176_reg_3441_pp0_iter5_reg == 1'd0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        outPartialArr_11_V_1_fu_248 <= outPartialArr_11_V_fu_3146_p3;
        outPartialArr_13_V_1_fu_256 <= outPartialArr_13_V_fu_3178_p3;
        outPartialArr_15_V_1_fu_264 <= outPartialArr_15_V_fu_3210_p3;
        outPartialArr_1_V_1_fu_208 <= outPartialArr_1_V_fu_2986_p3;
        outPartialArr_3_V_1_fu_216 <= outPartialArr_3_V_fu_3018_p3;
        outPartialArr_5_V_1_fu_224 <= outPartialArr_5_V_fu_3050_p3;
        outPartialArr_7_V_1_fu_232 <= outPartialArr_7_V_fu_3082_p3;
        outPartialArr_9_V_1_fu_240 <= outPartialArr_9_V_fu_3114_p3;
        outPartialArr_V_0_2_s_fu_204 <= select_ln209_fu_2979_p3;
        outPartialArr_V_10_2_fu_244 <= select_ln209_10_fu_3139_p3;
        outPartialArr_V_12_2_fu_252 <= select_ln209_12_fu_3171_p3;
        outPartialArr_V_14_2_fu_260 <= select_ln209_14_fu_3203_p3;
        outPartialArr_V_2_2_s_fu_212 <= select_ln209_2_fu_3011_p3;
        outPartialArr_V_4_2_s_fu_220 <= select_ln209_4_fu_3043_p3;
        outPartialArr_V_6_2_s_fu_228 <= select_ln209_6_fu_3075_p3;
        outPartialArr_V_8_2_s_fu_236 <= select_ln209_8_fu_3107_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_read_reg_3430 <= reps_dout;
    end
end

always @ (*) begin
    if ((icmp_ln176_fu_1248_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_0_0_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_0_1_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_0_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_0_2_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_0_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_10_0_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_10_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_10_1_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_10_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_10_2_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_10_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_11_0_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_11_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_11_1_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_11_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_11_2_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_11_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_12_0_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_12_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_12_1_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_12_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_12_2_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_12_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_13_0_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_13_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_13_1_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_13_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_13_2_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_13_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_14_0_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_14_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_14_1_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_14_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_14_2_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_14_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_15_0_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_15_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_15_1_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_15_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_15_2_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_15_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_1_0_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_1_1_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_1_2_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_2_0_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_2_1_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_2_2_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_3_0_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_3_1_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_3_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_3_2_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_3_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_4_0_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_4_1_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_4_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_4_2_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_4_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_5_0_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_5_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_5_1_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_5_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_5_2_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_5_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_6_0_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_6_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_6_1_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_6_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_6_2_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_6_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_7_0_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_7_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_7_1_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_7_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_7_2_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_7_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_8_0_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_8_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_8_1_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_8_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_8_2_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_8_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_9_0_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_9_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_9_1_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_9_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        conv_0_w_new_V_9_2_ce0 = 1'b1;
    end else begin
        conv_0_w_new_V_9_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp380))) begin
        grp_simd_mac9_DSP2_fu_1014_ap_ce = 1'b1;
    end else begin
        grp_simd_mac9_DSP2_fu_1014_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp381))) begin
        grp_simd_mac9_DSP2_fu_1045_ap_ce = 1'b1;
    end else begin
        grp_simd_mac9_DSP2_fu_1045_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp382))) begin
        grp_simd_mac9_DSP2_fu_1076_ap_ce = 1'b1;
    end else begin
        grp_simd_mac9_DSP2_fu_1076_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp383))) begin
        grp_simd_mac9_DSP2_fu_1107_ap_ce = 1'b1;
    end else begin
        grp_simd_mac9_DSP2_fu_1107_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp384))) begin
        grp_simd_mac9_DSP2_fu_1138_ap_ce = 1'b1;
    end else begin
        grp_simd_mac9_DSP2_fu_1138_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp385))) begin
        grp_simd_mac9_DSP2_fu_1169_ap_ce = 1'b1;
    end else begin
        grp_simd_mac9_DSP2_fu_1169_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp378))) begin
        grp_simd_mac9_DSP2_fu_952_ap_ce = 1'b1;
    end else begin
        grp_simd_mac9_DSP2_fu_952_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp379))) begin
        grp_simd_mac9_DSP2_fu_983_ap_ce = 1'b1;
    end else begin
        grp_simd_mac9_DSP2_fu_983_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln176_reg_3441 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_blk_n = in_V_V_empty_n;
    end else begin
        in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln176_reg_3441 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_V_V_read = 1'b1;
    end else begin
        in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_V_V_blk_n = out_V_V_full_n;
    end else begin
        out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        out_V_V_write = 1'b1;
    end else begin
        out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_blk_n = reps_empty_n;
    end else begin
        reps_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_out_blk_n = reps_out_full_n;
    end else begin
        reps_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_out_write = 1'b1;
    end else begin
        reps_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        reps_read = 1'b1;
    end else begin
        reps_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln176_fu_1248_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter6 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((icmp_ln176_fu_1248_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (ap_enable_reg_pp0_iter5 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln176_1_fu_1253_p2 = (indvar_flatten43_reg_919 + 42'd1);

assign add_ln176_fu_1216_p2 = (shl_ln176_1_fu_1211_p2 + shl_ln176_fu_1206_p2);

assign add_ln178_fu_1367_p2 = (indvar_flatten_reg_930 + 11'd1);

assign add_ln179_fu_1361_p2 = (select_ln179_fu_1289_p3 + 2'd1);

assign add_ln700_52_fu_3005_p2 = ($signed(outPartialArr_3_V_1_fu_216) + $signed(sext_ln68_63_fu_2996_p1));

assign add_ln700_54_fu_3037_p2 = ($signed(outPartialArr_5_V_1_fu_224) + $signed(sext_ln68_65_fu_3028_p1));

assign add_ln700_56_fu_3069_p2 = ($signed(outPartialArr_7_V_1_fu_232) + $signed(sext_ln68_67_fu_3060_p1));

assign add_ln700_58_fu_3101_p2 = ($signed(outPartialArr_9_V_1_fu_240) + $signed(sext_ln68_69_fu_3092_p1));

assign add_ln700_60_fu_3133_p2 = ($signed(outPartialArr_11_V_1_fu_248) + $signed(sext_ln68_71_fu_3124_p1));

assign add_ln700_62_fu_3165_p2 = ($signed(outPartialArr_13_V_1_fu_256) + $signed(sext_ln68_73_fu_3156_p1));

assign add_ln700_64_fu_3197_p2 = ($signed(outPartialArr_15_V_1_fu_264) + $signed(sext_ln68_75_fu_3188_p1));

assign add_ln700_fu_2973_p2 = ($signed(outPartialArr_1_V_1_fu_208) + $signed(sext_ln68_fu_2964_p1));

assign and_ln178_fu_1277_p2 = (xor_ln178_fu_1265_p2 & icmp_ln179_fu_1271_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((icmp_ln176_reg_3441 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((icmp_ln176_reg_3441 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp378 = (((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((icmp_ln176_reg_3441 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp379 = (((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((icmp_ln176_reg_3441 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp380 = (((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((icmp_ln176_reg_3441 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp381 = (((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((icmp_ln176_reg_3441 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp382 = (((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((icmp_ln176_reg_3441 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp383 = (((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((icmp_ln176_reg_3441 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp384 = (((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((icmp_ln176_reg_3441 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp385 = (((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((icmp_ln176_reg_3441 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((icmp_ln176_reg_3441 == 1'd0) & (in_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state1 = ((reps_out_full_n == 1'b0) | (reps_empty_n == 1'b0) | (real_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign ap_block_state3_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call293 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call302 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call311 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call320 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call329 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call338 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call347 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter0_ignore_call356 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1 = ((icmp_ln176_reg_3441 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call293 = ((icmp_ln176_reg_3441 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call302 = ((icmp_ln176_reg_3441 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call311 = ((icmp_ln176_reg_3441 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call320 = ((icmp_ln176_reg_3441 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call329 = ((icmp_ln176_reg_3441 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call338 = ((icmp_ln176_reg_3441 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call347 = ((icmp_ln176_reg_3441 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter1_ignore_call356 = ((icmp_ln176_reg_3441 == 1'd0) & (in_V_V_empty_n == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call293 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call302 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call311 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call320 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call329 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call338 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call347 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter2_ignore_call356 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call293 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call302 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call311 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call320 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call329 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call338 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call347 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter3_ignore_call356 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call293 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call302 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call311 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call320 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call329 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call338 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call347 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter4_ignore_call356 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call293 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call302 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call311 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call320 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call329 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call338 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call347 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter5_ignore_call356 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp0_stage0_iter6 = ((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter6_ignore_call293 = ((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter6_ignore_call302 = ((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter6_ignore_call311 = ((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter6_ignore_call320 = ((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter6_ignore_call329 = ((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter6_ignore_call338 = ((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter6_ignore_call347 = ((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state9_pp0_stage0_iter6_ignore_call356 = ((icmp_ln219_reg_3710_pp0_iter5_reg == 1'd1) & (out_V_V_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign bound4_fu_1242_p2 = (p_shl_fu_1222_p3 - p_shl330_fu_1238_p1);

assign conv_0_w_new_V_0_0_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_0_1_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_0_2_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_10_0_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_10_1_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_10_2_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_11_0_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_11_1_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_11_2_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_12_0_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_12_1_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_12_2_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_13_0_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_13_1_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_13_2_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_14_0_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_14_1_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_14_2_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_15_0_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_15_1_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_15_2_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_1_0_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_1_1_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_1_2_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_2_0_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_2_1_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_2_2_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_3_0_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_3_1_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_3_2_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_4_0_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_4_1_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_4_2_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_5_0_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_5_1_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_5_2_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_6_0_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_6_1_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_6_2_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_7_0_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_7_1_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_7_2_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_8_0_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_8_1_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_8_2_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_9_0_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_9_1_address0 = zext_ln193_fu_1297_p1;

assign conv_0_w_new_V_9_2_address0 = zext_ln193_fu_1297_p1;

assign grp_simd_mac9_DSP2_fu_1014_w0vec_0_V_read = conv_0_w_new_V_4_0_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1014_w0vec_1_V_read = {{conv_0_w_new_V_4_0_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1014_w0vec_2_V_read = {{conv_0_w_new_V_4_0_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1014_w0vec_3_V_read = conv_0_w_new_V_4_1_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1014_w0vec_4_V_read = {{conv_0_w_new_V_4_1_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1014_w0vec_5_V_read = {{conv_0_w_new_V_4_1_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1014_w0vec_6_V_read = conv_0_w_new_V_4_2_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1014_w0vec_7_V_read = {{conv_0_w_new_V_4_2_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1014_w0vec_8_V_read = $unsigned(sext_ln647_5_fu_1909_p1);

assign grp_simd_mac9_DSP2_fu_1014_w1vec_0_V_read = conv_0_w_new_V_5_0_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1014_w1vec_1_V_read = {{conv_0_w_new_V_5_0_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1014_w1vec_2_V_read = tmp_4_fu_1934_p4;

assign grp_simd_mac9_DSP2_fu_1014_w1vec_3_V_read = conv_0_w_new_V_5_1_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1014_w1vec_4_V_read = {{conv_0_w_new_V_5_1_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1014_w1vec_5_V_read = $signed(tmp_5_fu_1965_p4);

assign grp_simd_mac9_DSP2_fu_1014_w1vec_6_V_read = conv_0_w_new_V_5_2_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1014_w1vec_7_V_read = {{conv_0_w_new_V_5_2_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1014_w1vec_8_V_read = tmp_6_fu_1996_p4;

assign grp_simd_mac9_DSP2_fu_1045_w0vec_0_V_read = conv_0_w_new_V_6_0_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1045_w0vec_1_V_read = {{conv_0_w_new_V_6_0_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1045_w0vec_2_V_read = tmp_7_fu_2027_p4;

assign grp_simd_mac9_DSP2_fu_1045_w0vec_3_V_read = conv_0_w_new_V_6_1_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1045_w0vec_4_V_read = {{conv_0_w_new_V_6_1_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1045_w0vec_5_V_read = {{conv_0_w_new_V_6_1_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1045_w0vec_6_V_read = conv_0_w_new_V_6_2_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1045_w0vec_7_V_read = {{conv_0_w_new_V_6_2_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1045_w0vec_8_V_read = $signed(tmp_8_fu_2085_p4);

assign grp_simd_mac9_DSP2_fu_1045_w1vec_0_V_read = conv_0_w_new_V_7_0_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1045_w1vec_1_V_read = {{conv_0_w_new_V_7_0_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1045_w1vec_2_V_read = tmp_9_fu_2116_p4;

assign grp_simd_mac9_DSP2_fu_1045_w1vec_3_V_read = conv_0_w_new_V_7_1_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1045_w1vec_4_V_read = {{conv_0_w_new_V_7_1_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1045_w1vec_5_V_read = {{conv_0_w_new_V_7_1_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1045_w1vec_6_V_read = conv_0_w_new_V_7_2_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1045_w1vec_7_V_read = {{conv_0_w_new_V_7_2_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1045_w1vec_8_V_read = {{conv_0_w_new_V_7_2_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1076_w0vec_0_V_read = conv_0_w_new_V_8_0_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1076_w0vec_1_V_read = {{conv_0_w_new_V_8_0_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1076_w0vec_2_V_read = {{conv_0_w_new_V_8_0_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1076_w0vec_3_V_read = conv_0_w_new_V_8_1_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1076_w0vec_4_V_read = {{conv_0_w_new_V_8_1_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1076_w0vec_5_V_read = {{conv_0_w_new_V_8_1_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1076_w0vec_6_V_read = conv_0_w_new_V_8_2_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1076_w0vec_7_V_read = {{conv_0_w_new_V_8_2_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1076_w0vec_8_V_read = $unsigned(sext_ln647_8_fu_2265_p1);

assign grp_simd_mac9_DSP2_fu_1076_w1vec_0_V_read = conv_0_w_new_V_9_0_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1076_w1vec_1_V_read = {{conv_0_w_new_V_9_0_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1076_w1vec_2_V_read = {{conv_0_w_new_V_9_0_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1076_w1vec_3_V_read = conv_0_w_new_V_9_1_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1076_w1vec_4_V_read = {{conv_0_w_new_V_9_1_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1076_w1vec_5_V_read = {{conv_0_w_new_V_9_1_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1076_w1vec_6_V_read = conv_0_w_new_V_9_2_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1076_w1vec_7_V_read = {{conv_0_w_new_V_9_2_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1076_w1vec_8_V_read = {{conv_0_w_new_V_9_2_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1107_w0vec_0_V_read = conv_0_w_new_V_10_0_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1107_w0vec_1_V_read = {{conv_0_w_new_V_10_0_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1107_w0vec_2_V_read = {{conv_0_w_new_V_10_0_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1107_w0vec_3_V_read = conv_0_w_new_V_10_1_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1107_w0vec_4_V_read = {{conv_0_w_new_V_10_1_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1107_w0vec_5_V_read = $signed(tmp_11_fu_2398_p4);

assign grp_simd_mac9_DSP2_fu_1107_w0vec_6_V_read = conv_0_w_new_V_10_2_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1107_w0vec_7_V_read = {{conv_0_w_new_V_10_2_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1107_w0vec_8_V_read = {{conv_0_w_new_V_10_2_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1107_w1vec_0_V_read = conv_0_w_new_V_11_0_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1107_w1vec_1_V_read = {{conv_0_w_new_V_11_0_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1107_w1vec_2_V_read = {{conv_0_w_new_V_11_0_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1107_w1vec_3_V_read = conv_0_w_new_V_11_1_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1107_w1vec_4_V_read = {{conv_0_w_new_V_11_1_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1107_w1vec_5_V_read = {{conv_0_w_new_V_11_1_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1107_w1vec_6_V_read = conv_0_w_new_V_11_2_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1107_w1vec_7_V_read = {{conv_0_w_new_V_11_2_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1107_w1vec_8_V_read = {{conv_0_w_new_V_11_2_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1138_w0vec_0_V_read = conv_0_w_new_V_12_0_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1138_w0vec_1_V_read = {{conv_0_w_new_V_12_0_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1138_w0vec_2_V_read = {{conv_0_w_new_V_12_0_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1138_w0vec_3_V_read = conv_0_w_new_V_12_1_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1138_w0vec_4_V_read = {{conv_0_w_new_V_12_1_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1138_w0vec_5_V_read = {{conv_0_w_new_V_12_1_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1138_w0vec_6_V_read = conv_0_w_new_V_12_2_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1138_w0vec_7_V_read = {{conv_0_w_new_V_12_2_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1138_w0vec_8_V_read = tmp_12_fu_2591_p4;

assign grp_simd_mac9_DSP2_fu_1138_w1vec_0_V_read = conv_0_w_new_V_13_0_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1138_w1vec_1_V_read = {{conv_0_w_new_V_13_0_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1138_w1vec_2_V_read = {{conv_0_w_new_V_13_0_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1138_w1vec_3_V_read = conv_0_w_new_V_13_1_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1138_w1vec_4_V_read = {{conv_0_w_new_V_13_1_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1138_w1vec_5_V_read = {{conv_0_w_new_V_13_1_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1138_w1vec_6_V_read = conv_0_w_new_V_13_2_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1138_w1vec_7_V_read = {{conv_0_w_new_V_13_2_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1138_w1vec_8_V_read = {{conv_0_w_new_V_13_2_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1169_w0vec_0_V_read = conv_0_w_new_V_14_0_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1169_w0vec_1_V_read = {{conv_0_w_new_V_14_0_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1169_w0vec_2_V_read = {{conv_0_w_new_V_14_0_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1169_w0vec_3_V_read = conv_0_w_new_V_14_1_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1169_w0vec_4_V_read = {{conv_0_w_new_V_14_1_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1169_w0vec_5_V_read = {{conv_0_w_new_V_14_1_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1169_w0vec_6_V_read = conv_0_w_new_V_14_2_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1169_w0vec_7_V_read = {{conv_0_w_new_V_14_2_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1169_w0vec_8_V_read = {{conv_0_w_new_V_14_2_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1169_w1vec_0_V_read = conv_0_w_new_V_15_0_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1169_w1vec_1_V_read = {{conv_0_w_new_V_15_0_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1169_w1vec_2_V_read = {{conv_0_w_new_V_15_0_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1169_w1vec_3_V_read = conv_0_w_new_V_15_1_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1169_w1vec_4_V_read = {{conv_0_w_new_V_15_1_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1169_w1vec_5_V_read = {{conv_0_w_new_V_15_1_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_1169_w1vec_6_V_read = conv_0_w_new_V_15_2_q0[7:0];

assign grp_simd_mac9_DSP2_fu_1169_w1vec_7_V_read = {{conv_0_w_new_V_15_2_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_1169_w1vec_8_V_read = {{conv_0_w_new_V_15_2_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_952_w0vec_0_V_read = conv_0_w_new_V_0_0_q0[7:0];

assign grp_simd_mac9_DSP2_fu_952_w0vec_1_V_read = {{conv_0_w_new_V_0_0_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_952_w0vec_2_V_read = {{conv_0_w_new_V_0_0_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_952_w0vec_3_V_read = conv_0_w_new_V_0_1_q0[7:0];

assign grp_simd_mac9_DSP2_fu_952_w0vec_4_V_read = {{conv_0_w_new_V_0_1_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_952_w0vec_5_V_read = {{conv_0_w_new_V_0_1_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_952_w0vec_6_V_read = conv_0_w_new_V_0_2_q0[7:0];

assign grp_simd_mac9_DSP2_fu_952_w0vec_7_V_read = {{conv_0_w_new_V_0_2_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_952_w0vec_8_V_read = {{conv_0_w_new_V_0_2_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_952_w1vec_0_V_read = conv_0_w_new_V_1_0_q0[7:0];

assign grp_simd_mac9_DSP2_fu_952_w1vec_1_V_read = {{conv_0_w_new_V_1_0_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_952_w1vec_2_V_read = {{conv_0_w_new_V_1_0_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_952_w1vec_3_V_read = conv_0_w_new_V_1_1_q0[7:0];

assign grp_simd_mac9_DSP2_fu_952_w1vec_4_V_read = {{conv_0_w_new_V_1_1_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_952_w1vec_5_V_read = $unsigned(sext_ln647_fu_1623_p1);

assign grp_simd_mac9_DSP2_fu_952_w1vec_6_V_read = conv_0_w_new_V_1_2_q0[7:0];

assign grp_simd_mac9_DSP2_fu_952_w1vec_7_V_read = {{conv_0_w_new_V_1_2_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_952_w1vec_8_V_read = $unsigned(sext_ln647_4_fu_1658_p1);

assign grp_simd_mac9_DSP2_fu_983_w0vec_0_V_read = conv_0_w_new_V_2_0_q0[7:0];

assign grp_simd_mac9_DSP2_fu_983_w0vec_1_V_read = {{conv_0_w_new_V_2_0_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_983_w0vec_2_V_read = {{conv_0_w_new_V_2_0_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_983_w0vec_3_V_read = conv_0_w_new_V_2_1_q0[7:0];

assign grp_simd_mac9_DSP2_fu_983_w0vec_4_V_read = {{conv_0_w_new_V_2_1_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_983_w0vec_5_V_read = {{conv_0_w_new_V_2_1_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_983_w0vec_6_V_read = conv_0_w_new_V_2_2_q0[7:0];

assign grp_simd_mac9_DSP2_fu_983_w0vec_7_V_read = {{conv_0_w_new_V_2_2_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_983_w0vec_8_V_read = {{conv_0_w_new_V_2_2_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_983_w1vec_0_V_read = conv_0_w_new_V_3_0_q0[7:0];

assign grp_simd_mac9_DSP2_fu_983_w1vec_1_V_read = {{conv_0_w_new_V_3_0_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_983_w1vec_2_V_read = {{conv_0_w_new_V_3_0_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_983_w1vec_3_V_read = conv_0_w_new_V_3_1_q0[7:0];

assign grp_simd_mac9_DSP2_fu_983_w1vec_4_V_read = {{conv_0_w_new_V_3_1_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_983_w1vec_5_V_read = {{conv_0_w_new_V_3_1_q0[23:16]}};

assign grp_simd_mac9_DSP2_fu_983_w1vec_6_V_read = conv_0_w_new_V_3_2_q0[7:0];

assign grp_simd_mac9_DSP2_fu_983_w1vec_7_V_read = {{conv_0_w_new_V_3_2_q0[15:8]}};

assign grp_simd_mac9_DSP2_fu_983_w1vec_8_V_read = {{conv_0_w_new_V_3_2_q0[23:16]}};

assign icmp_ln176_fu_1248_p2 = ((indvar_flatten43_reg_919 == bound4_reg_3436) ? 1'b1 : 1'b0);

assign icmp_ln178_fu_1259_p2 = ((indvar_flatten_reg_930 == 11'd960) ? 1'b1 : 1'b0);

assign icmp_ln179_fu_1271_p2 = ((kc_0_0_i_reg_941 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln209_fu_1349_p2 = ((select_ln179_fu_1289_p3 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln219_fu_1355_p2 = ((select_ln179_fu_1289_p3 == 2'd2) ? 1'b1 : 1'b0);

assign or_ln179_fu_1283_p2 = (icmp_ln178_fu_1259_p2 | and_ln178_fu_1277_p2);

assign outPartialArr_0_V_1_fu_2967_p2 = ($signed(outPartialArr_V_0_2_s_fu_204) + $signed(outPartialArr_0_V_fu_2961_p1));

assign outPartialArr_0_V_fu_2961_p1 = $signed(outPartial0_V_0_0_i_reg_4552);

assign outPartialArr_10_V_1_fu_3127_p2 = ($signed(outPartialArr_V_10_2_fu_244) + $signed(outPartialArr_10_V_fu_3121_p1));

assign outPartialArr_10_V_fu_3121_p1 = $signed(outPartial0_V_0_0_5_s_reg_4602);

assign outPartialArr_11_V_fu_3146_p3 = ((icmp_ln209_reg_3690_pp0_iter5_reg[0:0] === 1'b1) ? sext_ln68_71_fu_3124_p1 : add_ln700_60_fu_3133_p2);

assign outPartialArr_12_V_1_fu_3159_p2 = ($signed(outPartialArr_V_12_2_fu_252) + $signed(outPartialArr_12_V_fu_3153_p1));

assign outPartialArr_12_V_fu_3153_p1 = $signed(outPartial0_V_0_0_6_s_reg_4612);

assign outPartialArr_13_V_fu_3178_p3 = ((icmp_ln209_reg_3690_pp0_iter5_reg[0:0] === 1'b1) ? sext_ln68_73_fu_3156_p1 : add_ln700_62_fu_3165_p2);

assign outPartialArr_14_V_1_fu_3191_p2 = ($signed(outPartialArr_V_14_2_fu_260) + $signed(outPartialArr_14_V_fu_3185_p1));

assign outPartialArr_14_V_fu_3185_p1 = $signed(outPartial0_V_0_0_7_s_reg_4622);

assign outPartialArr_15_V_fu_3210_p3 = ((icmp_ln209_reg_3690_pp0_iter5_reg[0:0] === 1'b1) ? sext_ln68_75_fu_3188_p1 : add_ln700_64_fu_3197_p2);

assign outPartialArr_1_V_fu_2986_p3 = ((icmp_ln209_reg_3690_pp0_iter5_reg[0:0] === 1'b1) ? sext_ln68_fu_2964_p1 : add_ln700_fu_2973_p2);

assign outPartialArr_2_V_1_fu_2999_p2 = ($signed(outPartialArr_V_2_2_s_fu_212) + $signed(outPartialArr_2_V_fu_2993_p1));

assign outPartialArr_2_V_fu_2993_p1 = $signed(outPartial0_V_0_0_1_s_reg_4562);

assign outPartialArr_3_V_fu_3018_p3 = ((icmp_ln209_reg_3690_pp0_iter5_reg[0:0] === 1'b1) ? sext_ln68_63_fu_2996_p1 : add_ln700_52_fu_3005_p2);

assign outPartialArr_4_V_1_fu_3031_p2 = ($signed(outPartialArr_V_4_2_s_fu_220) + $signed(outPartialArr_4_V_fu_3025_p1));

assign outPartialArr_4_V_fu_3025_p1 = $signed(outPartial0_V_0_0_2_s_reg_4572);

assign outPartialArr_5_V_fu_3050_p3 = ((icmp_ln209_reg_3690_pp0_iter5_reg[0:0] === 1'b1) ? sext_ln68_65_fu_3028_p1 : add_ln700_54_fu_3037_p2);

assign outPartialArr_6_V_1_fu_3063_p2 = ($signed(outPartialArr_V_6_2_s_fu_228) + $signed(outPartialArr_6_V_fu_3057_p1));

assign outPartialArr_6_V_fu_3057_p1 = $signed(outPartial0_V_0_0_3_s_reg_4582);

assign outPartialArr_7_V_fu_3082_p3 = ((icmp_ln209_reg_3690_pp0_iter5_reg[0:0] === 1'b1) ? sext_ln68_67_fu_3060_p1 : add_ln700_56_fu_3069_p2);

assign outPartialArr_8_V_1_fu_3095_p2 = ($signed(outPartialArr_V_8_2_s_fu_236) + $signed(outPartialArr_8_V_fu_3089_p1));

assign outPartialArr_8_V_fu_3089_p1 = $signed(outPartial0_V_0_0_4_s_reg_4592);

assign outPartialArr_9_V_fu_3114_p3 = ((icmp_ln209_reg_3690_pp0_iter5_reg[0:0] === 1'b1) ? sext_ln68_69_fu_3092_p1 : add_ln700_58_fu_3101_p2);

assign out_V_V_din = {{{{{{{{{{{{{{{{outPartialArr_15_V_fu_3210_p3}, {select_ln209_14_fu_3203_p3}}, {outPartialArr_13_V_fu_3178_p3}}, {select_ln209_12_fu_3171_p3}}, {outPartialArr_11_V_fu_3146_p3}}, {select_ln209_10_fu_3139_p3}}, {outPartialArr_9_V_fu_3114_p3}}, {select_ln209_8_fu_3107_p3}}, {outPartialArr_7_V_fu_3082_p3}}, {select_ln209_6_fu_3075_p3}}, {outPartialArr_5_V_fu_3050_p3}}, {select_ln209_4_fu_3043_p3}}, {outPartialArr_3_V_fu_3018_p3}}, {select_ln209_2_fu_3011_p3}}, {outPartialArr_1_V_fu_2986_p3}}, {select_ln209_fu_2979_p3}};

assign p_shl330_fu_1238_p1 = tmp_61_fu_1230_p3;

assign p_shl_fu_1222_p3 = {{add_ln176_fu_1216_p2}, {10'd0}};

assign reps_out_din = reps_dout;

assign select_ln178_fu_1373_p3 = ((icmp_ln178_fu_1259_p2[0:0] === 1'b1) ? 11'd1 : add_ln178_fu_1367_p2);

assign select_ln179_fu_1289_p3 = ((or_ln179_fu_1283_p2[0:0] === 1'b1) ? 2'd0 : kc_0_0_i_reg_941);

assign select_ln209_10_fu_3139_p3 = ((icmp_ln209_reg_3690_pp0_iter5_reg[0:0] === 1'b1) ? outPartialArr_10_V_fu_3121_p1 : outPartialArr_10_V_1_fu_3127_p2);

assign select_ln209_12_fu_3171_p3 = ((icmp_ln209_reg_3690_pp0_iter5_reg[0:0] === 1'b1) ? outPartialArr_12_V_fu_3153_p1 : outPartialArr_12_V_1_fu_3159_p2);

assign select_ln209_14_fu_3203_p3 = ((icmp_ln209_reg_3690_pp0_iter5_reg[0:0] === 1'b1) ? outPartialArr_14_V_fu_3185_p1 : outPartialArr_14_V_1_fu_3191_p2);

assign select_ln209_2_fu_3011_p3 = ((icmp_ln209_reg_3690_pp0_iter5_reg[0:0] === 1'b1) ? outPartialArr_2_V_fu_2993_p1 : outPartialArr_2_V_1_fu_2999_p2);

assign select_ln209_4_fu_3043_p3 = ((icmp_ln209_reg_3690_pp0_iter5_reg[0:0] === 1'b1) ? outPartialArr_4_V_fu_3025_p1 : outPartialArr_4_V_1_fu_3031_p2);

assign select_ln209_6_fu_3075_p3 = ((icmp_ln209_reg_3690_pp0_iter5_reg[0:0] === 1'b1) ? outPartialArr_6_V_fu_3057_p1 : outPartialArr_6_V_1_fu_3063_p2);

assign select_ln209_8_fu_3107_p3 = ((icmp_ln209_reg_3690_pp0_iter5_reg[0:0] === 1'b1) ? outPartialArr_8_V_fu_3089_p1 : outPartialArr_8_V_1_fu_3095_p2);

assign select_ln209_fu_2979_p3 = ((icmp_ln209_reg_3690_pp0_iter5_reg[0:0] === 1'b1) ? outPartialArr_0_V_fu_2961_p1 : outPartialArr_0_V_1_fu_2967_p2);

assign sext_ln647_4_fu_1658_p1 = $signed(tmp_s_fu_1648_p4);

assign sext_ln647_5_fu_1909_p1 = $signed(tmp_3_fu_1899_p4);

assign sext_ln647_8_fu_2265_p1 = $signed(tmp_10_fu_2255_p4);

assign sext_ln647_fu_1623_p1 = $signed(tmp_fu_1613_p4);

assign sext_ln68_63_fu_2996_p1 = $signed(outPartial1_V_0_0_1_s_reg_4567);

assign sext_ln68_65_fu_3028_p1 = $signed(outPartial1_V_0_0_2_s_reg_4577);

assign sext_ln68_67_fu_3060_p1 = $signed(outPartial1_V_0_0_3_s_reg_4587);

assign sext_ln68_69_fu_3092_p1 = $signed(outPartial1_V_0_0_4_s_reg_4597);

assign sext_ln68_71_fu_3124_p1 = $signed(outPartial1_V_0_0_5_s_reg_4607);

assign sext_ln68_73_fu_3156_p1 = $signed(outPartial1_V_0_0_6_s_reg_4617);

assign sext_ln68_75_fu_3188_p1 = $signed(outPartial1_V_0_0_7_s_reg_4627);

assign sext_ln68_fu_2964_p1 = $signed(outPartial1_V_0_0_i_reg_4557);

assign shl_ln176_1_fu_1211_p2 = reps_read_reg_3430 << 32'd5;

assign shl_ln176_fu_1206_p2 = reps_read_reg_3430 << 32'd7;

assign start_out = real_start;

assign tmp_10_fu_2255_p4 = {{conv_0_w_new_V_8_2_q0[20:16]}};

assign tmp_11_fu_2398_p4 = {{conv_0_w_new_V_10_1_q0[22:16]}};

assign tmp_12_fu_2591_p4 = {{conv_0_w_new_V_12_2_q0[22:16]}};

assign tmp_3_fu_1899_p4 = {{conv_0_w_new_V_4_2_q0[19:16]}};

assign tmp_4_fu_1934_p4 = {{conv_0_w_new_V_5_0_q0[22:16]}};

assign tmp_5_fu_1965_p4 = {{conv_0_w_new_V_5_1_q0[22:16]}};

assign tmp_61_fu_1230_p3 = {{add_ln176_fu_1216_p2}, {6'd0}};

assign tmp_6_fu_1996_p4 = {{conv_0_w_new_V_5_2_q0[19:16]}};

assign tmp_7_fu_2027_p4 = {{conv_0_w_new_V_6_0_q0[22:16]}};

assign tmp_8_fu_2085_p4 = {{conv_0_w_new_V_6_2_q0[22:16]}};

assign tmp_9_fu_2116_p4 = {{conv_0_w_new_V_7_0_q0[22:16]}};

assign tmp_fu_1613_p4 = {{conv_0_w_new_V_1_1_q0[20:16]}};

assign tmp_s_fu_1648_p4 = {{conv_0_w_new_V_1_2_q0[20:16]}};

assign xor_ln178_fu_1265_p2 = (icmp_ln178_fu_1259_p2 ^ 1'd1);

assign zext_ln193_fu_1297_p1 = select_ln179_fu_1289_p3;

always @ (posedge ap_clk) begin
    bound4_reg_3436[10:0] <= 11'b00000000000;
end

endmodule //convDSPOpt_l0
