

================================================================
== Vivado HLS Report for 'cnnshift_arr_ap_fixed_ap_fixed_32_16_5_3_0_config4_s'
================================================================
* Date:           Wed Jun 15 23:30:05 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.256 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%output_V_read_3 = call i3200 @_ssdm_op_Read.ap_auto.i3200(i3200 %output_V_read)" [firmware/nnet_utils/nnet_conv2d_stream.h:141]   --->   Operation 3 'read' 'output_V_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_V_read_2 = call i128 @_ssdm_op_Read.ap_auto.i128(i128 %data_V_read)" [firmware/nnet_utils/nnet_conv2d_stream.h:141]   --->   Operation 4 'read' 'data_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i128 %data_V_read_2 to i32" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 5 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.62ns)   --->   "%DataOut_V_22 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_0_0, i64 0, i64 58), i32 %trunc_ln203, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 6 'memshiftread' 'DataOut_V_22' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 59> <ShiftMem>
ST_1 : Operation 7 [1/1] (1.62ns)   --->   "%DataOut_V_23 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_1_0, i64 0, i64 58), i32 %DataOut_V_22, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 7 'memshiftread' 'DataOut_V_23' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 59> <ShiftMem>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%DataIn_V_assign_s = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %data_V_read_2, i32 32, i32 63)" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 8 'partselect' 'DataIn_V_assign_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.62ns)   --->   "%DataOut_V_25 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_0_1, i64 0, i64 58), i32 %DataIn_V_assign_s, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 9 'memshiftread' 'DataOut_V_25' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 59> <ShiftMem>
ST_1 : Operation 10 [1/1] (1.62ns)   --->   "%DataOut_V_26 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_1_1, i64 0, i64 58), i32 %DataOut_V_25, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 10 'memshiftread' 'DataOut_V_26' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 59> <ShiftMem>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%DataIn_V_assign_4 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %data_V_read_2, i32 64, i32 95)" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 11 'partselect' 'DataIn_V_assign_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.62ns)   --->   "%DataOut_V_29 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_0_2, i64 0, i64 58), i32 %DataIn_V_assign_4, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 12 'memshiftread' 'DataOut_V_29' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 59> <ShiftMem>
ST_1 : Operation 13 [1/1] (1.62ns)   --->   "%DataOut_V_30 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_1_2, i64 0, i64 58), i32 %DataOut_V_29, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 13 'memshiftread' 'DataOut_V_30' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 59> <ShiftMem>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%DataIn_V_assign_5 = call i32 @_ssdm_op_PartSelect.i32.i128.i32.i32(i128 %data_V_read_2, i32 96, i32 127)" [firmware/nnet_utils/nnet_conv2d_stream.h:153]   --->   Operation 14 'partselect' 'DataIn_V_assign_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.62ns)   --->   "%DataOut_V_33 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_0_3, i64 0, i64 58), i32 %DataIn_V_assign_5, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 15 'memshiftread' 'DataOut_V_33' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 59> <ShiftMem>
ST_1 : Operation 16 [1/1] (1.62ns)   --->   "%DataOut_V_34 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_1_3, i64 0, i64 58), i32 %DataOut_V_33, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 16 'memshiftread' 'DataOut_V_34' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 59> <ShiftMem>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = call i512 @_ssdm_op_PartSelect.i512.i3200.i32.i32(i3200 %output_V_read_3, i32 2688, i32 3199)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 17 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_4 = call i512 @_ssdm_op_PartSelect.i512.i3200.i32.i32(i3200 %output_V_read_3, i32 2048, i32 2559)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 18 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_5 = call i512 @_ssdm_op_PartSelect.i512.i3200.i32.i32(i3200 %output_V_read_3, i32 1408, i32 1919)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 19 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_6 = call i512 @_ssdm_op_PartSelect.i512.i3200.i32.i32(i3200 %output_V_read_3, i32 768, i32 1279)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 20 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_7 = call i512 @_ssdm_op_PartSelect.i512.i3200.i32.i32(i3200 %output_V_read_3, i32 128, i32 639)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 21 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str11) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:145]   --->   Operation 22 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.62ns)   --->   "%DataOut_V_24 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_2_0, i64 0, i64 58), i32 %DataOut_V_23, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 23 'memshiftread' 'DataOut_V_24' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 59> <ShiftMem>
ST_2 : Operation 24 [1/1] (1.62ns)   --->   "%DataOut_V = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_3_0, i64 0, i64 58), i32 %DataOut_V_24, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 24 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 59> <ShiftMem>
ST_2 : Operation 25 [1/1] (1.62ns)   --->   "%DataOut_V_27 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_2_1, i64 0, i64 58), i32 %DataOut_V_26, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 25 'memshiftread' 'DataOut_V_27' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 59> <ShiftMem>
ST_2 : Operation 26 [1/1] (1.62ns)   --->   "%DataOut_V_28 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_3_1, i64 0, i64 58), i32 %DataOut_V_27, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 26 'memshiftread' 'DataOut_V_28' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 59> <ShiftMem>
ST_2 : Operation 27 [1/1] (1.62ns)   --->   "%DataOut_V_31 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_2_2, i64 0, i64 58), i32 %DataOut_V_30, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 27 'memshiftread' 'DataOut_V_31' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 59> <ShiftMem>
ST_2 : Operation 28 [1/1] (1.62ns)   --->   "%DataOut_V_32 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_3_2, i64 0, i64 58), i32 %DataOut_V_31, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 28 'memshiftread' 'DataOut_V_32' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 59> <ShiftMem>
ST_2 : Operation 29 [1/1] (1.62ns)   --->   "%DataOut_V_35 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_2_3, i64 0, i64 58), i32 %DataOut_V_34, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 29 'memshiftread' 'DataOut_V_35' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 59> <ShiftMem>
ST_2 : Operation 30 [1/1] (1.62ns)   --->   "%DataOut_V36 = call i32 @"_ssdm_op_MemShiftRead.[59 x i32]P"(i32* getelementptr inbounds ([59 x i32]* @layer_in_row_Array_V_3_3_3, i64 0, i64 58), i32 %DataOut_V_35, i1 true)" [firmware/nnet_utils/nnet_conv2d_stream.h:157]   --->   Operation 30 'memshiftread' 'DataOut_V36' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 59> <ShiftMem>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%output_V_write_assign = call i3200 @_ssdm_op_BitConcatenate.i3200.i128.i512.i32.i32.i32.i32.i512.i32.i32.i32.i32.i512.i32.i32.i32.i32.i512.i32.i32.i32.i32.i512(i128 %data_V_read_2, i512 %tmp, i32 %DataOut_V_33, i32 %DataOut_V_29, i32 %DataOut_V_25, i32 %DataOut_V_22, i512 %tmp_4, i32 %DataOut_V_34, i32 %DataOut_V_30, i32 %DataOut_V_26, i32 %DataOut_V_23, i512 %tmp_5, i32 %DataOut_V_35, i32 %DataOut_V_31, i32 %DataOut_V_27, i32 %DataOut_V_24, i512 %tmp_6, i32 %DataOut_V36, i32 %DataOut_V_32, i32 %DataOut_V_28, i32 %DataOut_V, i512 %tmp_7)" [firmware/nnet_utils/nnet_conv2d_stream.h:134->firmware/nnet_utils/nnet_conv2d_stream.h:161]   --->   Operation 31 'bitconcatenate' 'output_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret i3200 %output_V_write_assign" [firmware/nnet_utils/nnet_conv2d_stream.h:162]   --->   Operation 32 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_in_row_Array_V_3_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_3_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_2_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_3_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_2_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_3_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_0_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_1_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_2_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ layer_in_row_Array_V_3_3_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_V_read_3       (read          ) [ 000]
data_V_read_2         (read          ) [ 011]
trunc_ln203           (trunc         ) [ 000]
DataOut_V_22          (memshiftread  ) [ 011]
DataOut_V_23          (memshiftread  ) [ 011]
DataIn_V_assign_s     (partselect    ) [ 000]
DataOut_V_25          (memshiftread  ) [ 011]
DataOut_V_26          (memshiftread  ) [ 011]
DataIn_V_assign_4     (partselect    ) [ 000]
DataOut_V_29          (memshiftread  ) [ 011]
DataOut_V_30          (memshiftread  ) [ 011]
DataIn_V_assign_5     (partselect    ) [ 000]
DataOut_V_33          (memshiftread  ) [ 011]
DataOut_V_34          (memshiftread  ) [ 011]
tmp                   (partselect    ) [ 011]
tmp_4                 (partselect    ) [ 011]
tmp_5                 (partselect    ) [ 011]
tmp_6                 (partselect    ) [ 011]
tmp_7                 (partselect    ) [ 011]
specpipeline_ln145    (specpipeline  ) [ 000]
DataOut_V_24          (memshiftread  ) [ 000]
DataOut_V             (memshiftread  ) [ 000]
DataOut_V_27          (memshiftread  ) [ 000]
DataOut_V_28          (memshiftread  ) [ 000]
DataOut_V_31          (memshiftread  ) [ 000]
DataOut_V_32          (memshiftread  ) [ 000]
DataOut_V_35          (memshiftread  ) [ 000]
DataOut_V36           (memshiftread  ) [ 000]
output_V_write_assign (bitconcatenate) [ 000]
ret_ln162             (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer_in_row_Array_V_3_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_in_row_Array_V_3_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_in_row_Array_V_3_2_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_2_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer_in_row_Array_V_3_3_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_3_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer_in_row_Array_V_3_0_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer_in_row_Array_V_3_1_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_in_row_Array_V_3_2_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_2_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer_in_row_Array_V_3_3_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_3_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer_in_row_Array_V_3_0_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer_in_row_Array_V_3_1_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer_in_row_Array_V_3_2_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_2_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer_in_row_Array_V_3_3_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_3_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer_in_row_Array_V_3_0_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer_in_row_Array_V_3_1_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer_in_row_Array_V_3_2_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_2_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="layer_in_row_Array_V_3_3_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_in_row_Array_V_3_3_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3200"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[59 x i32]P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i512.i3200.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3200.i128.i512.i32.i32.i32.i32.i512.i32.i32.i32.i32.i512.i32.i32.i32.i32.i512.i32.i32.i32.i32.i512"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="output_V_read_3_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="3200" slack="0"/>
<pin id="126" dir="0" index="1" bw="3200" slack="0"/>
<pin id="127" dir="1" index="2" bw="3200" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_V_read_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="data_V_read_2_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="128" slack="0"/>
<pin id="132" dir="0" index="1" bw="128" slack="0"/>
<pin id="133" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="trunc_ln203_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="128" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="DataOut_V_22_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="0" index="3" bw="1" slack="0"/>
<pin id="145" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_22/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="DataOut_V_23_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="0" index="3" bw="1" slack="0"/>
<pin id="155" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_23/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="DataIn_V_assign_s_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="128" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="0" index="3" bw="7" slack="0"/>
<pin id="165" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="DataIn_V_assign_s/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="DataOut_V_25_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="32" slack="0"/>
<pin id="174" dir="0" index="3" bw="1" slack="0"/>
<pin id="175" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_25/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="DataOut_V_26_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="0" index="3" bw="1" slack="0"/>
<pin id="185" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_26/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="DataIn_V_assign_4_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="128" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="0" index="3" bw="8" slack="0"/>
<pin id="195" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="DataIn_V_assign_4/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="DataOut_V_29_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="0" index="3" bw="1" slack="0"/>
<pin id="205" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_29/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="DataOut_V_30_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="32" slack="0"/>
<pin id="214" dir="0" index="3" bw="1" slack="0"/>
<pin id="215" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_30/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="DataIn_V_assign_5_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="128" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="0" index="3" bw="8" slack="0"/>
<pin id="225" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="DataIn_V_assign_5/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="DataOut_V_33_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="0" index="3" bw="1" slack="0"/>
<pin id="235" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_33/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="DataOut_V_34_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="32" slack="0"/>
<pin id="244" dir="0" index="3" bw="1" slack="0"/>
<pin id="245" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_34/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="512" slack="0"/>
<pin id="252" dir="0" index="1" bw="3200" slack="0"/>
<pin id="253" dir="0" index="2" bw="13" slack="0"/>
<pin id="254" dir="0" index="3" bw="13" slack="0"/>
<pin id="255" dir="1" index="4" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="512" slack="0"/>
<pin id="262" dir="0" index="1" bw="3200" slack="0"/>
<pin id="263" dir="0" index="2" bw="13" slack="0"/>
<pin id="264" dir="0" index="3" bw="13" slack="0"/>
<pin id="265" dir="1" index="4" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_5_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="512" slack="0"/>
<pin id="272" dir="0" index="1" bw="3200" slack="0"/>
<pin id="273" dir="0" index="2" bw="12" slack="0"/>
<pin id="274" dir="0" index="3" bw="12" slack="0"/>
<pin id="275" dir="1" index="4" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_6_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="512" slack="0"/>
<pin id="282" dir="0" index="1" bw="3200" slack="0"/>
<pin id="283" dir="0" index="2" bw="11" slack="0"/>
<pin id="284" dir="0" index="3" bw="12" slack="0"/>
<pin id="285" dir="1" index="4" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_7_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="512" slack="0"/>
<pin id="292" dir="0" index="1" bw="3200" slack="0"/>
<pin id="293" dir="0" index="2" bw="9" slack="0"/>
<pin id="294" dir="0" index="3" bw="11" slack="0"/>
<pin id="295" dir="1" index="4" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="DataOut_V_24_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="0" index="2" bw="32" slack="1"/>
<pin id="304" dir="0" index="3" bw="1" slack="0"/>
<pin id="305" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_24/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="DataOut_V_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="32" slack="0"/>
<pin id="313" dir="0" index="3" bw="1" slack="0"/>
<pin id="314" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="DataOut_V_27_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="32" slack="1"/>
<pin id="323" dir="0" index="3" bw="1" slack="0"/>
<pin id="324" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_27/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="DataOut_V_28_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="0" index="2" bw="32" slack="0"/>
<pin id="332" dir="0" index="3" bw="1" slack="0"/>
<pin id="333" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_28/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="DataOut_V_31_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="0" index="2" bw="32" slack="1"/>
<pin id="342" dir="0" index="3" bw="1" slack="0"/>
<pin id="343" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_31/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="DataOut_V_32_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="0"/>
<pin id="350" dir="0" index="2" bw="32" slack="0"/>
<pin id="351" dir="0" index="3" bw="1" slack="0"/>
<pin id="352" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_32/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="DataOut_V_35_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="32" slack="1"/>
<pin id="361" dir="0" index="3" bw="1" slack="0"/>
<pin id="362" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_35/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="DataOut_V36_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="0" index="2" bw="32" slack="0"/>
<pin id="370" dir="0" index="3" bw="1" slack="0"/>
<pin id="371" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V36/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="output_V_write_assign_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3200" slack="0"/>
<pin id="378" dir="0" index="1" bw="128" slack="1"/>
<pin id="379" dir="0" index="2" bw="512" slack="1"/>
<pin id="380" dir="0" index="3" bw="32" slack="1"/>
<pin id="381" dir="0" index="4" bw="32" slack="1"/>
<pin id="382" dir="0" index="5" bw="32" slack="1"/>
<pin id="383" dir="0" index="6" bw="32" slack="1"/>
<pin id="384" dir="0" index="7" bw="512" slack="1"/>
<pin id="385" dir="0" index="8" bw="32" slack="1"/>
<pin id="386" dir="0" index="9" bw="32" slack="1"/>
<pin id="387" dir="0" index="10" bw="32" slack="1"/>
<pin id="388" dir="0" index="11" bw="32" slack="1"/>
<pin id="389" dir="0" index="12" bw="512" slack="1"/>
<pin id="390" dir="0" index="13" bw="32" slack="0"/>
<pin id="391" dir="0" index="14" bw="32" slack="0"/>
<pin id="392" dir="0" index="15" bw="32" slack="0"/>
<pin id="393" dir="0" index="16" bw="32" slack="0"/>
<pin id="394" dir="0" index="17" bw="512" slack="1"/>
<pin id="395" dir="0" index="18" bw="32" slack="0"/>
<pin id="396" dir="0" index="19" bw="32" slack="0"/>
<pin id="397" dir="0" index="20" bw="32" slack="0"/>
<pin id="398" dir="0" index="21" bw="32" slack="0"/>
<pin id="399" dir="0" index="22" bw="512" slack="1"/>
<pin id="400" dir="1" index="23" bw="3200" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="output_V_write_assign/2 "/>
</bind>
</comp>

<comp id="410" class="1005" name="data_V_read_2_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="128" slack="1"/>
<pin id="412" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="data_V_read_2 "/>
</bind>
</comp>

<comp id="415" class="1005" name="DataOut_V_22_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DataOut_V_22 "/>
</bind>
</comp>

<comp id="420" class="1005" name="DataOut_V_23_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DataOut_V_23 "/>
</bind>
</comp>

<comp id="426" class="1005" name="DataOut_V_25_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DataOut_V_25 "/>
</bind>
</comp>

<comp id="431" class="1005" name="DataOut_V_26_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DataOut_V_26 "/>
</bind>
</comp>

<comp id="437" class="1005" name="DataOut_V_29_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DataOut_V_29 "/>
</bind>
</comp>

<comp id="442" class="1005" name="DataOut_V_30_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DataOut_V_30 "/>
</bind>
</comp>

<comp id="448" class="1005" name="DataOut_V_33_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DataOut_V_33 "/>
</bind>
</comp>

<comp id="453" class="1005" name="DataOut_V_34_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="DataOut_V_34 "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="512" slack="1"/>
<pin id="461" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp_4_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="512" slack="1"/>
<pin id="466" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="469" class="1005" name="tmp_5_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="512" slack="1"/>
<pin id="471" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="474" class="1005" name="tmp_6_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="512" slack="1"/>
<pin id="476" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_7_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="512" slack="1"/>
<pin id="481" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="128"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="38" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="130" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="42" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="46" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="140" pin="4"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="166"><net_src comp="48" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="130" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="52" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="176"><net_src comp="40" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="54" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="160" pin="4"/><net_sink comp="170" pin=2"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="170" pin=3"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="56" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="170" pin="4"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="196"><net_src comp="48" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="130" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="58" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="60" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="62" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="190" pin="4"/><net_sink comp="200" pin=2"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="200" pin=3"/></net>

<net id="216"><net_src comp="40" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="64" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="200" pin="4"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="226"><net_src comp="48" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="130" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="228"><net_src comp="66" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="229"><net_src comp="68" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="70" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="220" pin="4"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="246"><net_src comp="40" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="72" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="230" pin="4"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="44" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="256"><net_src comp="74" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="124" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="76" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="78" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="266"><net_src comp="74" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="124" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="80" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="82" pin="0"/><net_sink comp="260" pin=3"/></net>

<net id="276"><net_src comp="74" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="124" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="84" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="86" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="286"><net_src comp="74" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="124" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="288"><net_src comp="88" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="289"><net_src comp="90" pin="0"/><net_sink comp="280" pin=3"/></net>

<net id="296"><net_src comp="74" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="124" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="92" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="94" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="306"><net_src comp="40" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="106" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="44" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="108" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="317"><net_src comp="300" pin="4"/><net_sink comp="309" pin=2"/></net>

<net id="318"><net_src comp="44" pin="0"/><net_sink comp="309" pin=3"/></net>

<net id="325"><net_src comp="40" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="110" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="44" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="334"><net_src comp="40" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="112" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="319" pin="4"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="44" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="344"><net_src comp="40" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="114" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="44" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="353"><net_src comp="40" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="116" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="338" pin="4"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="44" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="118" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="372"><net_src comp="40" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="120" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="357" pin="4"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="44" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="401"><net_src comp="122" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="402"><net_src comp="357" pin="4"/><net_sink comp="376" pin=13"/></net>

<net id="403"><net_src comp="338" pin="4"/><net_sink comp="376" pin=14"/></net>

<net id="404"><net_src comp="319" pin="4"/><net_sink comp="376" pin=15"/></net>

<net id="405"><net_src comp="300" pin="4"/><net_sink comp="376" pin=16"/></net>

<net id="406"><net_src comp="366" pin="4"/><net_sink comp="376" pin=18"/></net>

<net id="407"><net_src comp="347" pin="4"/><net_sink comp="376" pin=19"/></net>

<net id="408"><net_src comp="328" pin="4"/><net_sink comp="376" pin=20"/></net>

<net id="409"><net_src comp="309" pin="4"/><net_sink comp="376" pin=21"/></net>

<net id="413"><net_src comp="130" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="418"><net_src comp="140" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="376" pin=6"/></net>

<net id="423"><net_src comp="150" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="376" pin=11"/></net>

<net id="429"><net_src comp="170" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="376" pin=5"/></net>

<net id="434"><net_src comp="180" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="376" pin=10"/></net>

<net id="440"><net_src comp="200" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="376" pin=4"/></net>

<net id="445"><net_src comp="210" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="376" pin=9"/></net>

<net id="451"><net_src comp="230" pin="4"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="376" pin=3"/></net>

<net id="456"><net_src comp="240" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="458"><net_src comp="453" pin="1"/><net_sink comp="376" pin=8"/></net>

<net id="462"><net_src comp="250" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="467"><net_src comp="260" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="376" pin=7"/></net>

<net id="472"><net_src comp="270" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="376" pin=12"/></net>

<net id="477"><net_src comp="280" pin="4"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="376" pin=17"/></net>

<net id="482"><net_src comp="290" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="376" pin=22"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : data_V_read | {1 }
	Port: cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config4> : output_V_read | {1 }
  - Chain level:
	State 1
		DataOut_V_22 : 1
		DataOut_V_23 : 2
		DataOut_V_25 : 1
		DataOut_V_26 : 2
		DataOut_V_29 : 1
		DataOut_V_30 : 2
		DataOut_V_33 : 1
		DataOut_V_34 : 2
	State 2
		DataOut_V : 1
		DataOut_V_28 : 1
		DataOut_V_32 : 1
		DataOut_V36 : 1
		output_V_write_assign : 2
		ret_ln162 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|
| Operation|        Functional Unit       |
|----------|------------------------------|
|   read   |  output_V_read_3_read_fu_124 |
|          |   data_V_read_2_read_fu_130  |
|----------|------------------------------|
|   trunc  |      trunc_ln203_fu_136      |
|----------|------------------------------|
|          |      DataOut_V_22_fu_140     |
|          |      DataOut_V_23_fu_150     |
|          |      DataOut_V_25_fu_170     |
|          |      DataOut_V_26_fu_180     |
|          |      DataOut_V_29_fu_200     |
|          |      DataOut_V_30_fu_210     |
|          |      DataOut_V_33_fu_230     |
|memshiftread|      DataOut_V_34_fu_240     |
|          |      DataOut_V_24_fu_300     |
|          |       DataOut_V_fu_309       |
|          |      DataOut_V_27_fu_319     |
|          |      DataOut_V_28_fu_328     |
|          |      DataOut_V_31_fu_338     |
|          |      DataOut_V_32_fu_347     |
|          |      DataOut_V_35_fu_357     |
|          |      DataOut_V36_fu_366      |
|----------|------------------------------|
|          |   DataIn_V_assign_s_fu_160   |
|          |   DataIn_V_assign_4_fu_190   |
|          |   DataIn_V_assign_5_fu_220   |
|partselect|          tmp_fu_250          |
|          |         tmp_4_fu_260         |
|          |         tmp_5_fu_270         |
|          |         tmp_6_fu_280         |
|          |         tmp_7_fu_290         |
|----------|------------------------------|
|bitconcatenate| output_V_write_assign_fu_376 |
|----------|------------------------------|
|   Total  |                              |
|----------|------------------------------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| DataOut_V_22_reg_415|   32   |
| DataOut_V_23_reg_420|   32   |
| DataOut_V_25_reg_426|   32   |
| DataOut_V_26_reg_431|   32   |
| DataOut_V_29_reg_437|   32   |
| DataOut_V_30_reg_442|   32   |
| DataOut_V_33_reg_448|   32   |
| DataOut_V_34_reg_453|   32   |
|data_V_read_2_reg_410|   128  |
|    tmp_4_reg_464    |   512  |
|    tmp_5_reg_469    |   512  |
|    tmp_6_reg_474    |   512  |
|    tmp_7_reg_479    |   512  |
|     tmp_reg_459     |   512  |
+---------------------+--------+
|        Total        |  2944  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |  2944  |
+-----------+--------+
|   Total   |  2944  |
+-----------+--------+
