Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon May 25 04:23:09 2020
| Host         : MSI-IT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file manageScene_timing_summary_routed.rpt -pb manageScene_timing_summary_routed.pb -rpx manageScene_timing_summary_routed.rpx -warn_on_violation
| Design       : manageScene
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ats/newHealth_reg[9]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: fdivTarget2/clkDiv_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: fight/FSM_onehot_onHitEnemy_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[19].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[20].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[21].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[22].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[23].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[24].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[25].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[26].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[27].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fdiv2/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fdiv2/clkDiv_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: isSelect_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: newpic_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: onScene_menu_reg_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: onScene_menu_reg_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: onScene_menu_reg_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: selectedMenu_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: selectedMenu_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 276 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.270      -12.533                      9                  589        0.204        0.000                      0                  589        4.500        0.000                       0                   213  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.270      -12.533                      9                  589        0.204        0.000                      0                  589        4.500        0.000                       0                   213  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            9  Failing Endpoints,  Worst Slack       -4.270ns,  Total Violation      -12.533ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.270ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec1/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.233ns  (logic 9.407ns (66.091%)  route 4.826ns (33.909%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.552     5.073    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X12Y22         FDRE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  vga_sync_unit/v_count_reg_reg[5]/Q
                         net (fo=121, routed)         0.635     6.227    vga_sync_unit/v_count_reg_reg[9]_1[5]
    SLICE_X12Y18         LUT2 (Prop_lut2_I0_O)        0.124     6.351 r  vga_sync_unit/hitEnemy6_carry__0_i_3__0/O
                         net (fo=1, routed)           0.000     6.351    ats/ec1/hitEnemy5__1_2[1]
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.884 r  ats/ec1/hitEnemy6_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.884    ats/ec1/hitEnemy6_carry__0_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.207 r  ats/ec1/hitEnemy6_carry__1/O[1]
                         net (fo=4, routed)           0.793     7.999    ats/ec1/hitEnemy6_carry__1_n_6
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_A[9]_PCOUT[47])
                                                      4.218    12.217 r  ats/ec1/hitEnemy5__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.219    ats/ec1/hitEnemy5__0_n_106
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.737 r  ats/ec1/hitEnemy5__1/P[0]
                         net (fo=2, routed)           0.953    14.691    ats/ec1/hitEnemy5__1_n_105
    SLICE_X11Y20         LUT2 (Prop_lut2_I0_O)        0.124    14.815 r  ats/ec1/hitEnemy4__44_carry_i_3__0/O
                         net (fo=1, routed)           0.000    14.815    ats/ec1/hitEnemy4__44_carry_i_3__0_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.395 r  ats/ec1/hitEnemy4__44_carry/O[2]
                         net (fo=1, routed)           0.774    16.168    ats/ec1/hitEnemy5__5[18]
    SLICE_X11Y28         LUT2 (Prop_lut2_I1_O)        0.302    16.470 r  ats/ec1/hitEnemy4__89_carry__3_i_2__0/O
                         net (fo=1, routed)           0.000    16.470    ats/ec1/hitEnemy4__89_carry__3_i_2__0_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.868 r  ats/ec1/hitEnemy4__89_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.868    ats/ec1/hitEnemy4__89_carry__3_n_0
    SLICE_X11Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.090 f  ats/ec1/hitEnemy4__89_carry__4/O[0]
                         net (fo=1, routed)           0.448    17.538    ats/ec1/rgb_reg33_out[20]
    SLICE_X10Y27         LUT4 (Prop_lut4_I0_O)        0.299    17.837 r  ats/ec1/hitEnemy_i_4/O
                         net (fo=1, routed)           0.807    18.643    ats/ec1/hitEnemy_i_4_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I0_O)        0.124    18.767 r  ats/ec1/hitEnemy_i_2__0/O
                         net (fo=4, routed)           0.415    19.183    ats/ec1/hitEnemy_i_5__0_0
    SLICE_X9Y29          LUT5 (Prop_lut5_I0_O)        0.124    19.307 r  ats/ec1/hitEnemy_i_1__0/O
                         net (fo=1, routed)           0.000    19.307    ats/ec1/hitEnemy_i_1__0_n_0
    SLICE_X9Y29          FDRE                                         r  ats/ec1/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.439    14.780    ats/ec1/clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  ats/ec1/hitEnemy_reg/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X9Y29          FDRE (Setup_fdre_C_D)        0.032    15.037    ats/ec1/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -19.307    
  -------------------------------------------------------------------
                         slack                                 -4.270    

Slack (VIOLATED) :        -4.111ns  (required time - arrival time)
  Source:                 vga_sync_unit/v_count_reg_reg[2]_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/ec2/hitEnemy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.120ns  (logic 9.412ns (66.656%)  route 4.708ns (33.344%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.560     5.081    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X14Y17         FDRE                                         r  vga_sync_unit/v_count_reg_reg[2]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y17         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  vga_sync_unit/v_count_reg_reg[2]_replica/Q
                         net (fo=38, routed)          0.799     6.398    ats/ec2/v_count_reg_reg[9]_1[2]_repN_alias
    SLICE_X12Y23         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     6.802 r  ats/ec2/hitEnemy6_carry/CO[3]
                         net (fo=1, routed)           0.000     6.802    ats/ec2/hitEnemy6_carry_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.919 r  ats/ec2/hitEnemy6_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.928    ats/ec2/hitEnemy6_carry__0_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.167 r  ats/ec2/hitEnemy6_carry__1/O[2]
                         net (fo=71, routed)          0.950     8.117    ats/ec2/hitEnemy6_carry__1_n_5
    DSP48_X0Y10          DSP48E1 (Prop_dsp48e1_A[11]_PCOUT[47])
                                                      4.213    12.330 r  ats/ec2/hitEnemy5__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.332    ats/ec2/hitEnemy5__0_n_106
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    13.850 r  ats/ec2/hitEnemy5__1/P[3]
                         net (fo=2, routed)           0.788    14.638    ats/ec2/hitEnemy5__1_n_102
    SLICE_X12Y27         LUT2 (Prop_lut2_I0_O)        0.124    14.762 r  ats/ec2/hitEnemy4__44_carry__0_i_4/O
                         net (fo=1, routed)           0.000    14.762    ats/ec2/hitEnemy4__44_carry__0_i_4_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.275 r  ats/ec2/hitEnemy4__44_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.275    ats/ec2/hitEnemy4__44_carry__0_n_0
    SLICE_X12Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.590 r  ats/ec2/hitEnemy4__44_carry__1/O[3]
                         net (fo=1, routed)           0.976    16.566    ats/ec2/hitEnemy5__5[27]
    SLICE_X13Y36         LUT2 (Prop_lut2_I1_O)        0.307    16.873 r  ats/ec2/hitEnemy4__89_carry__5_i_1/O
                         net (fo=1, routed)           0.000    16.873    ats/ec2/hitEnemy4__89_carry__5_i_1_n_0
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.274 r  ats/ec2/hitEnemy4__89_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.274    ats/ec2/hitEnemy4__89_carry__5_n_0
    SLICE_X13Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.587 f  ats/ec2/hitEnemy4__89_carry__6/O[3]
                         net (fo=1, routed)           0.745    18.331    ats/ec2/rgb_reg3__0[31]
    SLICE_X14Y35         LUT6 (Prop_lut6_I1_O)        0.306    18.637 r  ats/ec2/hitEnemy_i_2/O
                         net (fo=4, routed)           0.440    19.077    ats/ec2/hitEnemy_i_2_n_0
    SLICE_X14Y34         LUT5 (Prop_lut5_I0_O)        0.124    19.201 r  ats/ec2/hitEnemy_i_1/O
                         net (fo=1, routed)           0.000    19.201    ats/ec2/hitEnemy_i_1_n_0
    SLICE_X14Y34         FDRE                                         r  ats/ec2/hitEnemy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.444    14.785    ats/ec2/clk_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  ats/ec2/hitEnemy_reg/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X14Y34         FDRE (Setup_fdre_C_D)        0.081    15.091    ats/ec2/hitEnemy_reg
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -19.201    
  -------------------------------------------------------------------
                         slack                                 -4.111    

Slack (VIOLATED) :        -1.023ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fight/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.241ns  (logic 2.208ns (21.560%)  route 8.033ns (78.440%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=109, routed)         5.236    10.777    vga_sync_unit/Q[8]
    SLICE_X6Y13          LUT1 (Prop_lut1_I0_O)        0.124    10.901 r  vga_sync_unit/charPosition3_carry__1_i_2__2/O
                         net (fo=1, routed)           0.000    10.901    fight/t2/fontAddress__0_carry__0_i_8__0_1[0]
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    11.359 r  fight/t2/charPosition3_carry__1/CO[1]
                         net (fo=11, routed)          0.936    12.295    fight/t2/charPosition3_carry__1_n_2
    SLICE_X9Y13          LUT6 (Prop_lut6_I1_O)        0.332    12.627 r  fight/t2/fontAddress__0_carry_i_7__0/O
                         net (fo=3, routed)           0.906    13.533    vga_sync_unit/fontRow_reg_10[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124    13.657 r  vga_sync_unit/fontAddress__0_carry_i_3__2/O
                         net (fo=1, routed)           0.000    13.657    fight/t2/fontRow_reg_0[1]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.058 r  fight/t2/fontAddress__0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.058    fight/t2/fontAddress__0_carry_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.371 r  fight/t2/fontAddress__0_carry__0/O[3]
                         net (fo=1, routed)           0.955    15.326    fight/t1/FontRom/fontRow_reg_3[8]
    RAMB18_X0Y7          RAMB18E1                                     r  fight/t1/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.486    14.827    fight/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  fight/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    14.303    fight/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                         -15.326    
  -------------------------------------------------------------------
                         slack                                 -1.023    

Slack (VIOLATED) :        -0.917ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fight/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.138ns  (logic 2.229ns (21.986%)  route 7.909ns (78.014%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=109, routed)         5.236    10.777    vga_sync_unit/Q[8]
    SLICE_X6Y13          LUT1 (Prop_lut1_I0_O)        0.124    10.901 r  vga_sync_unit/charPosition3_carry__1_i_2__2/O
                         net (fo=1, routed)           0.000    10.901    fight/t2/fontAddress__0_carry__0_i_8__0_1[0]
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    11.359 r  fight/t2/charPosition3_carry__1/CO[1]
                         net (fo=11, routed)          0.936    12.295    fight/t2/charPosition3_carry__1_n_2
    SLICE_X9Y13          LUT6 (Prop_lut6_I1_O)        0.332    12.627 r  fight/t2/fontAddress__0_carry_i_7__0/O
                         net (fo=3, routed)           0.906    13.533    vga_sync_unit/fontRow_reg_10[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124    13.657 r  vga_sync_unit/fontAddress__0_carry_i_3__2/O
                         net (fo=1, routed)           0.000    13.657    fight/t2/fontRow_reg_0[1]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.058 r  fight/t2/fontAddress__0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.058    fight/t2/fontAddress__0_carry_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.392 r  fight/t2/fontAddress__0_carry__0/O[1]
                         net (fo=1, routed)           0.831    15.224    fight/t1/FontRom/fontRow_reg_3[6]
    RAMB18_X0Y7          RAMB18E1                                     r  fight/t1/FontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.486    14.827    fight/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  fight/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.745    14.306    fight/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.306    
                         arrival time                         -15.224    
  -------------------------------------------------------------------
                         slack                                 -0.917    

Slack (VIOLATED) :        -0.776ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fight/t1/FontRom/fontRow_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.002ns  (logic 2.117ns (21.167%)  route 7.885ns (78.833%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=109, routed)         5.236    10.777    vga_sync_unit/Q[8]
    SLICE_X6Y13          LUT1 (Prop_lut1_I0_O)        0.124    10.901 r  vga_sync_unit/charPosition3_carry__1_i_2__2/O
                         net (fo=1, routed)           0.000    10.901    fight/t2/fontAddress__0_carry__0_i_8__0_1[0]
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    11.359 r  fight/t2/charPosition3_carry__1/CO[1]
                         net (fo=11, routed)          0.936    12.295    fight/t2/charPosition3_carry__1_n_2
    SLICE_X9Y13          LUT6 (Prop_lut6_I1_O)        0.332    12.627 r  fight/t2/fontAddress__0_carry_i_7__0/O
                         net (fo=3, routed)           0.906    13.533    vga_sync_unit/fontRow_reg_10[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124    13.657 r  vga_sync_unit/fontAddress__0_carry_i_3__2/O
                         net (fo=1, routed)           0.000    13.657    fight/t2/fontRow_reg_0[1]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.058 r  fight/t2/fontAddress__0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.058    fight/t2/fontAddress__0_carry_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.280 r  fight/t2/fontAddress__0_carry__0/O[0]
                         net (fo=1, routed)           0.807    15.087    fight/t1/FontRom/fontRow_reg_3[5]
    RAMB18_X0Y7          RAMB18E1                                     r  fight/t1/FontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.486    14.827    fight/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  fight/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.741    14.310    fight/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.310    
                         arrival time                         -15.087    
  -------------------------------------------------------------------
                         slack                                 -0.776    

Slack (VIOLATED) :        -0.674ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fight/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.896ns  (logic 2.134ns (21.564%)  route 7.762ns (78.436%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=109, routed)         5.236    10.777    vga_sync_unit/Q[8]
    SLICE_X6Y13          LUT1 (Prop_lut1_I0_O)        0.124    10.901 r  vga_sync_unit/charPosition3_carry__1_i_2__2/O
                         net (fo=1, routed)           0.000    10.901    fight/t2/fontAddress__0_carry__0_i_8__0_1[0]
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    11.359 r  fight/t2/charPosition3_carry__1/CO[1]
                         net (fo=11, routed)          0.936    12.295    fight/t2/charPosition3_carry__1_n_2
    SLICE_X9Y13          LUT6 (Prop_lut6_I1_O)        0.332    12.627 r  fight/t2/fontAddress__0_carry_i_7__0/O
                         net (fo=3, routed)           0.906    13.533    vga_sync_unit/fontRow_reg_10[0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I1_O)        0.124    13.657 r  vga_sync_unit/fontAddress__0_carry_i_3__2/O
                         net (fo=1, routed)           0.000    13.657    fight/t2/fontRow_reg_0[1]
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.058 r  fight/t2/fontAddress__0_carry/CO[3]
                         net (fo=1, routed)           0.000    14.058    fight/t2/fontAddress__0_carry_n_0
    SLICE_X7Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.297 r  fight/t2/fontAddress__0_carry__0/O[2]
                         net (fo=1, routed)           0.684    14.982    fight/t1/FontRom/fontRow_reg_3[7]
    RAMB18_X0Y7          RAMB18E1                                     r  fight/t1/FontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.486    14.827    fight/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  fight/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.744    14.307    fight/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                         -14.982    
  -------------------------------------------------------------------
                         slack                                 -0.674    

Slack (VIOLATED) :        -0.418ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fight/t1/FontRom/fontRow_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.640ns  (logic 2.074ns (21.515%)  route 7.566ns (78.485%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=109, routed)         5.236    10.777    vga_sync_unit/Q[8]
    SLICE_X6Y13          LUT1 (Prop_lut1_I0_O)        0.124    10.901 r  vga_sync_unit/charPosition3_carry__1_i_2__2/O
                         net (fo=1, routed)           0.000    10.901    fight/t2/fontAddress__0_carry__0_i_8__0_1[0]
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    11.359 r  fight/t2/charPosition3_carry__1/CO[1]
                         net (fo=11, routed)          0.934    12.293    fight/t2/charPosition3_carry__1_n_2
    SLICE_X9Y13          LUT6 (Prop_lut6_I2_O)        0.332    12.625 r  fight/t2/fontAddress__0_carry_i_2__1/O
                         net (fo=3, routed)           0.522    13.148    fight/t2/fontAddress0[0]
    SLICE_X7Y13          LUT2 (Prop_lut2_I0_O)        0.124    13.272 r  fight/t2/fontAddress__0_carry_i_5__2/O
                         net (fo=1, routed)           0.000    13.272    fight/t2/fontAddress__0_carry_i_5__2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.852 r  fight/t2/fontAddress__0_carry/O[2]
                         net (fo=1, routed)           0.873    14.725    fight/t1/FontRom/fontRow_reg_3[3]
    RAMB18_X0Y7          RAMB18E1                                     r  fight/t1/FontRom/fontRow_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.486    14.827    fight/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  fight/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.744    14.307    fight/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                         -14.725    
  -------------------------------------------------------------------
                         slack                                 -0.418    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fight/t1/FontRom/fontRow_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.555ns  (logic 2.134ns (22.335%)  route 7.421ns (77.665%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=109, routed)         5.236    10.777    vga_sync_unit/Q[8]
    SLICE_X6Y13          LUT1 (Prop_lut1_I0_O)        0.124    10.901 r  vga_sync_unit/charPosition3_carry__1_i_2__2/O
                         net (fo=1, routed)           0.000    10.901    fight/t2/fontAddress__0_carry__0_i_8__0_1[0]
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    11.359 r  fight/t2/charPosition3_carry__1/CO[1]
                         net (fo=11, routed)          0.934    12.293    fight/t2/charPosition3_carry__1_n_2
    SLICE_X9Y13          LUT6 (Prop_lut6_I2_O)        0.332    12.625 r  fight/t2/fontAddress__0_carry_i_2__1/O
                         net (fo=3, routed)           0.522    13.148    fight/t2/fontAddress0[0]
    SLICE_X7Y13          LUT2 (Prop_lut2_I0_O)        0.124    13.272 r  fight/t2/fontAddress__0_carry_i_5__2/O
                         net (fo=1, routed)           0.000    13.272    fight/t2/fontAddress__0_carry_i_5__2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.912 r  fight/t2/fontAddress__0_carry/O[3]
                         net (fo=1, routed)           0.728    14.640    fight/t1/FontRom/fontRow_reg_3[4]
    RAMB18_X0Y7          RAMB18E1                                     r  fight/t1/FontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.486    14.827    fight/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  fight/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.748    14.303    fight/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                 -0.337    

Slack (VIOLATED) :        -0.008ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fight/t1/FontRom/fontRow_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.229ns  (logic 1.721ns (18.648%)  route 7.508ns (81.352%))
  Logic Levels:           5  (CARRY4=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=109, routed)         5.236    10.777    vga_sync_unit/Q[8]
    SLICE_X6Y13          LUT1 (Prop_lut1_I0_O)        0.124    10.901 r  vga_sync_unit/charPosition3_carry__1_i_2__2/O
                         net (fo=1, routed)           0.000    10.901    fight/t2/fontAddress__0_carry__0_i_8__0_1[0]
    SLICE_X6Y13          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    11.359 r  fight/t2/charPosition3_carry__1/CO[1]
                         net (fo=11, routed)          0.934    12.293    fight/t2/charPosition3_carry__1_n_2
    SLICE_X9Y13          LUT6 (Prop_lut6_I2_O)        0.332    12.625 r  fight/t2/fontAddress__0_carry_i_2__1/O
                         net (fo=3, routed)           0.522    13.148    fight/t2/fontAddress0[0]
    SLICE_X7Y13          LUT2 (Prop_lut2_I0_O)        0.124    13.272 r  fight/t2/fontAddress__0_carry_i_5__2/O
                         net (fo=1, routed)           0.000    13.272    fight/t2/fontAddress__0_carry_i_5__2_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    13.499 r  fight/t2/fontAddress__0_carry/O[1]
                         net (fo=1, routed)           0.816    14.314    fight/t1/FontRom/fontRow_reg_3[2]
    RAMB18_X0Y7          RAMB18E1                                     r  fight/t1/FontRom/fontRow_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.486    14.827    fight/t1/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  fight/t1/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.745    14.306    fight/t1/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.306    
                         arrival time                         -14.314    
  -------------------------------------------------------------------
                         slack                                 -0.008    

Slack (MET) :             0.038ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/heart/FontRom/fontRow_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.180ns  (logic 2.192ns (23.877%)  route 6.988ns (76.123%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.564     5.085    vga_sync_unit/clk_IBUF_BUFG
    SLICE_X13Y35         FDRE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=109, routed)         4.356     9.897    vga_sync_unit/Q[8]
    SLICE_X10Y17         LUT1 (Prop_lut1_I0_O)        0.124    10.021 r  vga_sync_unit/charPosition3_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    10.021    ats/t2/fontAddress__0_carry__0_i_10_1[0]
    SLICE_X10Y17         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458    10.479 r  ats/t2/charPosition3_carry__1/CO[1]
                         net (fo=11, routed)          0.996    11.475    ats/t2/charPosition3_carry__1_n_2
    SLICE_X11Y13         LUT6 (Prop_lut6_I3_O)        0.332    11.807 r  ats/t2/fontAddress__0_carry_i_7/O
                         net (fo=1, routed)           0.149    11.956    ats/t2/fontAddress0__0[1]
    SLICE_X11Y13         LUT2 (Prop_lut2_I0_O)        0.124    12.080 r  ats/t2/fontAddress__0_carry_i_1/O
                         net (fo=1, routed)           0.662    12.742    ats/t2/fontAddress__0_carry_i_1_n_0
    SLICE_X11Y14         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.127 r  ats/t2/fontAddress__0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.127    ats/t2/fontAddress__0_carry_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.440 r  ats/t2/fontAddress__0_carry__0/O[3]
                         net (fo=1, routed)           0.826    14.266    ats/heart/FontRom/ADDRBWRADDR[10]
    RAMB18_X0Y6          RAMB18E1                                     r  ats/heart/FontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         1.486    14.827    ats/heart/FontRom/clk_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  ats/heart/FontRom/fontRow_reg/CLKBWRCLK
                         clock pessimism              0.260    15.087    
                         clock uncertainty           -0.035    15.051    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    14.303    ats/heart/FontRom/fontRow_reg
  -------------------------------------------------------------------
                         required time                         14.303    
                         arrival time                         -14.266    
  -------------------------------------------------------------------
                         slack                                  0.038    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 receiver_unit/rxshiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TxData_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.185%)  route 0.123ns (39.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.581     1.464    receiver_unit/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  receiver_unit/rxshiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  receiver_unit/rxshiftreg_reg[7]/Q
                         net (fo=13, routed)          0.123     1.728    receiver_unit/rxshiftreg[7]
    SLICE_X4Y26          LUT6 (Prop_lut6_I1_O)        0.045     1.773 r  receiver_unit/TxData[6]_i_1/O
                         net (fo=1, routed)           0.000     1.773    receiver_unit_n_1
    SLICE_X4Y26          FDRE                                         r  TxData_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.849     1.976    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  TxData_reg[6]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y26          FDRE (Hold_fdre_C_D)         0.092     1.569    TxData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ats/oldHitEnemy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ats/oldHitEnemy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.556     1.439    ats/clk_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  ats/oldHitEnemy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  ats/oldHitEnemy_reg[1]/Q
                         net (fo=2, routed)           0.069     1.636    ats/ec2/oldHitEnemy_reg[1]__0
    SLICE_X15Y21         LUT4 (Prop_lut4_I1_O)        0.099     1.735 r  ats/ec2/oldHitEnemy[0]_i_1/O
                         net (fo=1, routed)           0.000     1.735    ats/ec2_n_12
    SLICE_X15Y21         FDRE                                         r  ats/oldHitEnemy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.824     1.951    ats/clk_IBUF_BUFG
    SLICE_X15Y21         FDRE                                         r  ats/oldHitEnemy_reg[0]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X15Y21         FDRE (Hold_fdre_C_D)         0.091     1.530    ats/oldHitEnemy_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 receiver_unit/samplecounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/inc_bitcounter_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.188ns (52.192%)  route 0.172ns (47.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.587     1.470    receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  receiver_unit/samplecounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  receiver_unit/samplecounter_reg[0]/Q
                         net (fo=7, routed)           0.172     1.783    receiver_unit/samplecounter[0]
    SLICE_X2Y30          LUT3 (Prop_lut3_I0_O)        0.047     1.830 r  receiver_unit/inc_bitcounter_i_1/O
                         net (fo=1, routed)           0.000     1.830    receiver_unit/inc_bitcounter_i_1_n_0
    SLICE_X2Y30          FDRE                                         r  receiver_unit/inc_bitcounter_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.856     1.983    receiver_unit/clk_IBUF_BUFG
    SLICE_X2Y30          FDRE                                         r  receiver_unit/inc_bitcounter_reg/C
                         clock pessimism             -0.500     1.483    
    SLICE_X2Y30          FDRE (Hold_fdre_C_D)         0.133     1.616    receiver_unit/inc_bitcounter_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 receiver_unit/rxshiftreg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/rxshiftreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.175%)  route 0.156ns (48.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.585     1.468    receiver_unit/clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  receiver_unit/rxshiftreg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y27          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  receiver_unit/rxshiftreg_reg[8]/Q
                         net (fo=6, routed)           0.156     1.789    receiver_unit/RxData[7]
    SLICE_X5Y26          FDRE                                         r  receiver_unit/rxshiftreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.849     1.976    receiver_unit/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  receiver_unit/rxshiftreg_reg[7]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.072     1.570    receiver_unit/rxshiftreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 nolabel_line69/bitcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line69/nextstate_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.312%)  route 0.164ns (43.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.585     1.468    nolabel_line69/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  nolabel_line69/bitcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.632 f  nolabel_line69/bitcounter_reg[2]/Q
                         net (fo=6, routed)           0.164     1.797    nolabel_line69/bitcounter_reg__0[2]
    SLICE_X2Y29          LUT5 (Prop_lut5_I3_O)        0.048     1.845 r  nolabel_line69/nextstate_i_1__0/O
                         net (fo=1, routed)           0.000     1.845    nolabel_line69/nextstate_i_1__0_n_0
    SLICE_X2Y29          FDRE                                         r  nolabel_line69/nextstate_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.855     1.982    nolabel_line69/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  nolabel_line69/nextstate_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.131     1.614    nolabel_line69/nextstate_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 receiver_unit/clear_samplecounter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receiver_unit/samplecounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.184ns (53.785%)  route 0.158ns (46.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.587     1.470    receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  receiver_unit/clear_samplecounter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 f  receiver_unit/clear_samplecounter_reg/Q
                         net (fo=2, routed)           0.158     1.769    receiver_unit/clear_samplecounter
    SLICE_X3Y30          LUT5 (Prop_lut5_I3_O)        0.043     1.812 r  receiver_unit/samplecounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    receiver_unit/samplecounter[1]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  receiver_unit/samplecounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.856     1.983    receiver_unit/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  receiver_unit/samplecounter_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.107     1.577    receiver_unit/samplecounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 TxData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line69/rightshiftreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.147%)  route 0.158ns (45.853%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.581     1.464    clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  TxData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  TxData_reg[0]/Q
                         net (fo=1, routed)           0.158     1.763    nolabel_line69/Q[0]
    SLICE_X4Y27          LUT3 (Prop_lut3_I2_O)        0.045     1.808 r  nolabel_line69/rightshiftreg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    nolabel_line69/rightshiftreg[1]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  nolabel_line69/rightshiftreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.851     1.978    nolabel_line69/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  nolabel_line69/rightshiftreg_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.092     1.571    nolabel_line69/rightshiftreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 nolabel_line69/rightshiftreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line69/TxD_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.711%)  route 0.182ns (56.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.583     1.466    nolabel_line69/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  nolabel_line69/rightshiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line69/rightshiftreg_reg[0]/Q
                         net (fo=1, routed)           0.182     1.789    nolabel_line69/rightshiftreg_reg_n_0_[0]
    SLICE_X4Y30          FDSE                                         r  nolabel_line69/TxD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.854     1.981    nolabel_line69/clk_IBUF_BUFG
    SLICE_X4Y30          FDSE                                         r  nolabel_line69/TxD_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X4Y30          FDSE (Hold_fdse_C_D)         0.070     1.552    nolabel_line69/TxD_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 acted_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acted_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  acted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  acted_reg/Q
                         net (fo=2, routed)           0.149     1.781    acted_reg_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.045     1.826 r  acted_i_1/O
                         net (fo=1, routed)           0.000     1.826    acted_i_1_n_0
    SLICE_X6Y30          FDRE                                         r  acted_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X6Y30          FDRE                                         r  acted_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X6Y30          FDRE (Hold_fdre_C_D)         0.121     1.589    acted_reg
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 nolabel_line69/bitcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line69/clear_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (55.961%)  route 0.164ns (44.039%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.585     1.468    nolabel_line69/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  nolabel_line69/bitcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  nolabel_line69/bitcounter_reg[2]/Q
                         net (fo=6, routed)           0.164     1.797    nolabel_line69/bitcounter_reg__0[2]
    SLICE_X2Y29          LUT4 (Prop_lut4_I1_O)        0.045     1.842 r  nolabel_line69/clear_i_1/O
                         net (fo=1, routed)           0.000     1.842    nolabel_line69/clear_i_1_n_0
    SLICE_X2Y29          FDRE                                         r  nolabel_line69/clear_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=211, routed)         0.855     1.982    nolabel_line69/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  nolabel_line69/clear_reg/C
                         clock pessimism             -0.499     1.483    
    SLICE_X2Y29          FDRE (Hold_fdre_C_D)         0.120     1.603    nolabel_line69/clear_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18  menu/item/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y18  menu/item/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6   ats/heart/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6   ats/heart/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7   fight/t1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y7   fight/t1/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  menu/t2/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  menu/t2/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17  m1/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17  m1/FontRom/fontRow_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y37   menu/t2/pixel_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y29  genblk1[0].fdiv2/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y35  vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y35  vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y36  vga_sync_unit/h_count_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y36  vga_sync_unit/h_count_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y35  vga_sync_unit/h_count_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y37  vga_sync_unit/h_count_reg_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y26   TxData_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y27   TxData_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y26   TxData_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y27   TxData_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y27   TxData_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y26   TxData_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y26   TxData_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y43   act/m1/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y29   ats/ec1/hitEnemy_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y44   act/m2/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y45   menu/item/pixel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y43   menu/spare/pixel_reg/C



