#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001ee3b69bd30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ee3b5072a0 .scope module, "tb_IF_IDReg" "tb_IF_IDReg" 3 2;
 .timescale 0 0;
v000001ee3b503f60_0 .net "ID_Instruction", 31 0, v000001ee3b69ba80_0;  1 drivers
v000001ee3b504000_0 .net "ID_PC", 11 0, v000001ee3b4d2f70_0;  1 drivers
v000001ee3b5040a0_0 .var "IF_Instruction", 31 0;
v000001ee3b504140_0 .var "IF_PC", 11 0;
v000001ee3b5041e0_0 .var "clk", 0 0;
S_000001ee3b507430 .scope module, "dut" "IF_IDReg" 3 10, 4 1 0, S_000001ee3b5072a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 12 "IF_PC";
    .port_info 2 /INPUT 32 "IF_Instruction";
    .port_info 3 /OUTPUT 12 "ID_PC";
    .port_info 4 /OUTPUT 32 "ID_Instruction";
v000001ee3b69ba80_0 .var "ID_Instruction", 31 0;
v000001ee3b4d2f70_0 .var "ID_PC", 11 0;
v000001ee3b69bec0_0 .net "IF_Instruction", 31 0, v000001ee3b5040a0_0;  1 drivers
v000001ee3b5075c0_0 .net "IF_PC", 11 0, v000001ee3b504140_0;  1 drivers
v000001ee3b507660_0 .var "Instruction", 31 0;
v000001ee3b503d80_0 .var "PC", 11 0;
v000001ee3b503e20_0 .net "clk", 0 0, v000001ee3b5041e0_0;  1 drivers
v000001ee3b503ec0_0 .var "innerClk", 0 0;
E_000001ee3b50a7f0 .event posedge, v000001ee3b503e20_0;
E_000001ee3b509970 .event posedge, v000001ee3b503ec0_0;
    .scope S_000001ee3b507430;
T_0 ;
    %wait E_000001ee3b509970;
    %load/vec4 v000001ee3b5075c0_0;
    %assign/vec4 v000001ee3b503d80_0, 0;
    %load/vec4 v000001ee3b69bec0_0;
    %assign/vec4 v000001ee3b507660_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000001ee3b507430;
T_1 ;
    %wait E_000001ee3b50a7f0;
    %load/vec4 v000001ee3b503d80_0;
    %assign/vec4 v000001ee3b4d2f70_0, 0;
    %load/vec4 v000001ee3b507660_0;
    %assign/vec4 v000001ee3b69ba80_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ee3b507430;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee3b503ec0_0, 0, 1;
    %delay 1, 0;
T_2.0 ;
    %delay 8, 0;
    %load/vec4 v000001ee3b503ec0_0;
    %inv;
    %store/vec4 v000001ee3b503ec0_0, 0, 1;
    %delay 2, 0;
    %load/vec4 v000001ee3b503ec0_0;
    %inv;
    %store/vec4 v000001ee3b503ec0_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_000001ee3b5072a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ee3b5041e0_0, 0, 1;
T_3.0 ;
    %load/vec4 v000001ee3b5041e0_0;
    %inv;
    %store/vec4 v000001ee3b5041e0_0, 0, 1;
    %delay 5, 0;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000001ee3b5072a0;
T_4 ;
    %vpi_call/w 3 21 "$dumpfile", "pv.vcd" {0 0 0};
    %vpi_call/w 3 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001ee3b5072a0 {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001ee3b504140_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ee3b5040a0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v000001ee3b504140_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000001ee3b5040a0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 8, 0, 12;
    %store/vec4 v000001ee3b504140_0, 0, 12;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000001ee3b5040a0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 12, 0, 12;
    %store/vec4 v000001ee3b504140_0, 0, 12;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v000001ee3b5040a0_0, 0, 32;
    %delay 10, 0;
    %vpi_call/w 3 35 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tbs/tb_IF_IDReg.sv";
    "././top/IF_IDReg.sv";
