// Seed: 2277626822
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = {1, 1, 1};
  assign id_2 = 1;
  tri id_3 = !1 * id_3;
  assign module_1.type_3 = 0;
  wire id_4 = id_4;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input tri1 id_2,
    input wor id_3,
    input tri id_4,
    input supply1 id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  id_8(
      .id_0(id_7), .id_1(id_1), .id_2(1 != 1'd0), .id_3(1), .id_4(1), .id_5(id_7), .id_6(1)
  );
endmodule
