Analysis & Synthesis report for MIC2
Mon Aug 24 21:35:56 2009
Quartus II Version 8.0 Build 215 05/29/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for ROM:inst3|altsyncram:altsyncram_component|altsyncram_mt71:auto_generated
 13. Parameter Settings for User Entity Instance: ROM:inst3|altsyncram:altsyncram_component
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                            ;
+-------------------------------+-----------------------------------------+
; Analysis & Synthesis Status   ; Successful - Mon Aug 24 21:35:56 2009   ;
; Quartus II Version            ; 8.0 Build 215 05/29/2008 SJ Web Edition ;
; Revision Name                 ; MIC2                                    ;
; Top-level Entity Name         ; MIC2                                    ;
; Family                        ; Stratix II                              ;
; Logic utilization             ; N/A                                     ;
;     Combinational ALUTs       ; 1,167                                   ;
;     Dedicated logic registers ; 1,434                                   ;
; Total registers               ; 1434                                    ;
; Total pins                    ; 307                                     ;
; Total virtual pins            ; 0                                       ;
; Total block memory bits       ; 19,968                                  ;
; DSP block 9-bit elements      ; 0                                       ;
; Total PLLs                    ; 0                                       ;
; Total DLLs                    ; 0                                       ;
+-------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                        ; MIC2               ; MIC2               ;
; Family name                                                  ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Maximum processors allowed for parallel compilation          ; 1                  ; 1                  ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Perform gate-level register retiming                         ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax       ; On                 ; On                 ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto DSP Block Replacement                                   ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM Block Balancing                                     ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
+--------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                       ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                       ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+
; ALU.sv                           ; yes             ; User File                          ; D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ALU.sv                    ;
; CONTROLEMIC.sv                   ; yes             ; User File                          ; D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/CONTROLEMIC.sv            ;
; DATA_PATH.bdf                    ; yes             ; User Block Diagram/Schematic File  ; D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/DATA_PATH.bdf             ;
; DecodificadorA.sv                ; yes             ; User File                          ; D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/DecodificadorA.sv         ;
; DecodificadorB.sv                ; yes             ; User File                          ; D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/DecodificadorB.sv         ;
; Deslocador.sv                    ; yes             ; User File                          ; D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Deslocador.sv             ;
; FETCH_MEM.sv                     ; yes             ; User File                          ; D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/FETCH_MEM.sv              ;
; MAR.sv                           ; yes             ; User File                          ; D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MAR.sv                    ;
; MBR.sv                           ; yes             ; User File                          ; D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MBR.sv                    ;
; MDR.sv                           ; yes             ; User File                          ; D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MDR.sv                    ;
; PC.sv                            ; yes             ; User File                          ; D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/PC.sv                     ;
; RAM.sv                           ; yes             ; User File                          ; D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/RAM.sv                    ;
; Registrador.sv                   ; yes             ; User File                          ; D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/Registrador.sv            ;
; ROM.sv                           ; yes             ; User File                          ; D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/ROM.sv                    ;
; SelectMem.sv                     ; yes             ; User File                          ; D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/SelectMem.sv              ;
; MIC2.bdf                         ; yes             ; User Block Diagram/Schematic File  ; D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/MIC2.bdf                  ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/altera/80/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; d:/altera/80/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; d:/altera/80/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; d:/altera/80/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal80.inc                    ; yes             ; Megafunction                       ; d:/altera/80/quartus/libraries/megafunctions/aglobal80.inc         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; d:/altera/80/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                       ; d:/altera/80/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                       ; d:/altera/80/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                       ; d:/altera/80/quartus/libraries/megafunctions/altdpram.inc          ;
; altqpram.inc                     ; yes             ; Megafunction                       ; d:/altera/80/quartus/libraries/megafunctions/altqpram.inc          ;
; db/altsyncram_mt71.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/db/altsyncram_mt71.tdf    ;
+----------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 1167  ;
; Dedicated logic registers                     ; 1434  ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 535   ;
;                                               ;       ;
; Total combinational functions                 ; 1167  ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 0     ;
;     -- 6 input functions                      ; 521   ;
;     -- 5 input functions                      ; 353   ;
;     -- 4 input functions                      ; 58    ;
;     -- <=3 input functions                    ; 235   ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 1102  ;
;     -- extended LUT mode                      ; 0     ;
;     -- arithmetic mode                        ; 65    ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 1702  ;
;                                               ;       ;
; Total registers                               ; 1434  ;
;     -- Dedicated logic registers              ; 1434  ;
;     -- I/O registers                          ; 0     ;
;                                               ;       ;
; Estimated ALMs:  partially or completely used ; 851   ;
;                                               ;       ;
; I/O pins                                      ; 307   ;
; Total block memory bits                       ; 19968 ;
; Maximum fan-out node                          ; clk   ;
; Maximum fan-out                               ; 1473  ;
; Total fan-out                                 ; 10869 ;
; Average fan-out                               ; 3.69  ;
+-----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                            ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------+--------------+
; |MIC2                                     ; 1167 (0)          ; 1434 (0)     ; 19968             ; 0            ; 0       ; 0         ; 0         ; 307  ; 0            ; |MIC2                                                                          ; work         ;
;    |CONTROLEMIC:CONTROLMIC|               ; 12 (12)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MIC2|CONTROLEMIC:CONTROLMIC                                                   ; work         ;
;    |DATA_PATH:DP|                         ; 728 (0)           ; 298 (0)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MIC2|DATA_PATH:DP                                                             ; work         ;
;       |ALU:ULA|                           ; 254 (254)         ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MIC2|DATA_PATH:DP|ALU:ULA                                                     ; work         ;
;       |DecodificadorA:DecA|               ; 7 (7)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MIC2|DATA_PATH:DP|DecodificadorA:DecA                                         ; work         ;
;       |Deslocador:DESLOC|                 ; 32 (32)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MIC2|DATA_PATH:DP|Deslocador:DESLOC                                           ; work         ;
;       |MAR:inst|                          ; 1 (1)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MIC2|DATA_PATH:DP|MAR:inst                                                    ; work         ;
;       |MBR:mbr|                           ; 3 (3)             ; 9 (9)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MIC2|DATA_PATH:DP|MBR:mbr                                                     ; work         ;
;       |MDR:mdr|                           ; 199 (199)         ; 33 (33)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MIC2|DATA_PATH:DP|MDR:mdr                                                     ; work         ;
;       |PC:pc|                             ; 193 (193)         ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MIC2|DATA_PATH:DP|PC:pc                                                       ; work         ;
;       |Registrador:CPP|                   ; 1 (1)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MIC2|DATA_PATH:DP|Registrador:CPP                                             ; work         ;
;       |Registrador:H|                     ; 33 (33)           ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MIC2|DATA_PATH:DP|Registrador:H                                               ; work         ;
;       |Registrador:LV|                    ; 1 (1)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MIC2|DATA_PATH:DP|Registrador:LV                                              ; work         ;
;       |Registrador:OPC|                   ; 2 (2)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MIC2|DATA_PATH:DP|Registrador:OPC                                             ; work         ;
;       |Registrador:SP|                    ; 1 (1)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MIC2|DATA_PATH:DP|Registrador:SP                                              ; work         ;
;       |Registrador:TOS|                   ; 1 (1)             ; 32 (32)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MIC2|DATA_PATH:DP|Registrador:TOS                                             ; work         ;
;    |FETCH_MEM:inst4|                      ; 17 (17)           ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MIC2|FETCH_MEM:inst4                                                          ; work         ;
;    |RAM:inst5|                            ; 409 (409)         ; 1089 (1089)  ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MIC2|RAM:inst5                                                                ; work         ;
;    |ROM:inst3|                            ; 1 (1)             ; 39 (39)      ; 19968             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MIC2|ROM:inst3                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 19968             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MIC2|ROM:inst3|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_mt71:auto_generated| ; 0 (0)             ; 0 (0)        ; 19968             ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |MIC2|ROM:inst3|altsyncram:altsyncram_component|altsyncram_mt71:auto_generated ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+--------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                   ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------+
; Name                                                                                ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF        ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------+
; ROM:inst3|altsyncram:altsyncram_component|altsyncram_mt71:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 512          ; 39           ; --           ; --           ; 19968 ; memory.mif ;
+-------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+------------+


+------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                           ;
+----------------------------------------+-------------------------------------+
; Register name                          ; Reason for Removal                  ;
+----------------------------------------+-------------------------------------+
; RAM:inst5|Reg_Int[1]~en                ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[2]~en                ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[3]~en                ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[4]~en                ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[5]~en                ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[6]~en                ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[7]~en                ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[8]~en                ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[9]~en                ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[10]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[11]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[12]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[13]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[14]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[15]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[16]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[17]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[18]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[19]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[20]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[21]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[22]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[23]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[24]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[25]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[26]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[27]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[28]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[29]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[30]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; RAM:inst5|Reg_Int[31]~en               ; Merged with RAM:inst5|Reg_Int[0]~en ;
; Total Number of Removed Registers = 31 ;                                     ;
+----------------------------------------+-------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1434  ;
; Number of registers using Synchronous Clear  ; 113   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1368  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; RAM:inst5|memoria_Int[21][6]            ; 1       ;
; RAM:inst5|memoria_Int[23][6]            ; 1       ;
; RAM:inst5|memoria_Int[21][5]            ; 1       ;
; RAM:inst5|memoria_Int[23][5]            ; 1       ;
; RAM:inst5|memoria_Int[21][2]            ; 1       ;
; RAM:inst5|memoria_Int[23][2]            ; 1       ;
; RAM:inst5|memoria_Int[30][2]            ; 1       ;
; RAM:inst5|memoria_Int[29][1]            ; 1       ;
; RAM:inst5|memoria_Int[23][0]            ; 1       ;
; RAM:inst5|memoria_Int[29][0]            ; 1       ;
; RAM:inst5|memoria_Int[30][0]            ; 1       ;
; Total number of inverted registers = 11 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+
; 3:1                ; 32 bits   ; 64 ALUTs      ; 0 ALUTs              ; 64 ALUTs               ; Yes        ; |MIC2|DATA_PATH:DP|MAR:inst|outMemPrinc[26]   ;
; 3:1                ; 39 bits   ; 78 ALUTs      ; 0 ALUTs              ; 78 ALUTs               ; Yes        ; |MIC2|ROM:inst3|NEXT_INSTRUCT[38]             ;
; 36:1               ; 8 bits    ; 192 ALUTs     ; 168 ALUTs            ; 24 ALUTs               ; Yes        ; |MIC2|FETCH_MEM:inst4|Reg_int_f[5]            ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; Yes        ; |MIC2|DATA_PATH:DP|PC:pc|guarda[7]            ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; Yes        ; |MIC2|DATA_PATH:DP|Registrador:SP|guarda[27]  ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; Yes        ; |MIC2|DATA_PATH:DP|Registrador:LV|guarda[5]   ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; Yes        ; |MIC2|DATA_PATH:DP|Registrador:CPP|guarda[20] ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; Yes        ; |MIC2|DATA_PATH:DP|Registrador:TOS|guarda[5]  ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; Yes        ; |MIC2|DATA_PATH:DP|Registrador:OPC|guarda[2]  ;
; 3:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; Yes        ; |MIC2|DATA_PATH:DP|Registrador:H|guarda[23]   ;
; 3:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; Yes        ; |MIC2|DATA_PATH:DP|MBR:mbr|MBR_Reg[3]         ;
; 4:1                ; 32 bits   ; 64 ALUTs      ; 64 ALUTs             ; 0 ALUTs                ; Yes        ; |MIC2|DATA_PATH:DP|MDR:mdr|guarda[25]         ;
; 33:1               ; 32 bits   ; 704 ALUTs     ; 704 ALUTs            ; 0 ALUTs                ; Yes        ; |MIC2|RAM:inst5|Reg_Int[9]                    ;
; 4:1                ; 6 bits    ; 12 ALUTs      ; 12 ALUTs             ; 0 ALUTs                ; No         ; |MIC2|DATA_PATH:DP|Deslocador:DESLOC|Mux24    ;
; 4:1                ; 23 bits   ; 46 ALUTs      ; 46 ALUTs             ; 0 ALUTs                ; No         ; |MIC2|DATA_PATH:DP|Deslocador:DESLOC|Mux18    ;
; 20:1               ; 31 bits   ; 403 ALUTs     ; 403 ALUTs            ; 0 ALUTs                ; No         ; |MIC2|DATA_PATH:DP|ALU:ULA|R[9]               ;
; 4:1                ; 31 bits   ; 62 ALUTs      ; 62 ALUTs             ; 0 ALUTs                ; No         ; |MIC2|DATA_PATH:DP|ALU:ULA|Add1               ;
; 4:1                ; 31 bits   ; 62 ALUTs      ; 62 ALUTs             ; 0 ALUTs                ; No         ; |MIC2|DATA_PATH:DP|ALU:ULA|Add1               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for ROM:inst3|altsyncram:altsyncram_component|altsyncram_mt71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:inst3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                    ;
; WIDTH_A                            ; 39                   ; Signed Integer             ;
; WIDTHAD_A                          ; 9                    ; Signed Integer             ;
; NUMWORDS_A                         ; 512                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Untyped                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; memory.mif           ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; DEVICE_FAMILY                      ; Stratix II           ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_mt71      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.0 Build 215 05/29/2008 SJ Web Edition
    Info: Processing started: Mon Aug 24 21:35:09 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIC2 -c MIC2
Info: Found 1 design units, including 1 entities, in source file ALU.sv
    Info: Found entity 1: ALU
Info: Found 1 design units, including 1 entities, in source file CONTROLEMIC.sv
    Info: Found entity 1: CONTROLEMIC
Info: Found 1 design units, including 1 entities, in source file DATA_PATH.bdf
    Info: Found entity 1: DATA_PATH
Info: Found 1 design units, including 1 entities, in source file DecodificadorA.sv
    Info: Found entity 1: DecodificadorA
Info: Found 1 design units, including 1 entities, in source file DecodificadorB.sv
    Info: Found entity 1: DecodificadorB
Info: Found 1 design units, including 1 entities, in source file DecodificadorC.sv
    Info: Found entity 1: DecodificadorC
Info: Found 1 design units, including 1 entities, in source file Deslocador.sv
    Info: Found entity 1: Deslocador
Info: Found 1 design units, including 1 entities, in source file FETCH_MEM.sv
    Info: Found entity 1: FETCH_MEM
Info: Found 1 design units, including 1 entities, in source file MAR.sv
    Info: Found entity 1: MAR
Info: Found 1 design units, including 1 entities, in source file MBR.sv
    Info: Found entity 1: MBR
Info: Found 1 design units, including 1 entities, in source file MDR.sv
    Info: Found entity 1: MDR
Info: Found 1 design units, including 1 entities, in source file PC.sv
    Info: Found entity 1: PC
Info: Found 1 design units, including 1 entities, in source file RAM.sv
    Info: Found entity 1: RAM
Info: Found 1 design units, including 1 entities, in source file Registrador.sv
    Info: Found entity 1: Registrador
Info: Found 1 design units, including 1 entities, in source file ROM.sv
    Info: Found entity 1: ROM
Info: Found 1 design units, including 1 entities, in source file SelectMem.sv
    Info: Found entity 1: SelectMem
Info: Found 1 design units, including 1 entities, in source file MIC2.bdf
    Info: Found entity 1: MIC2
Info: Found 1 design units, including 1 entities, in source file lpm_rom0.v
    Info: Found entity 1: lpm_rom0
Warning: Can't analyze file -- file D:/Thiago/ufpb/p5/Arq II/DescricaoIP/MIC/lpm_rom1.v is missing
Info: Elaborating entity "MIC2" for the top level hierarchy
Info: Elaborating entity "SelectMem" for hierarchy "SelectMem:inst"
Info: Elaborating entity "ROM" for hierarchy "ROM:inst3"
Info: Elaborating entity "altsyncram" for hierarchy "ROM:inst3|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "ROM:inst3|altsyncram:altsyncram_component"
Info: Instantiated megafunction "ROM:inst3|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "memory.mif"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "width_a" = "39"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mt71.tdf
    Info: Found entity 1: altsyncram_mt71
Info: Elaborating entity "altsyncram_mt71" for hierarchy "ROM:inst3|altsyncram:altsyncram_component|altsyncram_mt71:auto_generated"
Info: Elaborating entity "CONTROLEMIC" for hierarchy "CONTROLEMIC:CONTROLMIC"
Warning (10036): Verilog HDL or VHDL warning at CONTROLEMIC.sv(27): object "reg_Z" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CONTROLEMIC.sv(28): object "reg_N" assigned a value but never read
Info: Elaborating entity "DATA_PATH" for hierarchy "DATA_PATH:DP"
Info: Elaborating entity "ALU" for hierarchy "DATA_PATH:DP|ALU:ULA"
Info: Elaborating entity "Registrador" for hierarchy "DATA_PATH:DP|Registrador:H"
Info: Elaborating entity "DecodificadorA" for hierarchy "DATA_PATH:DP|DecodificadorA:DecA"
Info: Elaborating entity "DecodificadorB" for hierarchy "DATA_PATH:DP|DecodificadorB:DECB"
Info: Elaborating entity "Deslocador" for hierarchy "DATA_PATH:DP|Deslocador:DESLOC"
Info: Elaborating entity "MBR" for hierarchy "DATA_PATH:DP|MBR:mbr"
Info: Elaborating entity "MDR" for hierarchy "DATA_PATH:DP|MDR:mdr"
Info: Elaborating entity "PC" for hierarchy "DATA_PATH:DP|PC:pc"
Info: Elaborating entity "MAR" for hierarchy "DATA_PATH:DP|MAR:inst"
Info: Elaborating entity "FETCH_MEM" for hierarchy "FETCH_MEM:inst4"
Info: Elaborating entity "RAM" for hierarchy "RAM:inst5"
Info: Duplicate registers merged to single register
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[1]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[2]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[3]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[4]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[5]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[6]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[7]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[8]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[9]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[10]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[11]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[12]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[13]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[14]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[15]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[16]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[17]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[18]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[19]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[20]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[21]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[22]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[23]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[24]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[25]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[26]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[27]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[28]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[29]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[30]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
    Info (13350): Duplicate register "RAM:inst5|Reg_Int[31]~en" merged to single register "RAM:inst5|Reg_Int[0]~en"
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[31]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[30]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[29]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[28]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[27]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[26]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[25]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[24]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[23]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[22]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[21]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[20]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[19]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[18]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[17]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[16]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[15]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[14]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[13]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[12]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[11]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[10]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[9]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[8]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[7]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[6]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[5]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[4]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[3]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[2]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[1]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "RAM:inst5|out_RAM[0]" to the node "DATA_PATH:DP|MDR:mdr|guarda" into an OR gate
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[0]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[0]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[1]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[1]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[2]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[2]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[3]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[3]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[4]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[4]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[5]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[5]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[6]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[6]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[7]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[7]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[8]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[8]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[9]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[9]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[10]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[10]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[11]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[11]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[12]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[12]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[13]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[13]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[14]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[14]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[15]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[15]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[16]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[16]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[17]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[17]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[18]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[18]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[19]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[19]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[20]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[20]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[21]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[21]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[22]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[22]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[23]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[23]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[24]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[24]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[25]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[25]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[26]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[26]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[27]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[27]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[28]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[28]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[29]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[29]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[30]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[30]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|MDR:mdr|A[31]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "DATA_PATH:DP|PC:pc|B[31]" to the node "DATA_PATH:DP|ALU:ULA|R" into an OR gate
Info: Implemented 2831 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 304 output pins
    Info: Implemented 2485 logic cells
    Info: Implemented 39 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 101 warnings
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Mon Aug 24 21:35:56 2009
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:00:39


