TimeQuest Timing Analyzer report for GSensor
Wed Apr 01 17:30:50 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 15. Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Output Enable Times
 25. Minimum Output Enable Times
 26. Output Disable Times
 27. Minimum Output Disable Times
 28. Slow 1200mV 85C Model Metastability Report
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 36. Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 39. Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Output Enable Times
 48. Minimum Output Enable Times
 49. Output Disable Times
 50. Minimum Output Disable Times
 51. Slow 1200mV 0C Model Metastability Report
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 58. Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 60. Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'
 65. Setup Times
 66. Hold Times
 67. Clock to Output Times
 68. Minimum Clock to Output Times
 69. Output Enable Times
 70. Minimum Output Enable Times
 71. Output Disable Times
 72. Minimum Output Disable Times
 73. Fast 1200mV 0C Model Metastability Report
 74. Multicorner Timing Analysis Summary
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Board Trace Model Assignments
 80. Input Transition Times
 81. Signal Integrity Metrics (Slow 1200mv 0c Model)
 82. Signal Integrity Metrics (Slow 1200mv 85c Model)
 83. Signal Integrity Metrics (Fast 1200mv 0c Model)
 84. Setup Transfers
 85. Hold Transfers
 86. Recovery Transfers
 87. Removal Transfers
 88. Report TCCS
 89. Report RSKM
 90. Unconstrained Paths
 91. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; GSensor                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period  ; Frequency ; Rise    ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000   ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 500.000 ; 2.0 MHz   ; 200.000 ; 450.000 ; 50.00      ; 25        ; 1           ; 144.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_spipll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 500.000 ; 2.0 MHz   ; 166.666 ; 416.666 ; 50.00      ; 25        ; 1           ; 120.0 ;        ;           ;            ; false    ; CLOCK_50 ; u_spipll|altpll_component|auto_generated|pll1|inclk[0] ; { u_spipll|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 180.21 MHz ; 180.21 MHz      ; CLOCK_50                                             ;      ;
; 264.83 MHz ; 264.83 MHz      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLOCK_50                                             ; -6.315 ; -12.272       ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 13.835 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.358 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 14.639 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 4.071 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; 9.582   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.742 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                         ;
+--------+-------------------------------------------------+------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -6.315 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.852      ; 28.082     ;
; -6.157 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.852      ; 27.924     ;
; -5.957 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.203      ; 28.075     ;
; -5.799 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.203      ; 27.917     ;
; -5.479 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.852      ; 27.246     ;
; -5.121 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.203      ; 27.239     ;
; -5.019 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.852      ; 26.786     ;
; -4.661 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.203      ; 26.779     ;
; -4.617 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.852      ; 26.384     ;
; -4.259 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.203      ; 26.377     ;
; -4.083 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.852      ; 25.850     ;
; -3.729 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.852      ; 25.496     ;
; -3.725 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.203      ; 25.843     ;
; -3.371 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.203      ; 25.489     ;
; -3.353 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.852      ; 25.120     ;
; -2.995 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.203      ; 25.113     ;
; -2.822 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.852      ; 24.589     ;
; -2.464 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.203      ; 24.582     ;
; -2.054 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.852      ; 23.821     ;
; -1.696 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.203      ; 23.814     ;
; 14.451 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 5.482      ;
; 14.451 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 5.482      ;
; 14.451 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 5.482      ;
; 14.451 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 5.482      ;
; 14.583 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 5.348      ;
; 14.583 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 5.348      ;
; 14.583 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 5.348      ;
; 14.583 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 5.348      ;
; 14.583 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 5.348      ;
; 14.610 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 5.325      ;
; 14.610 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 5.325      ;
; 14.610 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 5.325      ;
; 14.610 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 5.325      ;
; 14.742 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 5.191      ;
; 14.742 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 5.191      ;
; 14.742 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 5.191      ;
; 14.742 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 5.191      ;
; 14.742 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 5.191      ;
; 14.744 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[9]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 5.187      ;
; 14.745 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[10]    ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 5.186      ;
; 14.903 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[9]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 5.030      ;
; 14.904 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[10]    ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 5.029      ;
; 15.706 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 4.229      ;
; 15.706 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 4.229      ;
; 15.706 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 4.229      ;
; 15.706 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 4.229      ;
; 15.759 ; vga:u_vga|h_cnt[6]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.174      ;
; 15.797 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.136      ;
; 15.797 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.136      ;
; 15.797 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.136      ;
; 15.797 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.136      ;
; 15.838 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.095      ;
; 15.838 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.095      ;
; 15.838 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.095      ;
; 15.838 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.095      ;
; 15.838 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.095      ;
; 15.850 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.049     ; 4.096      ;
; 15.873 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 4.060      ;
; 15.911 ; vga:u_vga|v_cnt[5]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.047     ; 4.037      ;
; 15.913 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 4.022      ;
; 15.913 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 4.022      ;
; 15.913 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 4.022      ;
; 15.913 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 4.022      ;
; 15.929 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 4.002      ;
; 15.929 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 4.002      ;
; 15.929 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 4.002      ;
; 15.929 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 4.002      ;
; 15.929 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 4.002      ;
; 15.999 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[9]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.934      ;
; 16.000 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[10]    ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.933      ;
; 16.004 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 3.931      ;
; 16.004 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 3.931      ;
; 16.004 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 3.931      ;
; 16.004 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.060     ; 3.931      ;
; 16.043 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.890      ;
; 16.043 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.890      ;
; 16.043 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.890      ;
; 16.043 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.890      ;
; 16.045 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.888      ;
; 16.045 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.888      ;
; 16.045 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.888      ;
; 16.045 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.888      ;
; 16.045 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.888      ;
; 16.050 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.049     ; 3.896      ;
; 16.090 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[9]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 3.841      ;
; 16.091 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[10]    ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 3.840      ;
; 16.136 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.797      ;
; 16.136 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.797      ;
; 16.136 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.797      ;
; 16.136 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.797      ;
; 16.136 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.797      ;
; 16.144 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.789      ;
; 16.175 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 3.756      ;
; 16.175 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 3.756      ;
; 16.175 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 3.756      ;
; 16.175 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 3.756      ;
; 16.175 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.064     ; 3.756      ;
; 16.206 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[9]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.727      ;
; 16.207 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[10]    ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.062     ; 3.726      ;
; 16.207 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.049     ; 3.739      ;
+--------+-------------------------------------------------+------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.835  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.023     ; 4.087      ;
; 13.835  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.023     ; 4.087      ;
; 13.838  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.762      ;
; 13.838  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.762      ;
; 13.838  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.762      ;
; 13.838  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.762      ;
; 13.838  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.762      ;
; 13.838  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.762      ;
; 13.874  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 3.728      ;
; 13.874  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 3.728      ;
; 13.874  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 3.728      ;
; 13.874  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 3.728      ;
; 13.874  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 3.728      ;
; 13.874  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 3.728      ;
; 13.874  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 3.728      ;
; 13.874  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 3.728      ;
; 13.874  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 3.728      ;
; 13.874  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.343     ; 3.728      ;
; 14.120  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.478      ;
; 14.120  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.478      ;
; 14.120  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.478      ;
; 14.120  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.478      ;
; 14.120  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.478      ;
; 14.120  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.478      ;
; 14.120  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.478      ;
; 14.206  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.394      ;
; 14.206  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.394      ;
; 14.206  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.394      ;
; 14.206  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.394      ;
; 14.206  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.394      ;
; 14.206  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.394      ;
; 14.206  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.394      ;
; 14.206  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.394      ;
; 14.340  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.258      ;
; 14.340  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 3.258      ;
; 14.592  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.008      ;
; 14.592  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.008      ;
; 14.592  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.008      ;
; 14.592  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 3.008      ;
; 14.885  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.715      ;
; 15.456  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.144      ;
; 496.224 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.707      ;
; 496.224 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.707      ;
; 496.293 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.638      ;
; 496.293 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.638      ;
; 496.398 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.260      ; 3.857      ;
; 496.398 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.260      ; 3.857      ;
; 496.401 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.532      ;
; 496.401 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.532      ;
; 496.401 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.532      ;
; 496.401 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.532      ;
; 496.401 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.532      ;
; 496.401 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.532      ;
; 496.437 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.498      ;
; 496.437 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.498      ;
; 496.437 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.498      ;
; 496.437 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.498      ;
; 496.437 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.498      ;
; 496.437 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.498      ;
; 496.437 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.498      ;
; 496.437 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.498      ;
; 496.437 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.498      ;
; 496.437 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.498      ;
; 496.467 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.260      ; 3.788      ;
; 496.467 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.260      ; 3.788      ;
; 496.470 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.463      ;
; 496.470 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.463      ;
; 496.470 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.463      ;
; 496.470 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.463      ;
; 496.470 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.463      ;
; 496.470 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.463      ;
; 496.493 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.440      ;
; 496.493 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.440      ;
; 496.493 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.440      ;
; 496.493 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.440      ;
; 496.506 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.429      ;
; 496.506 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.429      ;
; 496.506 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.429      ;
; 496.506 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.429      ;
; 496.506 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.429      ;
; 496.506 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.429      ;
; 496.506 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.429      ;
; 496.506 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.429      ;
; 496.506 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.429      ;
; 496.506 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.060     ; 3.429      ;
; 496.507 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.424      ;
; 496.507 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.424      ;
; 496.562 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.371      ;
; 496.562 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.371      ;
; 496.562 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.371      ;
; 496.562 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.371      ;
; 496.640 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.291      ;
; 496.640 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.064     ; 3.291      ;
; 496.642 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.290      ;
; 496.642 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.063     ; 3.290      ;
; 496.681 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.260      ; 3.574      ;
; 496.681 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.260      ; 3.574      ;
; 496.684 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.249      ;
; 496.684 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.249      ;
; 496.684 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.062     ; 3.249      ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                  ;
+-------+------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.358 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|v_cnt[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|v_cnt[10]                ; vga:u_vga|v_cnt[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[20]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|h_cnt[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.580      ;
; 0.373 ; vga:u_vga|vertical_en              ; vga:u_vga|video_en                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; vga:u_vga|v_sync                   ; vga:u_vga|out_v_sync                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 0.592      ;
; 0.414 ; vga:u_vga|h_cnt[7]                 ; vga:u_vga|h_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.633      ;
; 0.515 ; vga:u_vga|h_sync                   ; vga:u_vga|out_h_sync                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.734      ;
; 0.518 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|h_cnt[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.737      ;
; 0.547 ; reset_delay:u_reset_delay|cont[10] ; reset_delay:u_reset_delay|cont[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.767      ;
; 0.547 ; reset_delay:u_reset_delay|cont[8]  ; reset_delay:u_reset_delay|cont[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.767      ;
; 0.548 ; reset_delay:u_reset_delay|cont[6]  ; reset_delay:u_reset_delay|cont[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.768      ;
; 0.549 ; reset_delay:u_reset_delay|cont[14] ; reset_delay:u_reset_delay|cont[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.768      ;
; 0.550 ; reset_delay:u_reset_delay|cont[16] ; reset_delay:u_reset_delay|cont[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; reset_delay:u_reset_delay|cont[12] ; reset_delay:u_reset_delay|cont[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; reset_delay:u_reset_delay|cont[17] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; reset_delay:u_reset_delay|cont[11] ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; reset_delay:u_reset_delay|cont[9]  ; reset_delay:u_reset_delay|cont[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.771      ;
; 0.551 ; reset_delay:u_reset_delay|cont[4]  ; reset_delay:u_reset_delay|cont[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.771      ;
; 0.551 ; reset_delay:u_reset_delay|cont[2]  ; reset_delay:u_reset_delay|cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.771      ;
; 0.551 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|oRST_xhdl1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; reset_delay:u_reset_delay|cont[7]  ; reset_delay:u_reset_delay|cont[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.772      ;
; 0.553 ; reset_delay:u_reset_delay|cont[18] ; reset_delay:u_reset_delay|cont[18]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; reset_delay:u_reset_delay|cont[13] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; reset_delay:u_reset_delay|cont[5]  ; reset_delay:u_reset_delay|cont[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.773      ;
; 0.553 ; reset_delay:u_reset_delay|cont[3]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.773      ;
; 0.554 ; reset_delay:u_reset_delay|cont[15] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; reset_delay:u_reset_delay|cont[19] ; reset_delay:u_reset_delay|cont[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.774      ;
; 0.561 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.781      ;
; 0.563 ; reset_delay:u_reset_delay|cont[1]  ; reset_delay:u_reset_delay|cont[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 0.783      ;
; 0.569 ; vga:u_vga|video_en                 ; vga:u_vga|out_red                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; vga:u_vga|h_cnt[3]                 ; vga:u_vga|h_cnt[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.788      ;
; 0.571 ; vga:u_vga|h_cnt[9]                 ; vga:u_vga|h_cnt[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; vga:u_vga|video_en                 ; vga:u_vga|out_green                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.791      ;
; 0.582 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_cnt[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.801      ;
; 0.584 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.803      ;
; 0.586 ; vga:u_vga|h_cnt[5]                 ; vga:u_vga|h_cnt[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.805      ;
; 0.586 ; vga:u_vga|h_cnt[2]                 ; vga:u_vga|h_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.805      ;
; 0.587 ; vga:u_vga|h_cnt[1]                 ; vga:u_vga|h_cnt[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.806      ;
; 0.596 ; vga:u_vga|h_cnt[7]                 ; vga:u_vga|h_cnt[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.815      ;
; 0.610 ; vga:u_vga|video_en                 ; vga:u_vga|out_blue                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.829      ;
; 0.614 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|horizontal_en              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.833      ;
; 0.620 ; vga:u_vga|h_cnt[0]                 ; vga:u_vga|h_cnt[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.839      ;
; 0.718 ; vga:u_vga|horizontal_en            ; vga:u_vga|video_en                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.937      ;
; 0.719 ; vga:u_vga|h_cnt[8]                 ; vga:u_vga|h_cnt[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 0.938      ;
; 0.788 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|v_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.006      ;
; 0.804 ; vga:u_vga|red_signal               ; vga:u_vga|out_red                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.008      ;
; 0.806 ; vga:u_vga|red_signal               ; vga:u_vga|out_blue                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 1.010      ;
; 0.822 ; reset_delay:u_reset_delay|cont[8]  ; reset_delay:u_reset_delay|cont[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.042      ;
; 0.823 ; reset_delay:u_reset_delay|cont[10] ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.042      ;
; 0.823 ; reset_delay:u_reset_delay|cont[6]  ; reset_delay:u_reset_delay|cont[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.043      ;
; 0.824 ; reset_delay:u_reset_delay|cont[12] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.043      ;
; 0.824 ; reset_delay:u_reset_delay|cont[14] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.043      ;
; 0.825 ; reset_delay:u_reset_delay|cont[16] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; reset_delay:u_reset_delay|cont[4]  ; reset_delay:u_reset_delay|cont[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.045      ;
; 0.825 ; reset_delay:u_reset_delay|cont[2]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.045      ;
; 0.827 ; reset_delay:u_reset_delay|cont[18] ; reset_delay:u_reset_delay|cont[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.046      ;
; 0.837 ; reset_delay:u_reset_delay|cont[1]  ; reset_delay:u_reset_delay|cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.057      ;
; 0.838 ; reset_delay:u_reset_delay|cont[9]  ; reset_delay:u_reset_delay|cont[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.058      ;
; 0.838 ; reset_delay:u_reset_delay|cont[11] ; reset_delay:u_reset_delay|cont[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.057      ;
; 0.839 ; reset_delay:u_reset_delay|cont[7]  ; reset_delay:u_reset_delay|cont[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.059      ;
; 0.839 ; reset_delay:u_reset_delay|cont[17] ; reset_delay:u_reset_delay|cont[18]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.058      ;
; 0.839 ; reset_delay:u_reset_delay|cont[1]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.059      ;
; 0.839 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.059      ;
; 0.840 ; reset_delay:u_reset_delay|cont[5]  ; reset_delay:u_reset_delay|cont[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.060      ;
; 0.840 ; reset_delay:u_reset_delay|cont[13] ; reset_delay:u_reset_delay|cont[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; reset_delay:u_reset_delay|cont[3]  ; reset_delay:u_reset_delay|cont[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.060      ;
; 0.840 ; reset_delay:u_reset_delay|cont[11] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; reset_delay:u_reset_delay|cont[15] ; reset_delay:u_reset_delay|cont[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; reset_delay:u_reset_delay|cont[7]  ; reset_delay:u_reset_delay|cont[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.061      ;
; 0.841 ; reset_delay:u_reset_delay|cont[9]  ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; reset_delay:u_reset_delay|cont[17] ; reset_delay:u_reset_delay|cont[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.061      ;
; 0.842 ; reset_delay:u_reset_delay|cont[5]  ; reset_delay:u_reset_delay|cont[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.062      ;
; 0.842 ; reset_delay:u_reset_delay|cont[13] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; reset_delay:u_reset_delay|cont[3]  ; reset_delay:u_reset_delay|cont[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.062      ;
; 0.843 ; reset_delay:u_reset_delay|cont[15] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.062      ;
; 0.860 ; vga:u_vga|h_cnt[5]                 ; vga:u_vga|h_cnt[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; vga:u_vga|h_cnt[1]                 ; vga:u_vga|h_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.080      ;
; 0.869 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_cnt[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.088      ;
; 0.870 ; vga:u_vga|h_cnt[7]                 ; vga:u_vga|h_cnt[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.089      ;
; 0.871 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_cnt[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.090      ;
; 0.874 ; vga:u_vga|h_cnt[2]                 ; vga:u_vga|h_cnt[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.093      ;
; 0.883 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.102      ;
; 0.886 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.105      ;
; 0.888 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.107      ;
; 0.888 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.107      ;
; 0.888 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.107      ;
; 0.888 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.107      ;
; 0.890 ; vga:u_vga|h_cnt[0]                 ; vga:u_vga|h_cnt[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.109      ;
; 0.891 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.110      ;
; 0.892 ; vga:u_vga|h_cnt[0]                 ; vga:u_vga|h_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.111      ;
; 0.926 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[18]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.145      ;
; 0.926 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.145      ;
+-------+------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.358 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.374 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.377 ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.596      ;
; 0.381 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.392 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.611      ;
; 0.417 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.636      ;
; 0.420 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.639      ;
; 0.475 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.029      ;
; 0.516 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.518 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.737      ;
; 0.524 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.743      ;
; 0.525 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.744      ;
; 0.526 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.745      ;
; 0.527 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.746      ;
; 0.531 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.750      ;
; 0.538 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.757      ;
; 0.545 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.764      ;
; 0.546 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.765      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.550 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.769      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.551 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.770      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.559 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.571 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.580 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.799      ;
; 0.604 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.823      ;
; 0.606 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 1.160      ;
; 0.607 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.608 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.827      ;
; 0.609 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.623 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.842      ;
; 0.657 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.876      ;
; 0.687 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.906      ;
; 0.712 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.931      ;
; 0.713 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.932      ;
; 0.713 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.932      ;
; 0.714 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.933      ;
; 0.724 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.941      ;
; 0.724 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.941      ;
; 0.724 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.943      ;
; 0.724 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.943      ;
; 0.726 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.943      ;
; 0.726 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.945      ;
; 0.727 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.944      ;
; 0.728 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.945      ;
; 0.728 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.945      ;
; 0.728 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.945      ;
; 0.728 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.945      ;
; 0.729 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.948      ;
; 0.730 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.949      ;
; 0.733 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.950      ;
; 0.734 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.953      ;
; 0.740 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.959      ;
; 0.740 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.959      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.960      ;
; 0.766 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.985      ;
; 0.793 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.012      ;
; 0.808 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.029      ;
; 0.811 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.030      ;
; 0.813 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.032      ;
; 0.814 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.033      ;
; 0.816 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.035      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.825 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.044      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.045      ;
; 0.826 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.045      ;
; 0.827 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.046      ;
; 0.827 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.046      ;
; 0.836 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.258     ; 0.735      ;
; 0.837 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.054      ;
; 0.837 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.054      ;
; 0.837 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.054      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 14.639 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 2.959      ;
; 14.639 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 2.959      ;
; 14.639 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 2.959      ;
; 14.639 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 2.959      ;
; 14.639 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 2.959      ;
; 14.639 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.347     ; 2.959      ;
; 14.879 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.721      ;
; 14.879 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.721      ;
; 14.879 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.721      ;
; 14.879 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.721      ;
; 14.879 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.721      ;
; 14.879 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.721      ;
; 14.879 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.721      ;
; 14.879 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.721      ;
; 14.879 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.721      ;
; 14.900 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.699      ;
; 14.900 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.699      ;
; 14.900 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.699      ;
; 14.900 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.699      ;
; 14.900 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.699      ;
; 14.900 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.699      ;
; 14.900 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.699      ;
; 14.900 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.699      ;
; 14.900 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.699      ;
; 14.900 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.699      ;
; 14.900 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.699      ;
; 14.900 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.699      ;
; 14.900 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.699      ;
; 14.900 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.699      ;
; 14.900 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.346     ; 2.699      ;
; 14.963 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.637      ;
; 14.963 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.637      ;
; 14.963 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.637      ;
; 14.963 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.345     ; 2.637      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 4.071 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 2.471      ;
; 4.071 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 2.471      ;
; 4.071 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 2.471      ;
; 4.071 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 2.471      ;
; 4.108 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 2.507      ;
; 4.108 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 2.507      ;
; 4.108 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 2.507      ;
; 4.108 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 2.507      ;
; 4.108 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 2.507      ;
; 4.108 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 2.507      ;
; 4.108 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 2.507      ;
; 4.108 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 2.507      ;
; 4.108 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 2.507      ;
; 4.108 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 2.507      ;
; 4.108 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 2.507      ;
; 4.108 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 2.507      ;
; 4.108 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 2.507      ;
; 4.108 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 2.507      ;
; 4.108 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.858     ; 2.507      ;
; 4.140 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 2.540      ;
; 4.140 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 2.540      ;
; 4.140 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 2.540      ;
; 4.140 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 2.540      ;
; 4.140 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 2.540      ;
; 4.140 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 2.540      ;
; 4.140 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 2.540      ;
; 4.140 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 2.540      ;
; 4.140 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.857     ; 2.540      ;
; 4.378 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 2.776      ;
; 4.378 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 2.776      ;
; 4.378 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 2.776      ;
; 4.378 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 2.776      ;
; 4.378 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 2.776      ;
; 4.378 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.859     ; 2.776      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; 9.582 ; 9.766        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|green_signal                                         ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[0]                              ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[10]                             ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[1]                              ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[2]                              ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[3]                              ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[4]                              ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[5]                              ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[6]                              ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[7]                              ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[8]                              ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[9]                              ;
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|red_signal                                           ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[11]                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[12]                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[13]                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[14]                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[15]                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[16]                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[17]                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[18]                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[19]                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[20]                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|oRST_xhdl1                           ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[0]                                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[1]                                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[2]                                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[3]                                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[5]                                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[6]                                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[7]                                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[8]                                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[9]                                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_sync                                               ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_h_sync                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_v_sync                                           ;
; 9.596 ; 9.780        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_sync                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[10]                                            ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[4]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|horizontal_en                                        ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[0]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[10]                                            ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[1]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[2]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[3]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[4]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[5]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[6]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[7]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[8]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[9]                                             ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_blue                                             ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_green                                            ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_red                                              ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|vertical_en                                          ;
; 9.598 ; 9.782        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|video_en                                             ;
; 9.744 ; 9.744        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|green_signal|clk                                         ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.747 ; 9.747        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[0]|clk                                      ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[10]|clk                                     ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[1]|clk                                      ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[2]|clk                                      ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[3]|clk                                      ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[4]|clk                                      ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[5]|clk                                      ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[6]|clk                                      ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[7]|clk                                      ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[8]|clk                                      ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[9]|clk                                      ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|red_signal|clk                                           ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[11]|clk                                     ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[12]|clk                                     ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[13]|clk                                     ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[14]|clk                                     ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[15]|clk                                     ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[16]|clk                                     ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[17]|clk                                     ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[18]|clk                                     ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[19]|clk                                     ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[20]|clk                                     ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|oRST_xhdl1|clk                                   ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[0]|clk                                             ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[1]|clk                                             ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[2]|clk                                             ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[3]|clk                                             ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[5]|clk                                             ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[6]|clk                                             ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[7]|clk                                             ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[8]|clk                                             ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[9]|clk                                             ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_sync|clk                                               ;
; 9.756 ; 9.756        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|out_h_sync|clk                                           ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|out_v_sync|clk                                           ;
; 9.758 ; 9.758        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|v_sync|clk                                               ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[10]|clk                                            ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[4]|clk                                             ;
; 9.759 ; 9.759        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|horizontal_en|clk                                        ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.742 ; 249.958      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.742 ; 249.958      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.747 ; 249.963      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.748 ; 249.964      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.851 ; 250.035      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.852 ; 250.036      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -193.526 ; -193.110 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -195.499 ; -194.909 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 195.566 ; 195.087 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 196.216 ; 195.652 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 6.284   ; 6.307   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 5.775   ; 5.744   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 5.790   ; 5.763   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 6.205   ; 6.169   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 5.725   ; 5.690   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.947 ; 205.924 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 206.447 ; 206.295 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 208.668 ; 208.822 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.839 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.760 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 6.071   ; 6.089   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 5.582   ; 5.549   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 5.597   ; 5.568   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 5.995   ; 5.956   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 5.535   ; 5.498   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.345 ; 205.326 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.833 ; 205.684 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 206.086 ; 206.182 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.366 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.286 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 206.849 ; 206.727 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.898 ; 205.776 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 206.676   ; 206.798   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.880   ; 206.002   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 199.32 MHz ; 199.32 MHz      ; CLOCK_50                                             ;      ;
; 294.81 MHz ; 294.81 MHz      ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLOCK_50                                             ; -3.421 ; -6.529        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 14.432 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
; CLOCK_50                                             ; 0.312 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 15.170 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 3.624 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; 9.591   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.737 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                          ;
+--------+-------------------------------------------------+------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.421 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.615      ; 24.951     ;
; -3.276 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.615      ; 24.806     ;
; -3.108 ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.930      ; 24.953     ;
; -2.963 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.930      ; 24.808     ;
; -2.690 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.615      ; 24.220     ;
; -2.377 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.930      ; 24.222     ;
; -2.288 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.615      ; 23.818     ;
; -1.975 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.930      ; 23.820     ;
; -1.955 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.615      ; 23.485     ;
; -1.642 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.930      ; 23.487     ;
; -1.518 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.615      ; 23.048     ;
; -1.205 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.930      ; 23.050     ;
; -1.186 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.615      ; 22.716     ;
; -0.873 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.930      ; 22.718     ;
; -0.835 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.615      ; 22.365     ;
; -0.522 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.930      ; 22.367     ;
; -0.373 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.615      ; 21.903     ;
; -0.060 ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.930      ; 21.905     ;
; 0.289  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.615      ; 21.241     ;
; 0.602  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.930      ; 21.243     ;
; 14.983 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 4.957      ;
; 14.983 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 4.957      ;
; 14.983 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 4.957      ;
; 14.983 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 4.957      ;
; 15.094 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 4.845      ;
; 15.094 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 4.845      ;
; 15.094 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 4.845      ;
; 15.094 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 4.845      ;
; 15.094 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 4.845      ;
; 15.127 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 4.815      ;
; 15.127 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 4.815      ;
; 15.127 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 4.815      ;
; 15.127 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 4.815      ;
; 15.238 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 4.703      ;
; 15.238 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 4.703      ;
; 15.238 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 4.703      ;
; 15.238 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 4.703      ;
; 15.238 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 4.703      ;
; 15.249 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[9]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 4.690      ;
; 15.250 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[10]    ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 4.689      ;
; 15.393 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[9]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 4.548      ;
; 15.394 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[10]    ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 4.547      ;
; 16.102 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 3.840      ;
; 16.102 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 3.840      ;
; 16.102 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 3.840      ;
; 16.102 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 3.840      ;
; 16.153 ; vga:u_vga|h_cnt[6]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 3.786      ;
; 16.213 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.728      ;
; 16.213 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.728      ;
; 16.213 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.728      ;
; 16.213 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.728      ;
; 16.213 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.728      ;
; 16.214 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.726      ;
; 16.214 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.726      ;
; 16.214 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.726      ;
; 16.214 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.726      ;
; 16.252 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 3.687      ;
; 16.278 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.043     ; 3.674      ;
; 16.279 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 3.663      ;
; 16.279 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 3.663      ;
; 16.279 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 3.663      ;
; 16.279 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 3.663      ;
; 16.325 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 3.614      ;
; 16.325 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 3.614      ;
; 16.325 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 3.614      ;
; 16.325 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 3.614      ;
; 16.325 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 3.614      ;
; 16.340 ; vga:u_vga|v_cnt[5]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.041     ; 3.614      ;
; 16.364 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 3.578      ;
; 16.364 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 3.578      ;
; 16.364 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 3.578      ;
; 16.364 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.053     ; 3.578      ;
; 16.368 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[9]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.573      ;
; 16.369 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[10]    ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.572      ;
; 16.390 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.551      ;
; 16.390 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.551      ;
; 16.390 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.551      ;
; 16.390 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.551      ;
; 16.390 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.551      ;
; 16.430 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.510      ;
; 16.430 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.510      ;
; 16.430 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.510      ;
; 16.430 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.055     ; 3.510      ;
; 16.453 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.043     ; 3.499      ;
; 16.475 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.466      ;
; 16.475 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.466      ;
; 16.475 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.466      ;
; 16.475 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.466      ;
; 16.475 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.466      ;
; 16.480 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[9]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 3.459      ;
; 16.481 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[10]    ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 3.458      ;
; 16.490 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 3.449      ;
; 16.541 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 3.398      ;
; 16.541 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 3.398      ;
; 16.541 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 3.398      ;
; 16.541 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 3.398      ;
; 16.541 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.056     ; 3.398      ;
; 16.545 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[9]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.396      ;
; 16.546 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[10]    ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.054     ; 3.395      ;
; 16.591 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.043     ; 3.361      ;
+--------+-------------------------------------------------+------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                         ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.432  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 3.463      ;
; 14.432  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 3.463      ;
; 14.432  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 3.463      ;
; 14.432  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 3.463      ;
; 14.432  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 3.463      ;
; 14.432  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 3.463      ;
; 14.432  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 3.463      ;
; 14.432  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 3.463      ;
; 14.432  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 3.463      ;
; 14.432  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.050     ; 3.463      ;
; 14.439  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.764     ; 3.742      ;
; 14.439  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.764     ; 3.742      ;
; 14.451  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.443      ;
; 14.451  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.443      ;
; 14.451  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.443      ;
; 14.451  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.443      ;
; 14.451  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.443      ;
; 14.451  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.443      ;
; 14.693  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.054     ; 3.198      ;
; 14.693  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.054     ; 3.198      ;
; 14.693  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.054     ; 3.198      ;
; 14.693  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.054     ; 3.198      ;
; 14.693  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.054     ; 3.198      ;
; 14.693  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.054     ; 3.198      ;
; 14.693  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.054     ; 3.198      ;
; 14.727  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.167      ;
; 14.727  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.167      ;
; 14.727  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.167      ;
; 14.727  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.167      ;
; 14.727  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.167      ;
; 14.727  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.167      ;
; 14.727  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.167      ;
; 14.727  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 3.167      ;
; 14.860  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.054     ; 3.031      ;
; 14.860  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.054     ; 3.031      ;
; 15.112  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.782      ;
; 15.112  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.782      ;
; 15.112  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.782      ;
; 15.112  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.782      ;
; 15.426  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.468      ;
; 15.923  ; reset_delay:u_reset_delay|oRST_xhdl1              ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 1.971      ;
; 496.608 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.328      ;
; 496.608 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.328      ;
; 496.671 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.265      ;
; 496.671 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.265      ;
; 496.790 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.231      ; 3.436      ;
; 496.790 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.231      ; 3.436      ;
; 496.794 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.145      ;
; 496.794 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.145      ;
; 496.794 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.145      ;
; 496.794 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.145      ;
; 496.794 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.145      ;
; 496.794 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.145      ;
; 496.817 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.123      ;
; 496.817 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.123      ;
; 496.817 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.123      ;
; 496.817 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.123      ;
; 496.817 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.123      ;
; 496.817 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.123      ;
; 496.817 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.123      ;
; 496.817 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.123      ;
; 496.817 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.123      ;
; 496.817 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.123      ;
; 496.853 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.231      ; 3.373      ;
; 496.853 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.231      ; 3.373      ;
; 496.855 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.081      ;
; 496.855 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 3.081      ;
; 496.857 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.082      ;
; 496.857 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.082      ;
; 496.857 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.082      ;
; 496.857 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.082      ;
; 496.857 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.082      ;
; 496.857 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.082      ;
; 496.860 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.079      ;
; 496.860 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.079      ;
; 496.860 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.079      ;
; 496.860 ; spi_ee_config:u_spi_ee_config|ini_index[2]        ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.079      ;
; 496.862 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.078      ;
; 496.862 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.078      ;
; 496.862 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.078      ;
; 496.862 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.078      ;
; 496.862 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.078      ;
; 496.862 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.078      ;
; 496.862 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.078      ;
; 496.862 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.078      ;
; 496.862 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.078      ;
; 496.862 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.055     ; 3.078      ;
; 496.923 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.016      ;
; 496.923 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.016      ;
; 496.923 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.016      ;
; 496.923 ; spi_ee_config:u_spi_ee_config|ini_index[1]        ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 3.016      ;
; 496.944 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 2.993      ;
; 496.944 ; spi_ee_config:u_spi_ee_config|read_idle_count[14] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.058     ; 2.993      ;
; 496.977 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 2.959      ;
; 496.977 ; spi_ee_config:u_spi_ee_config|ini_index[0]        ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.059     ; 2.959      ;
; 497.037 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.231      ; 3.189      ;
; 497.037 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.231      ; 3.189      ;
; 497.041 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 2.898      ;
; 497.041 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 2.898      ;
; 497.041 ; spi_ee_config:u_spi_ee_config|ini_index[3]        ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.056     ; 2.898      ;
+---------+---------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.311 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.334 ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.534      ;
; 0.339 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.345 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.545      ;
; 0.354 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.554      ;
; 0.372 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.571      ;
; 0.376 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.575      ;
; 0.440 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 0.938      ;
; 0.464 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.664      ;
; 0.466 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.666      ;
; 0.471 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.671      ;
; 0.471 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.671      ;
; 0.472 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.672      ;
; 0.473 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.673      ;
; 0.484 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.684      ;
; 0.489 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.689      ;
; 0.490 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.690      ;
; 0.492 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.692      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.493 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.693      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.494 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.694      ;
; 0.495 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.695      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.496 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.696      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.498 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.698      ;
; 0.500 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.700      ;
; 0.512 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.712      ;
; 0.512 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.712      ;
; 0.521 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.720      ;
; 0.537 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.736      ;
; 0.540 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.739      ;
; 0.541 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.740      ;
; 0.541 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.740      ;
; 0.558 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.757      ;
; 0.561 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.059      ;
; 0.599 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.799      ;
; 0.632 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.832      ;
; 0.638 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.838      ;
; 0.639 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.838      ;
; 0.640 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.837      ;
; 0.641 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.841      ;
; 0.641 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.838      ;
; 0.641 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.838      ;
; 0.641 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.840      ;
; 0.644 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.841      ;
; 0.644 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.841      ;
; 0.644 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.841      ;
; 0.644 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.841      ;
; 0.651 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.848      ;
; 0.652 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.852      ;
; 0.654 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.854      ;
; 0.656 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.853      ;
; 0.657 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.857      ;
; 0.662 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.862      ;
; 0.667 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.867      ;
; 0.668 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.868      ;
; 0.668 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.868      ;
; 0.672 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.872      ;
; 0.672 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.872      ;
; 0.696 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.896      ;
; 0.716 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.915      ;
; 0.721 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.921      ;
; 0.725 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.925      ;
; 0.734 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.934      ;
; 0.737 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.938      ;
; 0.737 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.937      ;
; 0.739 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.939      ;
; 0.740 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.940      ;
; 0.740 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.940      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.741 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.941      ;
; 0.742 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.942      ;
; 0.742 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.942      ;
; 0.743 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.943      ;
; 0.743 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.943      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                   ;
+-------+------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.312 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[20]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|v_cnt[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|v_cnt[10]                ; vga:u_vga|v_cnt[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.519      ;
; 0.321 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|h_cnt[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.519      ;
; 0.339 ; vga:u_vga|v_sync                   ; vga:u_vga|out_v_sync                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; vga:u_vga|vertical_en              ; vga:u_vga|video_en                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.538      ;
; 0.364 ; vga:u_vga|h_cnt[7]                 ; vga:u_vga|h_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.564      ;
; 0.460 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|h_cnt[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.658      ;
; 0.463 ; vga:u_vga|h_sync                   ; vga:u_vga|out_h_sync                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.663      ;
; 0.491 ; reset_delay:u_reset_delay|cont[10] ; reset_delay:u_reset_delay|cont[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.691      ;
; 0.491 ; reset_delay:u_reset_delay|cont[8]  ; reset_delay:u_reset_delay|cont[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.691      ;
; 0.492 ; reset_delay:u_reset_delay|cont[6]  ; reset_delay:u_reset_delay|cont[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.692      ;
; 0.493 ; reset_delay:u_reset_delay|cont[14] ; reset_delay:u_reset_delay|cont[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; reset_delay:u_reset_delay|cont[16] ; reset_delay:u_reset_delay|cont[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; reset_delay:u_reset_delay|cont[17] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; reset_delay:u_reset_delay|cont[12] ; reset_delay:u_reset_delay|cont[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; reset_delay:u_reset_delay|cont[4]  ; reset_delay:u_reset_delay|cont[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.695      ;
; 0.495 ; reset_delay:u_reset_delay|cont[2]  ; reset_delay:u_reset_delay|cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.695      ;
; 0.496 ; reset_delay:u_reset_delay|cont[11] ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; reset_delay:u_reset_delay|cont[9]  ; reset_delay:u_reset_delay|cont[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.696      ;
; 0.497 ; reset_delay:u_reset_delay|cont[18] ; reset_delay:u_reset_delay|cont[18]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; reset_delay:u_reset_delay|cont[13] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; reset_delay:u_reset_delay|cont[7]  ; reset_delay:u_reset_delay|cont[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.697      ;
; 0.497 ; reset_delay:u_reset_delay|cont[5]  ; reset_delay:u_reset_delay|cont[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.697      ;
; 0.497 ; reset_delay:u_reset_delay|cont[3]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.697      ;
; 0.497 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|oRST_xhdl1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.696      ;
; 0.499 ; reset_delay:u_reset_delay|cont[19] ; reset_delay:u_reset_delay|cont[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; reset_delay:u_reset_delay|cont[15] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.698      ;
; 0.507 ; reset_delay:u_reset_delay|cont[1]  ; reset_delay:u_reset_delay|cont[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.707      ;
; 0.507 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.707      ;
; 0.509 ; vga:u_vga|video_en                 ; vga:u_vga|out_red                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.708      ;
; 0.510 ; vga:u_vga|h_cnt[3]                 ; vga:u_vga|h_cnt[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.710      ;
; 0.511 ; vga:u_vga|video_en                 ; vga:u_vga|out_green                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; vga:u_vga|h_cnt[9]                 ; vga:u_vga|h_cnt[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.712      ;
; 0.521 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_cnt[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.721      ;
; 0.523 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.723      ;
; 0.525 ; vga:u_vga|h_cnt[1]                 ; vga:u_vga|h_cnt[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.725      ;
; 0.526 ; vga:u_vga|h_cnt[5]                 ; vga:u_vga|h_cnt[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.726      ;
; 0.526 ; vga:u_vga|h_cnt[2]                 ; vga:u_vga|h_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.726      ;
; 0.532 ; vga:u_vga|h_cnt[7]                 ; vga:u_vga|h_cnt[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.732      ;
; 0.545 ; vga:u_vga|video_en                 ; vga:u_vga|out_blue                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.744      ;
; 0.548 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|horizontal_en              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.746      ;
; 0.556 ; vga:u_vga|h_cnt[0]                 ; vga:u_vga|h_cnt[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.756      ;
; 0.650 ; vga:u_vga|h_cnt[8]                 ; vga:u_vga|h_cnt[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.850      ;
; 0.657 ; vga:u_vga|horizontal_en            ; vga:u_vga|video_en                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.855      ;
; 0.721 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|v_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.052      ; 0.917      ;
; 0.733 ; vga:u_vga|red_signal               ; vga:u_vga|out_blue                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.918      ;
; 0.735 ; reset_delay:u_reset_delay|cont[10] ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.935      ;
; 0.735 ; reset_delay:u_reset_delay|cont[8]  ; reset_delay:u_reset_delay|cont[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.935      ;
; 0.736 ; reset_delay:u_reset_delay|cont[6]  ; reset_delay:u_reset_delay|cont[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.936      ;
; 0.737 ; reset_delay:u_reset_delay|cont[14] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.936      ;
; 0.737 ; vga:u_vga|red_signal               ; vga:u_vga|out_red                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.922      ;
; 0.738 ; reset_delay:u_reset_delay|cont[16] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.937      ;
; 0.740 ; reset_delay:u_reset_delay|cont[12] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.939      ;
; 0.740 ; reset_delay:u_reset_delay|cont[4]  ; reset_delay:u_reset_delay|cont[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.940      ;
; 0.740 ; reset_delay:u_reset_delay|cont[2]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.940      ;
; 0.742 ; reset_delay:u_reset_delay|cont[18] ; reset_delay:u_reset_delay|cont[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.941      ;
; 0.742 ; reset_delay:u_reset_delay|cont[1]  ; reset_delay:u_reset_delay|cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.942      ;
; 0.744 ; reset_delay:u_reset_delay|cont[17] ; reset_delay:u_reset_delay|cont[18]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.943      ;
; 0.745 ; reset_delay:u_reset_delay|cont[9]  ; reset_delay:u_reset_delay|cont[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.945      ;
; 0.745 ; reset_delay:u_reset_delay|cont[11] ; reset_delay:u_reset_delay|cont[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; reset_delay:u_reset_delay|cont[7]  ; reset_delay:u_reset_delay|cont[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.946      ;
; 0.746 ; reset_delay:u_reset_delay|cont[5]  ; reset_delay:u_reset_delay|cont[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.946      ;
; 0.746 ; reset_delay:u_reset_delay|cont[13] ; reset_delay:u_reset_delay|cont[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.945      ;
; 0.746 ; reset_delay:u_reset_delay|cont[3]  ; reset_delay:u_reset_delay|cont[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.946      ;
; 0.746 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.946      ;
; 0.748 ; reset_delay:u_reset_delay|cont[15] ; reset_delay:u_reset_delay|cont[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.947      ;
; 0.749 ; reset_delay:u_reset_delay|cont[1]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.949      ;
; 0.751 ; reset_delay:u_reset_delay|cont[17] ; reset_delay:u_reset_delay|cont[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; reset_delay:u_reset_delay|cont[9]  ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.952      ;
; 0.752 ; reset_delay:u_reset_delay|cont[11] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.951      ;
; 0.753 ; reset_delay:u_reset_delay|cont[7]  ; reset_delay:u_reset_delay|cont[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.953      ;
; 0.753 ; reset_delay:u_reset_delay|cont[5]  ; reset_delay:u_reset_delay|cont[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.953      ;
; 0.753 ; reset_delay:u_reset_delay|cont[13] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.952      ;
; 0.753 ; reset_delay:u_reset_delay|cont[3]  ; reset_delay:u_reset_delay|cont[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.953      ;
; 0.753 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.953      ;
; 0.755 ; reset_delay:u_reset_delay|cont[15] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 0.954      ;
; 0.770 ; vga:u_vga|h_cnt[1]                 ; vga:u_vga|h_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.970      ;
; 0.770 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_cnt[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.970      ;
; 0.771 ; vga:u_vga|h_cnt[5]                 ; vga:u_vga|h_cnt[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.971      ;
; 0.775 ; vga:u_vga|h_cnt[2]                 ; vga:u_vga|h_cnt[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.975      ;
; 0.777 ; vga:u_vga|h_cnt[7]                 ; vga:u_vga|h_cnt[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.977      ;
; 0.777 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_cnt[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.977      ;
; 0.786 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.984      ;
; 0.789 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.987      ;
; 0.790 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.988      ;
; 0.790 ; vga:u_vga|h_cnt[0]                 ; vga:u_vga|h_cnt[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.990      ;
; 0.791 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.989      ;
; 0.791 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.989      ;
; 0.791 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.989      ;
; 0.794 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.054      ; 0.992      ;
; 0.797 ; vga:u_vga|h_cnt[0]                 ; vga:u_vga|h_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.997      ;
; 0.824 ; reset_delay:u_reset_delay|cont[8]  ; reset_delay:u_reset_delay|cont[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.024      ;
; 0.824 ; reset_delay:u_reset_delay|cont[10] ; reset_delay:u_reset_delay|cont[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.024      ;
; 0.825 ; reset_delay:u_reset_delay|cont[6]  ; reset_delay:u_reset_delay|cont[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.025      ;
; 0.826 ; reset_delay:u_reset_delay|cont[14] ; reset_delay:u_reset_delay|cont[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.025      ;
; 0.827 ; reset_delay:u_reset_delay|cont[16] ; reset_delay:u_reset_delay|cont[18]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.026      ;
; 0.829 ; reset_delay:u_reset_delay|cont[4]  ; reset_delay:u_reset_delay|cont[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 1.029      ;
; 0.829 ; reset_delay:u_reset_delay|cont[12] ; reset_delay:u_reset_delay|cont[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.055      ; 1.028      ;
+-------+------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 15.170 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 2.722      ;
; 15.170 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 2.722      ;
; 15.170 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 2.722      ;
; 15.170 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 2.722      ;
; 15.170 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 2.722      ;
; 15.170 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.053     ; 2.722      ;
; 15.395 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.499      ;
; 15.395 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.499      ;
; 15.395 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.499      ;
; 15.395 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.499      ;
; 15.395 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.499      ;
; 15.395 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.499      ;
; 15.395 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.499      ;
; 15.395 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.499      ;
; 15.395 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.499      ;
; 15.427 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 2.466      ;
; 15.427 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 2.466      ;
; 15.427 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 2.466      ;
; 15.427 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 2.466      ;
; 15.427 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 2.466      ;
; 15.427 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 2.466      ;
; 15.427 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 2.466      ;
; 15.427 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 2.466      ;
; 15.427 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 2.466      ;
; 15.427 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 2.466      ;
; 15.427 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 2.466      ;
; 15.427 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 2.466      ;
; 15.427 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 2.466      ;
; 15.427 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 2.466      ;
; 15.427 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.052     ; 2.466      ;
; 15.460 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.434      ;
; 15.460 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.434      ;
; 15.460 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.434      ;
; 15.460 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -2.051     ; 2.434      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 3.624 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 2.248      ;
; 3.624 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 2.248      ;
; 3.624 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 2.248      ;
; 3.624 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 2.248      ;
; 3.665 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 2.288      ;
; 3.665 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 2.288      ;
; 3.665 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 2.288      ;
; 3.665 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 2.288      ;
; 3.665 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 2.288      ;
; 3.665 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 2.288      ;
; 3.665 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 2.288      ;
; 3.665 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 2.288      ;
; 3.665 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 2.288      ;
; 3.665 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 2.288      ;
; 3.665 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 2.288      ;
; 3.665 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 2.288      ;
; 3.665 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 2.288      ;
; 3.665 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 2.288      ;
; 3.665 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 2.288      ;
; 3.698 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 2.322      ;
; 3.698 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 2.322      ;
; 3.698 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 2.322      ;
; 3.698 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 2.322      ;
; 3.698 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 2.322      ;
; 3.698 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 2.322      ;
; 3.698 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 2.322      ;
; 3.698 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 2.322      ;
; 3.698 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.620     ; 2.322      ;
; 3.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.623     ; 2.524      ;
; 3.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.623     ; 2.524      ;
; 3.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.623     ; 2.524      ;
; 3.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.623     ; 2.524      ;
; 3.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.623     ; 2.524      ;
; 3.903 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.623     ; 2.524      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; 9.591 ; 9.775        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|green_signal                                         ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[0]                              ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[10]                             ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[1]                              ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[2]                              ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[3]                              ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[4]                              ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[5]                              ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[6]                              ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[7]                              ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[8]                              ;
; 9.593 ; 9.777        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[9]                              ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[11]                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[12]                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[13]                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[14]                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[15]                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[16]                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[17]                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[18]                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[19]                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[20]                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|oRST_xhdl1                           ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[0]                                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[1]                                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[2]                                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[3]                                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[5]                                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[6]                                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[7]                                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[8]                                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[9]                                             ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_sync                                               ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_h_sync                                           ;
; 9.594 ; 9.778        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|red_signal                                           ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_v_sync                                           ;
; 9.595 ; 9.779        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_sync                                               ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[10]                                            ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[4]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|horizontal_en                                        ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_blue                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_green                                            ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_red                                              ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[0]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[10]                                            ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[1]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[2]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[3]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[4]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[5]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[6]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[7]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[8]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[9]                                             ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|vertical_en                                          ;
; 9.597 ; 9.781        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|video_en                                             ;
; 9.709 ; 9.709        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.709 ; 9.709        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.709 ; 9.709        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.751 ; 9.751        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.751 ; 9.751        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|green_signal|clk                                         ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[0]|clk                                      ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[10]|clk                                     ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[1]|clk                                      ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[2]|clk                                      ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[3]|clk                                      ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[4]|clk                                      ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[5]|clk                                      ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[6]|clk                                      ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[7]|clk                                      ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[8]|clk                                      ;
; 9.753 ; 9.753        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[9]|clk                                      ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[11]|clk                                     ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[12]|clk                                     ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[13]|clk                                     ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[14]|clk                                     ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[15]|clk                                     ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[16]|clk                                     ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[17]|clk                                     ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[18]|clk                                     ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[19]|clk                                     ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[20]|clk                                     ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|oRST_xhdl1|clk                                   ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[0]|clk                                             ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[1]|clk                                             ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[2]|clk                                             ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[3]|clk                                             ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[5]|clk                                             ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[6]|clk                                             ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[7]|clk                                             ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[8]|clk                                             ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[9]|clk                                             ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_sync|clk                                               ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|out_h_sync|clk                                           ;
; 9.754 ; 9.754        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|red_signal|clk                                           ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|out_v_sync|clk                                           ;
; 9.755 ; 9.755        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|v_sync|clk                                               ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[10]|clk                                            ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[4]|clk                                             ;
; 9.757 ; 9.757        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|horizontal_en|clk                                        ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.737 ; 249.953      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.737 ; 249.953      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.744 ; 249.960      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.745 ; 249.961      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.746 ; 249.962      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.854 ; 250.038      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.855 ; 250.039      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -194.310 ; -193.956 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -196.069 ; -195.609 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 196.130 ; 195.732 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 196.705 ; 196.260 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 5.669   ; 5.667   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 5.205   ; 5.142   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 5.221   ; 5.164   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 5.603   ; 5.528   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 5.154   ; 5.104   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.361 ; 205.466 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.842 ; 205.760 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 207.908 ; 207.895 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.530 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.412 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 5.466   ; 5.461   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 5.021   ; 4.956   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 5.036   ; 4.977   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 5.402   ; 5.328   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 4.972   ; 4.920   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 204.817 ; 204.920 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 205.285 ; 205.202 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 205.582 ; 205.547 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.100 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 168.981 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 206.241 ; 206.099 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.397 ; 205.255 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.960   ; 206.102   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 205.238   ; 205.380   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLOCK_50                                             ; 5.485  ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 16.313 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLOCK_50                                             ; 0.187 ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 16.764 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 2.270 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+------------------------------------------------------+---------+---------------+
; Clock                                                ; Slack   ; End Point TNS ;
+------------------------------------------------------+---------+---------------+
; CLOCK_50                                             ; 9.247   ; 0.000         ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 249.781 ; 0.000         ;
+------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                          ;
+--------+-------------------------------------------------+------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 5.485  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.093      ; 15.515     ;
; 5.576  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.093      ; 15.424     ;
; 5.686  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.283      ; 15.504     ;
; 5.777  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.283      ; 15.413     ;
; 5.837  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.093      ; 15.163     ;
; 6.005  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.093      ; 14.995     ;
; 6.038  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.283      ; 15.152     ;
; 6.206  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.283      ; 14.984     ;
; 6.210  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.093      ; 14.790     ;
; 6.411  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.283      ; 14.779     ;
; 6.450  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.093      ; 14.550     ;
; 6.639  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.093      ; 14.361     ;
; 6.651  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.283      ; 14.539     ;
; 6.840  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.283      ; 14.350     ;
; 6.908  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.093      ; 14.092     ;
; 7.109  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.283      ; 14.081     ;
; 7.212  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.093      ; 13.788     ;
; 7.413  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.283      ; 13.777     ;
; 7.710  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|red_signal   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.093      ; 13.290     ;
; 7.911  ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0] ; vga:u_vga|green_signal ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.283      ; 13.279     ;
; 16.892 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 3.059      ;
; 16.892 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 3.059      ;
; 16.892 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 3.059      ;
; 16.892 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 3.059      ;
; 16.971 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.979      ;
; 16.971 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.979      ;
; 16.971 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.979      ;
; 16.971 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.979      ;
; 16.971 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.979      ;
; 16.982 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.970      ;
; 16.982 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.970      ;
; 16.982 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.970      ;
; 16.982 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.970      ;
; 17.051 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[10]    ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.899      ;
; 17.055 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|v_cnt[9]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.895      ;
; 17.061 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.890      ;
; 17.061 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.890      ;
; 17.061 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.890      ;
; 17.061 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.890      ;
; 17.061 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.890      ;
; 17.141 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[10]    ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.810      ;
; 17.145 ; vga:u_vga|v_cnt[4]                              ; vga:u_vga|v_cnt[9]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.806      ;
; 17.594 ; vga:u_vga|h_cnt[6]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.357      ;
; 17.609 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.343      ;
; 17.609 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.343      ;
; 17.609 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.343      ;
; 17.609 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.343      ;
; 17.653 ; vga:u_vga|h_cnt[7]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.298      ;
; 17.657 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.294      ;
; 17.657 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.294      ;
; 17.657 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.294      ;
; 17.657 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.294      ;
; 17.674 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.027     ; 2.286      ;
; 17.683 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.268      ;
; 17.683 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.268      ;
; 17.683 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.268      ;
; 17.683 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.268      ;
; 17.683 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.268      ;
; 17.715 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.237      ;
; 17.715 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.237      ;
; 17.715 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.237      ;
; 17.715 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.237      ;
; 17.720 ; vga:u_vga|v_cnt[5]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.026     ; 2.241      ;
; 17.736 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.214      ;
; 17.736 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.214      ;
; 17.736 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.214      ;
; 17.736 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.214      ;
; 17.736 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.214      ;
; 17.768 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[10]    ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.183      ;
; 17.770 ; vga:u_vga|v_cnt[1]                              ; vga:u_vga|v_cnt[9]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.181      ;
; 17.771 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.181      ;
; 17.771 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.181      ;
; 17.771 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.181      ;
; 17.771 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.035     ; 2.181      ;
; 17.787 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.027     ; 2.173      ;
; 17.789 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.162      ;
; 17.789 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.162      ;
; 17.789 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.162      ;
; 17.789 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.162      ;
; 17.789 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.162      ;
; 17.793 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[3]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.158      ;
; 17.793 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[6]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.158      ;
; 17.793 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[7]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.158      ;
; 17.793 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[8]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.158      ;
; 17.803 ; vga:u_vga|h_cnt[5]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.148      ;
; 17.816 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[10]    ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.134      ;
; 17.820 ; vga:u_vga|v_cnt[7]                              ; vga:u_vga|v_cnt[9]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.130      ;
; 17.845 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.106      ;
; 17.845 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.106      ;
; 17.845 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.106      ;
; 17.845 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.106      ;
; 17.845 ; vga:u_vga|v_cnt[0]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.106      ;
; 17.872 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[0]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.078      ;
; 17.872 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[1]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.078      ;
; 17.872 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[2]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.078      ;
; 17.872 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[4]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.078      ;
; 17.872 ; vga:u_vga|v_cnt[6]                              ; vga:u_vga|v_cnt[5]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.037     ; 2.078      ;
; 17.874 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[10]    ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.077      ;
; 17.875 ; vga:u_vga|v_cnt[3]                              ; vga:u_vga|red_signal   ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.027     ; 2.085      ;
; 17.876 ; vga:u_vga|v_cnt[2]                              ; vga:u_vga|v_cnt[9]     ; CLOCK_50                                             ; CLOCK_50    ; 20.000       ; -0.036     ; 2.075      ;
+--------+-------------------------------------------------+------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                  ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.313  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.218     ; 2.406      ;
; 16.313  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.218     ; 2.406      ;
; 16.347  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 2.199      ;
; 16.347  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 2.199      ;
; 16.347  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 2.199      ;
; 16.347  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 2.199      ;
; 16.347  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 2.199      ;
; 16.347  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 2.199      ;
; 16.347  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 2.199      ;
; 16.347  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 2.199      ;
; 16.347  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 2.199      ;
; 16.347  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.391     ; 2.199      ;
; 16.347  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.198      ;
; 16.347  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.198      ;
; 16.347  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.198      ;
; 16.347  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.198      ;
; 16.347  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.198      ;
; 16.347  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.198      ;
; 16.493  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 2.049      ;
; 16.493  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 2.049      ;
; 16.493  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 2.049      ;
; 16.493  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 2.049      ;
; 16.493  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 2.049      ;
; 16.493  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 2.049      ;
; 16.493  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 2.049      ;
; 16.542  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.003      ;
; 16.542  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.003      ;
; 16.542  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.003      ;
; 16.542  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.003      ;
; 16.542  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.003      ;
; 16.542  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.003      ;
; 16.542  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.003      ;
; 16.542  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.392     ; 2.003      ;
; 16.608  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.934      ;
; 16.608  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.395     ; 1.934      ;
; 16.774  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.770      ;
; 16.774  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.770      ;
; 16.774  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.770      ;
; 16.774  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.770      ;
; 16.939  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|direction                                          ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.605      ;
; 17.260  ; reset_delay:u_reset_delay|oRST_xhdl1       ; spi_ee_config:u_spi_ee_config|read_ready                                         ; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.284      ;
; 497.890 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 2.059      ;
; 497.890 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 2.059      ;
; 497.927 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 2.022      ;
; 497.927 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 2.022      ;
; 497.932 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.139      ; 2.194      ;
; 497.932 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.139      ; 2.194      ;
; 497.966 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.987      ;
; 497.966 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.986      ;
; 497.966 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.987      ;
; 497.966 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.987      ;
; 497.966 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.987      ;
; 497.966 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.987      ;
; 497.966 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.987      ;
; 497.966 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.987      ;
; 497.966 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.987      ;
; 497.966 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.986      ;
; 497.966 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.986      ;
; 497.966 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.986      ;
; 497.966 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.986      ;
; 497.966 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.986      ;
; 497.966 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.987      ;
; 497.966 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.987      ;
; 497.969 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.139      ; 2.157      ;
; 497.969 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.139      ; 2.157      ;
; 498.003 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.950      ;
; 498.003 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.949      ;
; 498.003 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.950      ;
; 498.003 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.950      ;
; 498.003 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.950      ;
; 498.003 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.950      ;
; 498.003 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.950      ;
; 498.003 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.950      ;
; 498.003 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.950      ;
; 498.003 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.949      ;
; 498.003 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.949      ;
; 498.003 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.949      ;
; 498.003 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.949      ;
; 498.003 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.949      ;
; 498.003 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.950      ;
; 498.003 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.950      ;
; 498.039 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.912      ;
; 498.039 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.912      ;
; 498.039 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.912      ;
; 498.039 ; spi_ee_config:u_spi_ee_config|ini_index[2] ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.912      ;
; 498.053 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 1.896      ;
; 498.053 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 1.896      ;
; 498.076 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.875      ;
; 498.076 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.875      ;
; 498.076 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.875      ;
; 498.076 ; spi_ee_config:u_spi_ee_config|ini_index[1] ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.036     ; 1.875      ;
; 498.095 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.139      ; 2.031      ;
; 498.095 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 0.139      ; 2.031      ;
; 498.127 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 1.822      ;
; 498.127 ; spi_ee_config:u_spi_ee_config|ini_index[0] ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.038     ; 1.822      ;
; 498.129 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.824      ;
; 498.129 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 1.823      ;
; 498.129 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.824      ;
; 498.129 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.824      ;
; 498.129 ; spi_ee_config:u_spi_ee_config|ini_index[3] ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.034     ; 1.824      ;
+---------+--------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                   ;
+-------+------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|v_cnt[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|v_cnt[10]                ; vga:u_vga|v_cnt[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[20]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; vga:u_vga|v_sync                   ; vga:u_vga|out_v_sync                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga:u_vga|vertical_en              ; vga:u_vga|video_en                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|h_cnt[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.314      ;
; 0.218 ; vga:u_vga|h_cnt[7]                 ; vga:u_vga|h_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.338      ;
; 0.266 ; vga:u_vga|h_sync                   ; vga:u_vga|out_h_sync                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.386      ;
; 0.280 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|h_cnt[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.400      ;
; 0.288 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|oRST_xhdl1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.408      ;
; 0.291 ; reset_delay:u_reset_delay|cont[10] ; reset_delay:u_reset_delay|cont[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; reset_delay:u_reset_delay|cont[8]  ; reset_delay:u_reset_delay|cont[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; reset_delay:u_reset_delay|cont[6]  ; reset_delay:u_reset_delay|cont[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; reset_delay:u_reset_delay|cont[14] ; reset_delay:u_reset_delay|cont[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; reset_delay:u_reset_delay|cont[4]  ; reset_delay:u_reset_delay|cont[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; reset_delay:u_reset_delay|cont[2]  ; reset_delay:u_reset_delay|cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; reset_delay:u_reset_delay|cont[16] ; reset_delay:u_reset_delay|cont[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; reset_delay:u_reset_delay|cont[12] ; reset_delay:u_reset_delay|cont[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; reset_delay:u_reset_delay|cont[11] ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; reset_delay:u_reset_delay|cont[9]  ; reset_delay:u_reset_delay|cont[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; reset_delay:u_reset_delay|cont[7]  ; reset_delay:u_reset_delay|cont[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; reset_delay:u_reset_delay|cont[3]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; reset_delay:u_reset_delay|cont[18] ; reset_delay:u_reset_delay|cont[18]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; reset_delay:u_reset_delay|cont[17] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; reset_delay:u_reset_delay|cont[13] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; reset_delay:u_reset_delay|cont[5]  ; reset_delay:u_reset_delay|cont[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; reset_delay:u_reset_delay|cont[19] ; reset_delay:u_reset_delay|cont[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; reset_delay:u_reset_delay|cont[15] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.416      ;
; 0.299 ; reset_delay:u_reset_delay|cont[1]  ; reset_delay:u_reset_delay|cont[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.421      ;
; 0.304 ; vga:u_vga|h_cnt[3]                 ; vga:u_vga|h_cnt[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; vga:u_vga|video_en                 ; vga:u_vga|out_red                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; vga:u_vga|video_en                 ; vga:u_vga|out_green                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; vga:u_vga|h_cnt[9]                 ; vga:u_vga|h_cnt[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.426      ;
; 0.311 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_cnt[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.431      ;
; 0.313 ; vga:u_vga|h_cnt[5]                 ; vga:u_vga|h_cnt[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.433      ;
; 0.316 ; vga:u_vga|h_cnt[2]                 ; vga:u_vga|h_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; vga:u_vga|h_cnt[1]                 ; vga:u_vga|h_cnt[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.436      ;
; 0.320 ; vga:u_vga|h_cnt[7]                 ; vga:u_vga|h_cnt[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.440      ;
; 0.328 ; vga:u_vga|video_en                 ; vga:u_vga|out_blue                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.448      ;
; 0.331 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|horizontal_en              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.451      ;
; 0.335 ; vga:u_vga|h_cnt[0]                 ; vga:u_vga|h_cnt[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.455      ;
; 0.377 ; vga:u_vga|horizontal_en            ; vga:u_vga|video_en                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.496      ;
; 0.382 ; vga:u_vga|h_cnt[8]                 ; vga:u_vga|h_cnt[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.502      ;
; 0.424 ; vga:u_vga|v_cnt[9]                 ; vga:u_vga|v_sync                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.542      ;
; 0.436 ; vga:u_vga|red_signal               ; vga:u_vga|out_red                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.545      ;
; 0.441 ; reset_delay:u_reset_delay|cont[8]  ; reset_delay:u_reset_delay|cont[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; reset_delay:u_reset_delay|cont[6]  ; reset_delay:u_reset_delay|cont[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; reset_delay:u_reset_delay|cont[10] ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.561      ;
; 0.442 ; reset_delay:u_reset_delay|cont[2]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; reset_delay:u_reset_delay|cont[4]  ; reset_delay:u_reset_delay|cont[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; reset_delay:u_reset_delay|cont[14] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; reset_delay:u_reset_delay|cont[16] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; reset_delay:u_reset_delay|cont[12] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; reset_delay:u_reset_delay|cont[18] ; reset_delay:u_reset_delay|cont[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.564      ;
; 0.445 ; vga:u_vga|red_signal               ; vga:u_vga|out_blue                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.554      ;
; 0.451 ; reset_delay:u_reset_delay|cont[1]  ; reset_delay:u_reset_delay|cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; reset_delay:u_reset_delay|cont[9]  ; reset_delay:u_reset_delay|cont[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; reset_delay:u_reset_delay|cont[7]  ; reset_delay:u_reset_delay|cont[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; reset_delay:u_reset_delay|cont[3]  ; reset_delay:u_reset_delay|cont[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; reset_delay:u_reset_delay|cont[11] ; reset_delay:u_reset_delay|cont[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; reset_delay:u_reset_delay|cont[5]  ; reset_delay:u_reset_delay|cont[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; reset_delay:u_reset_delay|cont[13] ; reset_delay:u_reset_delay|cont[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; reset_delay:u_reset_delay|cont[17] ; reset_delay:u_reset_delay|cont[18]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; reset_delay:u_reset_delay|cont[15] ; reset_delay:u_reset_delay|cont[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; reset_delay:u_reset_delay|cont[1]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; reset_delay:u_reset_delay|cont[7]  ; reset_delay:u_reset_delay|cont[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; reset_delay:u_reset_delay|cont[3]  ; reset_delay:u_reset_delay|cont[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; reset_delay:u_reset_delay|cont[11] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; reset_delay:u_reset_delay|cont[5]  ; reset_delay:u_reset_delay|cont[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; reset_delay:u_reset_delay|cont[13] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; reset_delay:u_reset_delay|cont[17] ; reset_delay:u_reset_delay|cont[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; reset_delay:u_reset_delay|cont[0]  ; reset_delay:u_reset_delay|cont[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; reset_delay:u_reset_delay|cont[9]  ; reset_delay:u_reset_delay|cont[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.035      ; 0.576      ;
; 0.457 ; reset_delay:u_reset_delay|cont[15] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.577      ;
; 0.462 ; vga:u_vga|h_cnt[5]                 ; vga:u_vga|h_cnt[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.582      ;
; 0.465 ; vga:u_vga|h_cnt[1]                 ; vga:u_vga|h_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.585      ;
; 0.469 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_cnt[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; vga:u_vga|h_cnt[7]                 ; vga:u_vga|h_cnt[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; vga:u_vga|h_cnt[6]                 ; vga:u_vga|h_cnt[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.592      ;
; 0.474 ; vga:u_vga|h_cnt[2]                 ; vga:u_vga|h_cnt[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.594      ;
; 0.480 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.600      ;
; 0.484 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.604      ;
; 0.484 ; vga:u_vga|h_cnt[0]                 ; vga:u_vga|h_cnt[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.604      ;
; 0.485 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.605      ;
; 0.486 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.606      ;
; 0.487 ; vga:u_vga|h_cnt[0]                 ; vga:u_vga|h_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.607      ;
; 0.488 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.608      ;
; 0.489 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.609      ;
; 0.490 ; vga:u_vga|h_cnt[10]                ; vga:u_vga|v_cnt[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.610      ;
; 0.501 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[19]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[18]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[17]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[16]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[15]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[14]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
; 0.501 ; reset_delay:u_reset_delay|cont[20] ; reset_delay:u_reset_delay|cont[13]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.621      ;
+-------+------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.187 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|read_ready                                         ; spi_ee_config:u_spi_ee_config|read_ready                                         ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.315      ;
; 0.198 ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.199 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.318      ;
; 0.200 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.319      ;
; 0.206 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.325      ;
; 0.224 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.343      ;
; 0.226 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.345      ;
; 0.246 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.547      ;
; 0.267 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.269 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; spi_ee_config:u_spi_ee_config|clear_status                                       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.273 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.273 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.392      ;
; 0.274 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.393      ;
; 0.276 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.282 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.401      ;
; 0.285 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.404      ;
; 0.286 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.405      ;
; 0.292 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.305 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.431      ;
; 0.315 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.616      ;
; 0.326 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.445      ;
; 0.327 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.446      ;
; 0.329 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.448      ;
; 0.331 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.450      ;
; 0.336 ; spi_ee_config:u_spi_ee_config|spi_go                                             ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.455      ;
; 0.337 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.457      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|read_back_d                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.478      ;
; 0.373 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.493      ;
; 0.377 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.497      ;
; 0.380 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.499      ;
; 0.381 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_go                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.500      ;
; 0.382 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.502      ;
; 0.383 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.503      ;
; 0.385 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.505      ;
; 0.386 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|high_byte                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.506      ;
; 0.386 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.506      ;
; 0.387 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.505      ;
; 0.387 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.505      ;
; 0.388 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.506      ;
; 0.389 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.507      ;
; 0.390 ; spi_ee_config:u_spi_ee_config|direction                                          ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.510      ;
; 0.392 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.510      ;
; 0.392 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.512      ;
; 0.394 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.512      ;
; 0.394 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.514      ;
; 0.395 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.513      ;
; 0.396 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.514      ;
; 0.396 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.516      ;
; 0.399 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.517      ;
; 0.409 ; spi_ee_config:u_spi_ee_config|read_back                                          ; spi_ee_config:u_spi_ee_config|clear_status                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.529      ;
; 0.418 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.537      ;
; 0.426 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.547      ;
; 0.430 ; spi_ee_config:u_spi_ee_config|high_byte                                          ; spi_ee_config:u_spi_ee_config|read_back                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.550      ;
; 0.430 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.550      ;
; 0.431 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.551      ;
; 0.435 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.556      ;
; 0.435 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.555      ;
; 0.440 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.137     ; 0.387      ;
; 0.442 ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.137     ; 0.389      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.449 ; spi_ee_config:u_spi_ee_config|read_back_d                                        ; spi_ee_config:u_spi_ee_config|direction                                          ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.569      ;
+-------+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 16.764 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.394     ; 1.779      ;
; 16.764 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.394     ; 1.779      ;
; 16.764 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.394     ; 1.779      ;
; 16.764 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.394     ; 1.779      ;
; 16.764 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.394     ; 1.779      ;
; 16.764 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.394     ; 1.779      ;
; 16.919 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.625      ;
; 16.919 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.625      ;
; 16.919 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.625      ;
; 16.919 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.625      ;
; 16.919 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.625      ;
; 16.919 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.625      ;
; 16.919 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.625      ;
; 16.919 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.625      ;
; 16.919 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.625      ;
; 16.946 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.598      ;
; 16.946 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.598      ;
; 16.946 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.598      ;
; 16.946 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.598      ;
; 16.946 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.598      ;
; 16.946 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.598      ;
; 16.946 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.598      ;
; 16.946 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.598      ;
; 16.946 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.598      ;
; 16.946 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.598      ;
; 16.946 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.598      ;
; 16.946 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.598      ;
; 16.946 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.598      ;
; 16.946 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.598      ;
; 16.946 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.598      ;
; 16.971 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.573      ;
; 16.971 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.573      ;
; 16.971 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.573      ;
; 16.971 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -1.393     ; 1.573      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 2.270 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.356      ;
; 2.270 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.356      ;
; 2.270 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.356      ;
; 2.270 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.356      ;
; 2.284 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.370      ;
; 2.284 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.370      ;
; 2.284 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.370      ;
; 2.284 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.370      ;
; 2.284 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.370      ;
; 2.284 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.370      ;
; 2.284 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.370      ;
; 2.284 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.370      ;
; 2.284 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.370      ;
; 2.284 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.370      ;
; 2.284 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.370      ;
; 2.284 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.370      ;
; 2.284 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.370      ;
; 2.284 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.370      ;
; 2.284 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.370      ;
; 2.305 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.391      ;
; 2.305 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.391      ;
; 2.305 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.391      ;
; 2.305 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.391      ;
; 2.305 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.391      ;
; 2.305 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.391      ;
; 2.305 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.391      ;
; 2.305 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.391      ;
; 2.305 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.098     ; 1.391      ;
; 2.436 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 1.520      ;
; 2.436 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 1.520      ;
; 2.436 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 1.520      ;
; 2.436 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 1.520      ;
; 2.436 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 1.520      ;
; 2.436 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK_50     ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.100     ; 1.520      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                         ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+
; 9.247 ; 9.431        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|green_signal                                         ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[11]                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[12]                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[13]                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[14]                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[15]                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[16]                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[17]                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[18]                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[19]                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[20]                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|oRST_xhdl1                           ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[0]                                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[1]                                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[2]                                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[3]                                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[5]                                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[6]                                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[7]                                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[8]                                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[9]                                             ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_sync                                               ;
; 9.270 ; 9.454        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_h_sync                                           ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[0]                              ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[10]                             ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[1]                              ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[2]                              ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[3]                              ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[4]                              ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[5]                              ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[6]                              ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[7]                              ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[8]                              ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; reset_delay:u_reset_delay|cont[9]                              ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_v_sync                                           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|red_signal                                           ;
; 9.272 ; 9.456        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_sync                                               ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[10]                                            ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|h_cnt[4]                                             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|horizontal_en                                        ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_blue                                             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_green                                            ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|out_red                                              ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[0]                                             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[10]                                            ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[1]                                             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[2]                                             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[3]                                             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[4]                                             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[5]                                             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[6]                                             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[7]                                             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[8]                                             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|v_cnt[9]                                             ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|vertical_en                                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; vga:u_vga|video_en                                             ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.416 ; 9.416        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.427 ; 9.427        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|green_signal|clk                                         ;
; 9.449 ; 9.449        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[0]|clk                                      ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[10]|clk                                     ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[11]|clk                                     ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[12]|clk                                     ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[13]|clk                                     ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[14]|clk                                     ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[15]|clk                                     ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[16]|clk                                     ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[17]|clk                                     ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[18]|clk                                     ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[19]|clk                                     ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[1]|clk                                      ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[20]|clk                                     ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[2]|clk                                      ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[3]|clk                                      ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[4]|clk                                      ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[5]|clk                                      ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[6]|clk                                      ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[7]|clk                                      ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[8]|clk                                      ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|cont[9]|clk                                      ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_reset_delay|oRST_xhdl1|clk                                   ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[0]|clk                                             ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[1]|clk                                             ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[2]|clk                                             ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[3]|clk                                             ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[5]|clk                                             ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[6]|clk                                             ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[7]|clk                                             ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[8]|clk                                             ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[9]|clk                                             ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_sync|clk                                               ;
; 9.450 ; 9.450        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|out_h_sync|clk                                           ;
; 9.451 ; 9.451        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|red_signal|clk                                           ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[10]|clk                                            ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|h_cnt[4]|clk                                             ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|horizontal_en|clk                                        ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|out_blue|clk                                             ;
; 9.452 ; 9.452        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u_vga|out_green|clk                                            ;
+-------+--------------+----------------+-----------------+----------+------------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_spipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[0]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[1]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[2]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|ini_index[3]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[0]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YH_xhdl2[1]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[0]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[1]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[2]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[3]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[4]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[5]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[6]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|oDATA_YL_xhdl1[7]                                  ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[10]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[15]                                       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[8]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[9]                                        ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                                ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                                 ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.781 ; 249.997      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                                  ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|direction                                          ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte                                          ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|high_byte_d                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[0]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[11]                                       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[12]                                       ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[1]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[2]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[3]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[4]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[5]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|p2s_data[6]                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back                                          ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_back_d                                        ;
; 249.782 ; 249.998      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|read_ready                                         ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.804 ; 249.988      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[0]                                  ;
; 249.804 ; 249.988      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[1]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[2]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[3]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[4]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[5]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[6]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|low_byte_dataY[7]                                  ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[0] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[1] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[2] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[3] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[4] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[5] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[6] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|oS2P_DATA_xhdl2[7] ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3]       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en       ;
; 249.816 ; 250.000      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|spi_go                                             ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status                                       ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                                  ;
; 249.817 ; 250.001      ; 0.184          ; Low Pulse Width  ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -196.305 ; -195.566 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -197.377 ; -196.552 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 197.463 ; 196.702 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 197.798 ; 196.988 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 3.731   ; 3.813   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 3.383   ; 3.405   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 3.399   ; 3.427   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 3.622   ; 3.672   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 3.368   ; 3.386   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.594 ; 203.412 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.891 ; 203.622 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 205.036 ; 205.264 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 168.508 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 168.493 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 3.602   ; 3.679   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 3.269   ; 3.287   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 3.284   ; 3.309   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 3.497   ; 3.543   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 3.254   ; 3.269   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.230 ; 203.057 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.521 ; 203.261 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 203.534 ; 203.725 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 168.227 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 168.209 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                            ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.943 ; 203.850 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                    ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.364 ; 203.271 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                               ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.974   ; 204.067   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                       ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+
; I2C_SDAT  ; CLOCK_50   ; 203.517   ; 203.610   ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -6.315  ; 0.187 ; 14.639   ; 2.270   ; 9.247               ;
;  CLOCK_50                                             ; -6.315  ; 0.187 ; N/A      ; N/A     ; 9.247               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 13.835  ; 0.187 ; 14.639   ; 2.270   ; 249.737             ;
; Design-wide TNS                                       ; -12.272 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                             ; -12.272 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise     ; Fall     ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; -193.526 ; -193.110 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; -195.499 ; -194.909 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+----------+----------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                        ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+
; G_SENSOR_INT ; CLOCK_50   ; 197.463 ; 196.702 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT     ; CLOCK_50   ; 197.798 ; 196.988 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 6.284   ; 6.307   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 5.775   ; 5.744   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 5.790   ; 5.763   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 6.205   ; 6.169   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 5.725   ; 5.690   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 205.947 ; 205.924 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 206.447 ; 206.295 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 208.668 ; 208.822 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 169.839 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 169.760 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                      ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+
; out_blue      ; CLOCK_50   ; 3.602   ; 3.679   ; Rise       ; CLOCK_50                                             ;
; out_green     ; CLOCK_50   ; 3.269   ; 3.287   ; Rise       ; CLOCK_50                                             ;
; out_h_sync    ; CLOCK_50   ; 3.284   ; 3.309   ; Rise       ; CLOCK_50                                             ;
; out_red       ; CLOCK_50   ; 3.497   ; 3.543   ; Rise       ; CLOCK_50                                             ;
; out_v_sync    ; CLOCK_50   ; 3.254   ; 3.269   ; Rise       ; CLOCK_50                                             ;
; G_SENSOR_CS_N ; CLOCK_50   ; 203.230 ; 203.057 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 203.521 ; 203.261 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SDAT      ; CLOCK_50   ; 203.534 ; 203.725 ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK      ; CLOCK_50   ; 168.227 ;         ; Rise       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SCLK      ; CLOCK_50   ;         ; 168.209 ; Fall       ; u_spipll|altpll_component|auto_generated|pll1|clk[1] ;
+---------------+------------+---------+---------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_red       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_green     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_blue      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 1065     ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                             ; 4503192  ; 0        ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 41       ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 781      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                             ; CLOCK_50                                             ; 1065     ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                             ; 4503192  ; 0        ; 0        ; 0        ;
; CLOCK_50                                             ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 41       ; 0        ; 0        ; 0        ;
; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 781      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                            ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                             ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; u_spipll|altpll_component|auto_generated|pll1|clk[0] ; 34       ; 0        ; 0        ; 0        ;
+------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 31    ; 31   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Wed Apr 01 17:30:19 2015
Info: Command: quartus_sta GSensor -c GSensor
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Gsensor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 144.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[0]} {u_spipll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_spipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -phase 120.00 -duty_cycle 50.00 -name {u_spipll|altpll_component|auto_generated|pll1|clk[1]} {u_spipll|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332125): Found combinational loop of 67 nodes
    Warning (332126): Node "u_vga|magn_g_y[1]~2|combout"
    Warning (332126): Node "u_vga|Add1~9|datab"
    Warning (332126): Node "u_vga|Add1~9|combout"
    Warning (332126): Node "u_vga|magn_g_y[0]~0|datab"
    Warning (332126): Node "u_vga|magn_g_y[0]~0|cout"
    Warning (332126): Node "u_vga|magn_g_y[1]~2|cin"
    Warning (332126): Node "u_vga|magn_g_y[1]~2|cout"
    Warning (332126): Node "u_vga|magn_g_y[2]~4|cin"
    Warning (332126): Node "u_vga|magn_g_y[2]~4|combout"
    Warning (332126): Node "u_vga|Add1~11|dataa"
    Warning (332126): Node "u_vga|Add1~11|combout"
    Warning (332126): Node "u_vga|magn_g_y[1]~2|datab"
    Warning (332126): Node "u_vga|Add1~11|cout"
    Warning (332126): Node "u_vga|Add1~13|cin"
    Warning (332126): Node "u_vga|Add1~13|cout"
    Warning (332126): Node "u_vga|Add1~15|cin"
    Warning (332126): Node "u_vga|Add1~15|cout"
    Warning (332126): Node "u_vga|Add1~17|cin"
    Warning (332126): Node "u_vga|Add1~17|cout"
    Warning (332126): Node "u_vga|Add1~19|cin"
    Warning (332126): Node "u_vga|Add1~19|cout"
    Warning (332126): Node "u_vga|Add1~21|cin"
    Warning (332126): Node "u_vga|Add1~21|combout"
    Warning (332126): Node "u_vga|magn_g_y[6]~12|dataa"
    Warning (332126): Node "u_vga|magn_g_y[6]~12|combout"
    Warning (332126): Node "u_vga|Add1~19|dataa"
    Warning (332126): Node "u_vga|Add1~19|combout"
    Warning (332126): Node "u_vga|magn_g_y[5]~10|dataa"
    Warning (332126): Node "u_vga|magn_g_y[5]~10|combout"
    Warning (332126): Node "u_vga|Add1~17|dataa"
    Warning (332126): Node "u_vga|Add1~17|combout"
    Warning (332126): Node "u_vga|magn_g_y[4]~8|dataa"
    Warning (332126): Node "u_vga|magn_g_y[4]~8|combout"
    Warning (332126): Node "u_vga|Add1~15|dataa"
    Warning (332126): Node "u_vga|Add1~15|combout"
    Warning (332126): Node "u_vga|magn_g_y[3]~6|dataa"
    Warning (332126): Node "u_vga|magn_g_y[3]~6|combout"
    Warning (332126): Node "u_vga|Add1~13|datab"
    Warning (332126): Node "u_vga|Add1~13|combout"
    Warning (332126): Node "u_vga|magn_g_y[2]~4|datab"
    Warning (332126): Node "u_vga|magn_g_y[2]~4|cout"
    Warning (332126): Node "u_vga|magn_g_y[3]~6|cin"
    Warning (332126): Node "u_vga|magn_g_y[3]~6|cout"
    Warning (332126): Node "u_vga|magn_g_y[4]~8|cin"
    Warning (332126): Node "u_vga|magn_g_y[4]~8|cout"
    Warning (332126): Node "u_vga|magn_g_y[5]~10|cin"
    Warning (332126): Node "u_vga|magn_g_y[5]~10|cout"
    Warning (332126): Node "u_vga|magn_g_y[6]~12|cin"
    Warning (332126): Node "u_vga|Add1~11|datab"
    Warning (332126): Node "u_vga|Add1~13|dataa"
    Warning (332126): Node "u_vga|Add1~15|datab"
    Warning (332126): Node "u_vga|Add1~17|datab"
    Warning (332126): Node "u_vga|Add1~9|dataa"
    Warning (332126): Node "u_vga|Add1~9|cout"
    Warning (332126): Node "u_vga|Add1~11|cin"
    Warning (332126): Node "u_vga|magn_g_y[0]~0|combout"
    Warning (332126): Node "u_vga|Add1~7|datab"
    Warning (332126): Node "u_vga|Add1~7|combout"
    Warning (332126): Node "u_vga|Add3~3|datab"
    Warning (332126): Node "u_vga|Add3~3|cout"
    Warning (332126): Node "u_vga|magn_g_y[0]~0|cin"
    Warning (332126): Node "u_vga|Add1~7|cout"
    Warning (332126): Node "u_vga|Add1~9|cin"
    Warning (332126): Node "u_vga|Add3~1|datab"
    Warning (332126): Node "u_vga|Add3~1|cout"
    Warning (332126): Node "u_vga|Add3~3|cin"
    Warning (332126): Node "u_vga|Add1~7|dataa"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.315
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.315             -12.272 CLOCK_50 
    Info (332119):    13.835               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.358               0.000 CLOCK_50 
    Info (332119):     0.358               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.639
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.639               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 4.071
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.071               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.582
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.582               0.000 CLOCK_50 
    Info (332119):   249.742               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.421
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.421              -6.529 CLOCK_50 
    Info (332119):    14.432               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 15.170
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.170               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 3.624
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.624               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.591
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.591               0.000 CLOCK_50 
    Info (332119):   249.737               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.485               0.000 CLOCK_50 
    Info (332119):    16.313               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 CLOCK_50 
    Info (332119):     0.187               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 16.764
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.764               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.270
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.270               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 9.247
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.247               0.000 CLOCK_50 
    Info (332119):   249.781               0.000 u_spipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 71 warnings
    Info: Peak virtual memory: 671 megabytes
    Info: Processing ended: Wed Apr 01 17:30:50 2015
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:30


