# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:47 on Jan 13,2022
# vlog -reportprogress 300 ./mux2by1.sv 
# -- Compiling module mux2by1
# -- Compiling module mux2by1_testbench
# 
# Top level modules:
# 	mux2by1_testbench
# End time: 22:39:47 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:47 on Jan 13,2022
# vlog -reportprogress 300 ./mux4by1.sv 
# -- Compiling module mux4by1
# 
# Top level modules:
# 	mux4by1
# End time: 22:39:47 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:47 on Jan 13,2022
# vlog -reportprogress 300 ./mux8by1.sv 
# -- Compiling module mux8by1
# 
# Top level modules:
# 	mux8by1
# End time: 22:39:47 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:47 on Jan 13,2022
# vlog -reportprogress 300 ./mux32by1.sv 
# -- Compiling module mux32by1
# -- Compiling module mux32by1_testbench
# 
# Top level modules:
# 	mux32by1_testbench
# End time: 22:39:47 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:47 on Jan 13,2022
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(49): (vlog-2283) Extra semicolon in $unit (global) scope.
# ** Warning: ./regfile.sv(123): (vlog-2284) Empty $unit scope found.
# -- Compiling package regfile_sv_unit
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 22:39:47 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:47 on Jan 13,2022
# vlog -reportprogress 300 ./twoBy4decoder.sv 
# -- Compiling module twoBy4decoder
# -- Compiling module twoBy4decoder_testbench
# 
# Top level modules:
# 	twoBy4decoder_testbench
# End time: 22:39:47 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:47 on Jan 13,2022
# vlog -reportprogress 300 ./threeBy8decoder.sv 
# -- Compiling module threeBy8decoder
# -- Compiling module threeBy8decoder_testbench
# 
# Top level modules:
# 	threeBy8decoder_testbench
# End time: 22:39:47 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:47 on Jan 13,2022
# vlog -reportprogress 300 ./Fiveby32decoder.sv 
# -- Compiling module Fiveby32decoder
# -- Compiling module Fiveby32decoder_testbench
# 
# Top level modules:
# 	Fiveby32decoder_testbench
# End time: 22:39:47 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:47 on Jan 13,2022
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 22:39:47 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:47 on Jan 13,2022
# vlog -reportprogress 300 ./D_FF_enabled.sv 
# -- Compiling module D_FF_enabled
# -- Compiling module D_FF_enabled_testbench
# 
# Top level modules:
# 	D_FF_enabled_testbench
# End time: 22:39:47 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:47 on Jan 13,2022
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 22:39:47 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:39:47 on Jan 13,2022
# vlog -reportprogress 300 ./regmux2by1.sv 
# -- Compiling module regmux2by1
# 
# Top level modules:
# 	regmux2by1
# End time: 22:39:47 on Jan 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 22:39:48 on Jan 13,2022
# Loading sv_std.std
# Loading work.regfile_sv_unit
# Loading work.regstim
# Loading work.regfile
# Loading work.Fiveby32decoder
# Loading work.twoBy4decoder
# Loading work.threeBy8decoder
# Loading work.register
# Loading work.mux32by1
# Loading work.mux8by1
# Loading work.mux4by1
# Loading work.mux2by1
# Loading work.D_FF_enabled
# Loading work.regmux2by1
# Loading work.D_FF
# ** Warning: Design size of 11751 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ajk47  Hostname: EE-365PC12  ProcessID: 4296
#           Attempting to use alternate WLF file "./wlftqqs9h1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqqs9h1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regfile.sv(119)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regfile.sv line 119
# End time: 22:40:43 on Jan 13,2022, Elapsed time: 0:00:55
# Errors: 0, Warnings: 3
