Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Nov 12 22:09:22 2023
| Host         : LAPTOP-6GMAV85C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DemoTop_control_sets_placed.rpt
| Design       : DemoTop
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              41 |           11 |
| Yes          | No                    | No                     |              54 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              31 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------------------+----------------------------+------------------+----------------+
|     Clock Signal    |             Enable Signal            |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------+--------------------------------------+----------------------------+------------------+----------------+
|  data_0_reg_i_2_n_0 |                                      |                            |                1 |              4 |
|  clk_IBUF_BUFG      | ttm/clear                            |                            |                2 |              5 |
|  clk_IBUF_BUFG      | ttm/p_2_out[6]                       |                            |                2 |              5 |
|  data_0_reg_i_2_n_0 | sd/prev_data_ttm_reg[6]_0[0]         |                            |                2 |              6 |
|  clk_IBUF_BUFG      | tom/p_4_out[7]                       |                            |                2 |              6 |
|  data_0_reg_i_2_n_0 | sd/prev_data_tom                     |                            |                2 |              7 |
|  data_0_reg_i_2_n_0 | ttm/leds_reg[6][0]                   |                            |                1 |              7 |
|  data_0_reg_i_2_n_0 | uart_module/tx/output_data_reg[6][0] |                            |                2 |              7 |
|  clk_IBUF_BUFG      |                                      |                            |                5 |              7 |
|  clk_IBUF_BUFG      |                                      | dc/uart_clk_cnt[9]_i_1_n_0 |                3 |             10 |
|  data_0_reg_i_2_n_0 | uart_module/tx/state[3]_i_1_n_0      |                            |                3 |             11 |
|  clk_IBUF_BUFG      |                                      | tom/clk_cnt0               |                8 |             31 |
|  clk_IBUF_BUFG      | ttm/clk_cnt                          | ttm/clear                  |                8 |             31 |
+---------------------+--------------------------------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 5      |                     2 |
| 6      |                     2 |
| 7      |                     4 |
| 10     |                     1 |
| 11     |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


