set ::env(PROJECT_NAME) 68hc08
set ::env(DESIGN_TOP) X68UR08 
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/68hc08/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/68hc08/rtl/X68UR08.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
