Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Feb 07 16:40:10 2019
| Host         : BAKYTZHAN-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file i2c_40byte_control_sets_placed.rpt
| Design       : i2c_40byte
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     9 |
| Minimum Number of register sites lost to control set restrictions |    45 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             100 |           50 |
| No           | No                    | Yes                    |              11 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              14 |            7 |
| Yes          | No                    | Yes                    |               6 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------+------------------+----------------+
|  Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------+------------------+------------------+----------------+
|  stop          | incycle       | incycle_i_1_n_0  |                1 |              1 |
|  sda_IBUF_BUFG |               |                  |                1 |              1 |
| ~sda_IBUF_BUFG |               |                  |                1 |              1 |
| ~scl_IBUF_BUFG |               |                  |                1 |              1 |
|  scl_IBUF_BUFG | i1            | i[10]_i_3_n_0    |                4 |              5 |
|  scl_IBUF_BUFG | i1            |                  |                3 |              6 |
|  scl_IBUF_BUFG | incycle       |                  |                4 |              8 |
|  scl_IBUF_BUFG |               | i[10]_i_3_n_0    |                6 |             11 |
|  scl_IBUF_BUFG |               |                  |               47 |             97 |
+----------------+---------------+------------------+------------------+----------------+


