{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1556039552243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1556039552244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 19:12:32 2019 " "Processing started: Tue Apr 23 19:12:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1556039552244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1556039552244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off logical_tb -c logical_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off logical_tb -c logical_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1556039552244 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1556039552838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_tb.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file logical_tb.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logical_tb-rtl " "Found design unit 1: logical_tb-rtl" {  } { { "logical_tb.vhdl" "" { Text "C:/Users/eleni/Desktop/DHD/logical_tb.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1556039553440 ""} { "Info" "ISGN_ENTITY_NAME" "1 logical_tb " "Found entity 1: logical_tb" {  } { { "logical_tb.vhdl" "" { Text "C:/Users/eleni/Desktop/DHD/logical_tb.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1556039553440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1556039553440 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "logical_tb " "Elaborating entity \"logical_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1556039553511 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y logical_tb.vhdl(10) " "Verilog HDL or VHDL warning at logical_tb.vhdl(10): object \"y\" assigned a value but never read" {  } { { "logical_tb.vhdl" "" { Text "C:/Users/eleni/Desktop/DHD/logical_tb.vhdl" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1556039553512 "|logical_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "logical_tb.vhdl(21) " "VHDL warning at logical_tb.vhdl(21): synthesis ignores all but the first waveform" {  } { { "logical_tb.vhdl" "" { Text "C:/Users/eleni/Desktop/DHD/logical_tb.vhdl" 21 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "" 0 -1 1556039553512 "|logical_tb"}
{ "Warning" "WVRFX_VHDL_1263_UNCONVERTED" "logical_tb.vhdl(22) " "VHDL warning at logical_tb.vhdl(22): synthesis ignores all but the first waveform" {  } { { "logical_tb.vhdl" "" { Text "C:/Users/eleni/Desktop/DHD/logical_tb.vhdl" 22 0 0 } }  } 0 10785 "VHDL warning at %1!s!: synthesis ignores all but the first waveform" 0 0 "" 0 -1 1556039553512 "|logical_tb"}
{ "Error" "EVRFX_VHDL_NO_PROCESS_SENSITIVITY_LIST_PRESENT" "logical_tb.vhdl(19) " "VHDL Process Statement error at logical_tb.vhdl(19): Process Statement must contain either a sensitivity list or a Wait Statement" {  } { { "logical_tb.vhdl" "" { Text "C:/Users/eleni/Desktop/DHD/logical_tb.vhdl" 19 0 0 } }  } 0 10442 "VHDL Process Statement error at %1!s!: Process Statement must contain either a sensitivity list or a Wait Statement" 0 0 "" 0 -1 1556039553532 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1556039553533 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "384 " "Peak virtual memory: 384 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1556039553697 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 23 19:12:33 2019 " "Processing ended: Tue Apr 23 19:12:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1556039553697 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1556039553697 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1556039553697 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1556039553697 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1556039554376 ""}
