vendor_name = ModelSim
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/CMP/Cmp2.vhd
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/CMP/Cmp2.vwf
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/CMP/Cmp2_noP.vhd
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/CMP/Cmp_wP.vwf
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/users/tiago/discod/intel/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/tiago/DiscoD/UA/LSD/WSpace/CMP/db/CmpDemo.cbx.xml
design_name = Cmp2_noP
instance = comp, \outl~output\, outl~output, Cmp2_noP, 1
instance = comp, \oute~output\, oute~output, Cmp2_noP, 1
instance = comp, \outg~output\, outg~output, Cmp2_noP, 1
instance = comp, \in1[1]~input\, in1[1]~input, Cmp2_noP, 1
instance = comp, \in1[0]~input\, in1[0]~input, Cmp2_noP, 1
instance = comp, \in0[0]~input\, in0[0]~input, Cmp2_noP, 1
instance = comp, \in0[1]~input\, in0[1]~input, Cmp2_noP, 1
instance = comp, \outl~0\, outl~0, Cmp2_noP, 1
instance = comp, \Equal0~0\, Equal0~0, Cmp2_noP, 1
instance = comp, \outg~0\, outg~0, Cmp2_noP, 1
