// Seed: 3064816216
`define pp_1 0
module module_0 (
    id_1
);
  input id_1;
  logic id_2;
  assign id_1 = 1;
  logic id_3;
  logic id_4;
  assign id_1 = 1;
  assign id_2 = 1'b0;
  logic id_5, id_6, id_7;
  assign id_5 = "";
  logic id_8;
  assign id_6 = 1 <= 1'd0;
  assign id_5 = id_6;
endmodule
`define pp_2 0
module module_1 (
    input id_1,
    input id_2,
    input logic id_3,
    input logic id_4,
    output logic id_5,
    input logic id_6,
    inout id_7,
    input id_8,
    input id_9,
    input id_10,
    output logic id_11,
    output logic id_12,
    output id_13,
    input logic id_14,
    output id_15,
    input id_16,
    output logic id_17,
    output id_18
);
  assign id_10 = ~1 || id_10;
  type_27(
      .id_0(id_5), .id_1(id_17), .id_2(1), .id_3(1 / 1)
  );
endmodule
`resetall `timescale 1ps / 1 ps
