module SummationCalculator(input wire[9:0] A, input wire CLK, input wire RST, output reg [9:0] SEG_OUT);
    // Setup state variables
    reg [9:0] SUM;
    reg [9:0] COUNT;

    // Setup state machine
    always @(posedge CLK) begin
         if (RST) begin
            SUM <= A;
            COUNT <= 10'd10;
        end

        if (COUNT == 10'd0) begin
           SEG_OUT <= SUM;
        end else begin
            SEG_OUT <= COUNT;
            SUM <= SUM + COUNT;
            COUNT <= COUNT - 10'd1;
        end
    end
endmodule