<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _tb_top_dut_u_axi_slave_axi_slave_ram_axi_slave_rd_buff.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
    <script type="text/javascript" src="../scripts/jquery.js"></script>
    <script type="text/javascript" src="../scripts/sort_tables.js"></script>
  
</head>
<body id="ucdb2html_summary">
  <h1><span class="strip">Questa</span> Design Coverage</h1>
  <h3>Scope: /<a href="z000075.htm">tb_top</a>/<a href="z000076.htm">dut</a>/<a href="z012496.htm">u_axi_slave</a>/<a href="z012799.htm">axi_slave_ram</a>/<a href="z013964.htm">axi_slave_rd_buff</a></h3>
  <hr/><table id="loc_rec_tables" cellspacing="5"><tr><td valign="top"><h3>Local Instance Coverage Details:</h3>
  <table cellspacing="2" cellpadding="2"><tr><td class="odd" colspan="6">Total Coverage:</td><td class="odd_r">57.83%</td><td class="bgYellow">55.90%</td></tr>
  <tr><th colspan="2" class="even" align="left">Coverage Type</th><th class="even">Bins</th><th class="even">Hits</th><th class="even">Misses</th><th class="even">Weight</th><th class="even">% Hit</th><th class="even">Coverage</th></tr>
  <tr><td colspan="2" class="odd"><a href="s013964.htm#51">Statements</a></td><td class="odd_r">20</td><td class="odd_r">19</td><td class="odd_r">1</td><td class="odd_r">1</td><td class="odd_r">95.00%</td><td class="bgGreen">95.00%</td></tr>
<tr><td colspan="2" class="even"><a href="b013964.htm">Branches</a></td><td class="even_r">16</td><td class="even_r">15</td><td class="even_r">1</td><td class="even_r">1</td><td class="even_r">93.75%</td><td class="bgGreen">93.75%</td></tr>
<tr><td colspan="2" class="odd"><a href="e013964.htm">Expressions</a></td><td class="odd_r">10</td><td class="odd_r">4</td><td class="odd_r">6</td><td class="odd_r">1</td><td class="odd_r">40.00%</td><td class="bgRed">40.00%</td></tr>
<tr><td class="invisible">&nbsp;</td><td class="evenGrey"><a href="e013964.htm">UDP</a></td><td class="even_rGrey">--</td><td class="even_rGrey">--</td><td class="even_rGrey">--</td><td class="even_rGrey">--</td><td class="even_rGrey">--</td><td class="grey">Excluded</td></tr>
<tr><td class="invisible">&nbsp;</td><td class="odd"><a href="e013964.htm">FEC</a></td><td class="odd_r">10</td><td class="odd_r">4</td><td class="odd_r">6</td><td class="odd_r">1</td><td class="odd_r">40.00%</td><td class="bgRed">40.00%</td></tr>
<tr><td colspan="2" class="even"><a href="c013964.htm">Conditions</a></td><td class="even_r">9</td><td class="even_r">2</td><td class="even_r">7</td><td class="even_r">1</td><td class="even_r">22.22%</td><td class="bgRed">22.22%</td></tr>
<tr><td class="invisible">&nbsp;</td><td class="oddGrey"><a href="c013964.htm">UDP</a></td><td class="odd_rGrey">--</td><td class="odd_rGrey">--</td><td class="odd_rGrey">--</td><td class="odd_rGrey">--</td><td class="odd_rGrey">--</td><td class="grey">Excluded</td></tr>
<tr><td class="invisible">&nbsp;</td><td class="even"><a href="c013964.htm">FEC</a></td><td class="even_r">9</td><td class="even_r">2</td><td class="even_r">7</td><td class="even_r">1</td><td class="even_r">22.22%</td><td class="bgRed">22.22%</td></tr>
<tr><td colspan="2" class="odd"><a href="t013964.htm">Toggles</a></td><td class="odd_r">28</td><td class="odd_r">8</td><td class="odd_r">20</td><td class="odd_r">1</td><td class="odd_r">28.57%</td><td class="bgRed">28.57%</td></tr>
</table></td></tr></table>
  
  <hr/><h3>Scope Details:</h3>
  <dl>
  <dt><b>Instance Path:</b></dt><dd>/tb_top/dut/u_axi_slave/axi_slave_ram/axi_slave_rd_buff</dd>
  <dt><b>Design Unit Name:</b></dt><dd><a href="z000008.htm">work.axi_slave_rd_buff</a></dd>
  <dt><b>Language:</b></dt><dd>Verilog</dd>
  <dt><b>Source File:</b></dt><dd><a href="__HDL_srcfile_52.htm#267">rtl/axi_slave/axi_slave_ram.v</a></dd>
  </dl>
  
  
</body>
</html>
