\doxysubsubsubsection{WWDG Prescaler }
\hypertarget{group___w_w_d_g___prescaler}{}\label{group___w_w_d_g___prescaler}\index{WWDG Prescaler@{WWDG Prescaler}}
Collaboration diagram for WWDG Prescaler\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___w_w_d_g___prescaler}
\end{center}
\end{figure}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___w_w_d_g___prescaler_gac611617ca4116f9bfb55c5280abeb281}{WWDG\+\_\+\+PRESCALER\+\_\+1}}~0x00000000u
\item 
\#define \mbox{\hyperlink{group___w_w_d_g___prescaler_ga411e50531af74cfe88b5f58119e546fa}{WWDG\+\_\+\+PRESCALER\+\_\+2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group___w_w_d_g___prescaler_ga38093104d0ad7e9ef5e036f6d0dc3ca8}{WWDG\+\_\+\+PRESCALER\+\_\+4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}}
\item 
\#define \mbox{\hyperlink{group___w_w_d_g___prescaler_ga766a9eff85955164df09186081f3cb40}{WWDG\+\_\+\+PRESCALER\+\_\+8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\label{doc-define-members}
\Hypertarget{group___w_w_d_g___prescaler_doc-define-members}
\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group___w_w_d_g___prescaler_gac611617ca4116f9bfb55c5280abeb281}\index{WWDG Prescaler@{WWDG Prescaler}!WWDG\_PRESCALER\_1@{WWDG\_PRESCALER\_1}}
\index{WWDG\_PRESCALER\_1@{WWDG\_PRESCALER\_1}!WWDG Prescaler@{WWDG Prescaler}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_PRESCALER\_1}{WWDG\_PRESCALER\_1}}
{\footnotesize\ttfamily \label{group___w_w_d_g___prescaler_gac611617ca4116f9bfb55c5280abeb281} 
\#define WWDG\+\_\+\+PRESCALER\+\_\+1~0x00000000u}

WWDG counter clock = (PCLK1/4096)/1 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__wwdg_8h_source_l00129}{129}} of file \mbox{\hyperlink{stm32f4xx__hal__wwdg_8h_source}{stm32f4xx\+\_\+hal\+\_\+wwdg.\+h}}.

\Hypertarget{group___w_w_d_g___prescaler_ga411e50531af74cfe88b5f58119e546fa}\index{WWDG Prescaler@{WWDG Prescaler}!WWDG\_PRESCALER\_2@{WWDG\_PRESCALER\_2}}
\index{WWDG\_PRESCALER\_2@{WWDG\_PRESCALER\_2}!WWDG Prescaler@{WWDG Prescaler}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_PRESCALER\_2}{WWDG\_PRESCALER\_2}}
{\footnotesize\ttfamily \label{group___w_w_d_g___prescaler_ga411e50531af74cfe88b5f58119e546fa} 
\#define WWDG\+\_\+\+PRESCALER\+\_\+2~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}}}

WWDG counter clock = (PCLK1/4096)/2 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__wwdg_8h_source_l00130}{130}} of file \mbox{\hyperlink{stm32f4xx__hal__wwdg_8h_source}{stm32f4xx\+\_\+hal\+\_\+wwdg.\+h}}.

\Hypertarget{group___w_w_d_g___prescaler_ga38093104d0ad7e9ef5e036f6d0dc3ca8}\index{WWDG Prescaler@{WWDG Prescaler}!WWDG\_PRESCALER\_4@{WWDG\_PRESCALER\_4}}
\index{WWDG\_PRESCALER\_4@{WWDG\_PRESCALER\_4}!WWDG Prescaler@{WWDG Prescaler}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_PRESCALER\_4}{WWDG\_PRESCALER\_4}}
{\footnotesize\ttfamily \label{group___w_w_d_g___prescaler_ga38093104d0ad7e9ef5e036f6d0dc3ca8} 
\#define WWDG\+\_\+\+PRESCALER\+\_\+4~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}}}

WWDG counter clock = (PCLK1/4096)/4 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__wwdg_8h_source_l00131}{131}} of file \mbox{\hyperlink{stm32f4xx__hal__wwdg_8h_source}{stm32f4xx\+\_\+hal\+\_\+wwdg.\+h}}.

\Hypertarget{group___w_w_d_g___prescaler_ga766a9eff85955164df09186081f3cb40}\index{WWDG Prescaler@{WWDG Prescaler}!WWDG\_PRESCALER\_8@{WWDG\_PRESCALER\_8}}
\index{WWDG\_PRESCALER\_8@{WWDG\_PRESCALER\_8}!WWDG Prescaler@{WWDG Prescaler}}
\doxysubsubsubsubsubsection{\texorpdfstring{WWDG\_PRESCALER\_8}{WWDG\_PRESCALER\_8}}
{\footnotesize\ttfamily \label{group___w_w_d_g___prescaler_ga766a9eff85955164df09186081f3cb40} 
\#define WWDG\+\_\+\+PRESCALER\+\_\+8~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}})}

WWDG counter clock = (PCLK1/4096)/8 

Definition at line \mbox{\hyperlink{stm32f4xx__hal__wwdg_8h_source_l00132}{132}} of file \mbox{\hyperlink{stm32f4xx__hal__wwdg_8h_source}{stm32f4xx\+\_\+hal\+\_\+wwdg.\+h}}.

