Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: SmartHomeSystem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SmartHomeSystem.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SmartHomeSystem"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : SmartHomeSystem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\WindowShadeDegree.v" into library work
Parsing module <WindowShadeDegree>.
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\PassCheckUnit.v" into library work
Parsing module <PassCheckUnit>.
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\Multiplier8x8.v" into library work
Parsing module <Multiplier8x8>.
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\Multiplier16x16.v" into library work
Parsing module <Multiplier16x16>.
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\ModePower.v" into library work
Parsing module <ModePower>.
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\LampState.v" into library work
Parsing module <LampState>.
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\FanSpeed.v" into library work
Parsing module <FanSpeed>.
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\DFlop.v" into library work
Parsing module <DFlop>.
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\coDetector.v" into library work
Parsing module <coDetector>.
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\co2Detector.v" into library work
Parsing module <co2Detector>.
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\ch4Detector.v" into library work
Parsing module <ch4Detector>.
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\AdderSubtractor32bit.v" into library work
Parsing module <AdderSubtractor32x32>.
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\ActiveLamps.v" into library work
Parsing module <ActiveLamps>.
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\TemperatureCalculator.v" into library work
Parsing module <TemperatureCalculator>.
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\MemoryUnit.v" into library work
Parsing module <MemoryUnit>.
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\LightingSystem.v" into library work
Parsing module <LightingSystem>.
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\LightDance.v" into library work
Parsing module <LightDance>.
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\GasDetectorSensor.v" into library work
Parsing module <GasDetectorSensor>.
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\CoolHeatSystem.v" into library work
Parsing module <CoolHeatSystem>.
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\ControlUnit.v" into library work
Parsing module <ControlUnit>.
Analyzing Verilog file "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\SmartHomeSystem.v" into library work
Parsing module <SmartHomeSystem>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <SmartHomeSystem>.

Elaborating module <TemperatureCalculator>.

Elaborating module <Multiplier8x8>.

Elaborating module <Multiplier16x16>.

Elaborating module <AdderSubtractor32x32>.

Elaborating module <GasDetectorSensor>.

Elaborating module <ch4Detector>.

Elaborating module <coDetector>.

Elaborating module <co2Detector>.

Elaborating module <CoolHeatSystem>.

Elaborating module <ModePower>.

Elaborating module <FanSpeed>.
WARNING:HDLCompiler:872 - "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\FanSpeed.v" Line 28: Using initial value of period since it is never assigned

Elaborating module <LightingSystem>.

Elaborating module <ActiveLamps>.
WARNING:HDLCompiler:91 - "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\ActiveLamps.v" Line 33: Signal <lenght> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\ActiveLamps.v" Line 34: Signal <ulight> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <LampState>.

Elaborating module <WindowShadeDegree>.
WARNING:HDLCompiler:91 - "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\WindowShadeDegree.v" Line 33: Signal <ulight> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <LightDance>.

Elaborating module <DFlop>.

Elaborating module <MemoryUnit>.

Elaborating module <ControlUnit>.

Elaborating module <PassCheckUnit>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SmartHomeSystem>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\SmartHomeSystem.v".
    Summary:
	no macro.
Unit <SmartHomeSystem> synthesized.

Synthesizing Unit <TemperatureCalculator>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\TemperatureCalculator.v".
    Found 8-bit subtractor for signal <tc_ref[7]_unary_minus_1_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <TemperatureCalculator> synthesized.

Synthesizing Unit <Multiplier8x8>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\Multiplier8x8.v".
    Found 8x8-bit multiplier for signal <P> created at line 29.
    Summary:
	inferred   1 Multiplier(s).
Unit <Multiplier8x8> synthesized.

Synthesizing Unit <Multiplier16x16>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\Multiplier16x16.v".
    Found 16x16-bit multiplier for signal <P> created at line 29.
    Summary:
	inferred   1 Multiplier(s).
Unit <Multiplier16x16> synthesized.

Synthesizing Unit <AdderSubtractor32x32>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\AdderSubtractor32bit.v".
    Found 32-bit subtractor for signal <A[31]_B[31]_sub_1_OUT> created at line 33.
    Found 32-bit adder for signal <A[31]_B[31]_add_1_OUT> created at line 37.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <AdderSubtractor32x32> synthesized.

Synthesizing Unit <GasDetectorSensor>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\GasDetectorSensor.v".
    Summary:
	no macro.
Unit <GasDetectorSensor> synthesized.

Synthesizing Unit <ch4Detector>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\ch4Detector.v".
        S0 = 4'b0000
        S1 = 4'b0001
        S2 = 4'b0010
        S3 = 4'b0011
        S4 = 4'b0100
        S5 = 4'b0101
        S6 = 4'b0110
        S7 = 4'b0111
        S8 = 4'b1000
        S9 = 4'b1001
        S10 = 4'b1010
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 22                                             |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 1010                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <ch4Detector> synthesized.

Synthesizing Unit <coDetector>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\coDetector.v".
        S0 = 4'b0000
        S1 = 4'b0001
        S2 = 4'b0010
        S3 = 4'b0011
        S4 = 4'b0100
        S5 = 4'b0101
        S6 = 4'b0110
        S7 = 4'b0111
        S8 = 4'b1000
        S9 = 4'b1001
        S10 = 4'b1010
        S11 = 4'b1011
        S12 = 4'b1100
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 26                                             |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <coDetector> synthesized.

Synthesizing Unit <co2Detector>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\co2Detector.v".
        S0 = 4'b0000
        S1 = 4'b0001
        S2 = 4'b0010
        S3 = 4'b0011
        S4 = 4'b0100
        S5 = 4'b0101
        S6 = 4'b0110
        S7 = 4'b0111
        S8 = 4'b1000
        S9 = 4'b1001
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 20                                             |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <co2Detector> synthesized.

Synthesizing Unit <CoolHeatSystem>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\CoolHeatSystem.v".
    Summary:
	no macro.
Unit <CoolHeatSystem> synthesized.

Synthesizing Unit <ModePower>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\ModePower.v".
    Found 2-bit adder for signal <n0027[1:0]> created at line 35.
    Found 3-bit adder for signal <n0030[2:0]> created at line 35.
    Found 4-bit adder for signal <_n0046> created at line 25.
    Found 4-bit adder for signal <_n0047> created at line 25.
    Found 4-bit adder for signal <_n0048> created at line 25.
    Found 4-bit adder for signal <_n0049> created at line 25.
    Found 4-bit adder for signal <chs_power> created at line 25.
    Summary:
	inferred   7 Adder/Subtractor(s).
Unit <ModePower> synthesized.

Synthesizing Unit <FanSpeed>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\FanSpeed.v".
    Found 1-bit register for signal <pwm_data>.
    Found 32-bit register for signal <i>.
    Found 32-bit subtractor for signal <i[31]_unary_minus_1_OUT> created at line 39.
    Found 32-bit subtractor for signal <GND_16_o_unary_minus_3_OUT> created at line 39.
    Found 32-bit adder for signal <i[31]_GND_16_o_add_5_OUT> created at line 44.
    Found 32-bit comparator lessequal for signal <n0005> created at line 39
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <FanSpeed> synthesized.

Synthesizing Unit <LightingSystem>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\LightingSystem.v".
    Summary:
	no macro.
Unit <LightingSystem> synthesized.

Synthesizing Unit <ActiveLamps>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\ActiveLamps.v".
WARNING:Xst:647 - Input <lenght<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 1-bit latch for signal <active_lights<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <active_lights<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <active_lights<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <active_lights<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
Unit <ActiveLamps> synthesized.

Synthesizing Unit <LampState>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\LampState.v".
    Summary:
	no macro.
Unit <LampState> synthesized.

Synthesizing Unit <WindowShadeDegree>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\WindowShadeDegree.v".
WARNING:Xst:737 - Found 1-bit latch for signal <wshade<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wshade<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wshade<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wshade<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
Unit <WindowShadeDegree> synthesized.

Synthesizing Unit <LightDance>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\LightDance.v".
    Summary:
Unit <LightDance> synthesized.

Synthesizing Unit <DFlop>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\DFlop.v".
    Found 1-bit register for signal <dout>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DFlop> synthesized.

Synthesizing Unit <MemoryUnit>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\MemoryUnit.v".
    Found 35-bit register for signal <dout>.
    Summary:
	inferred  35 D-type flip-flop(s).
Unit <MemoryUnit> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\ControlUnit.v".
    Found 1-bit register for signal <write_en>.
    Found 35-bit register for signal <configout>.
    Found 3-bit register for signal <dbg_state>.
    Found finite state machine <FSM_3> for signal <dbg_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | arst (negative)                                |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ControlUnit> synthesized.

Synthesizing Unit <PassCheckUnit>.
    Related source file is "M:\uni\thirdsummestur\az manteghi\final proj\phase 2\ModuleSmartHomeSystem\PassCheckUnit.v".
    Found 2-bit comparator equal for signal <equal> created at line 30
    Summary:
	inferred   1 Comparator(s).
Unit <PassCheckUnit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 12
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 2
 4-bit adder                                           : 5
 8-bit subtractor                                      : 1
# Registers                                            : 13
 1-bit register                                        : 10
 32-bit register                                       : 1
 35-bit register                                       : 2
# Latches                                              : 8
 1-bit latch                                           : 8
# Comparators                                          : 2
 2-bit comparator equal                                : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 12
 1-bit 2-to-1 multiplexer                              : 9
 32-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 4
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment E:\programs\ise\14.7\ISE_DS\ISE\.
Loading device for application Rf_Device from file '7a100t.nph' in environment E:\programs\ise\14.7\ISE_DS\ISE\.
WARNING:Xst:2677 - Node <configout_20> of sequential type is unconnected in block <Module7>.
WARNING:Xst:2677 - Node <configout_21> of sequential type is unconnected in block <Module7>.
WARNING:Xst:2677 - Node <dout_20> of sequential type is unconnected in block <Module6>.
WARNING:Xst:2677 - Node <dout_21> of sequential type is unconnected in block <Module6>.

Synthesizing (advanced) Unit <ModePower>.
	The following adders/subtractors are grouped into adder tree <Madd_chs_power_Madd1> :
 	<Madd__n0046> in block <ModePower>, 	<Madd__n0047> in block <ModePower>, 	<Madd__n0049_Madd> in block <ModePower>, 	<Madd_n0027[1:0]> in block <ModePower>, 	<Madd_chs_power_Madd> in block <ModePower>.
Unit <ModePower> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 16x16-bit multiplier                                  : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 2
 8-bit subtractor                                      : 1
# Adder Trees                                          : 1
 4-bit / 6-inputs adder tree                           : 1
# Registers                                            : 112
 Flip-Flops                                            : 112
# Comparators                                          : 2
 2-bit comparator equal                                : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 3
 32-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 4
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 1010  | 1010
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <Module7/FSM_3> on signal <dbg_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 001   | 001
 010   | 010
 111   | 111
 101   | 101
 011   | 011
 100   | 100
-------------------

Optimizing unit <MemoryUnit> ...

Optimizing unit <SmartHomeSystem> ...

Optimizing unit <ControlUnit> ...

Optimizing unit <FanSpeed> ...

Optimizing unit <ActiveLamps> ...

Optimizing unit <WindowShadeDegree> ...

Optimizing unit <LightDance> ...
WARNING:Xst:2677 - Node <Module7/configout_21> of sequential type is unconnected in block <SmartHomeSystem>.
WARNING:Xst:2677 - Node <Module7/configout_20> of sequential type is unconnected in block <SmartHomeSystem>.
WARNING:Xst:2677 - Node <Module6/dout_21> of sequential type is unconnected in block <SmartHomeSystem>.
WARNING:Xst:2677 - Node <Module6/dout_20> of sequential type is unconnected in block <SmartHomeSystem>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SmartHomeSystem, actual ratio is 0.
Latch Module4/al/active_lights_3 has been replicated 2 time(s) to handle iob=true attribute.
Latch Module4/al/active_lights_2 has been replicated 1 time(s) to handle iob=true attribute.
Latch Module4/al/active_lights_1 has been replicated 1 time(s) to handle iob=true attribute.
Latch Module4/al/active_lights_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 123
 Flip-Flops                                            : 123

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SmartHomeSystem.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 322
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 31
#      LUT2                        : 12
#      LUT3                        : 40
#      LUT4                        : 28
#      LUT5                        : 35
#      LUT6                        : 14
#      MUXCY                       : 78
#      VCC                         : 1
#      XORCY                       : 72
# FlipFlops/Latches                : 136
#      FDC                         : 53
#      FDCE                        : 66
#      FDP                         : 4
#      LD                          : 13
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 176
#      IBUF                        : 100
#      OBUF                        : 76
# DSPs                             : 2
#      DSP48E1                     : 2

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:             127  out of  126800     0%  
 Number of Slice LUTs:                  170  out of  63400     0%  
    Number used as Logic:               170  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    210
   Number with an unused Flip Flop:      83  out of    210    39%  
   Number with an unused LUT:            40  out of    210    19%  
   Number of fully used LUT-FF pairs:    87  out of    210    41%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         179
 Number of bonded IOBs:                 177  out of    210    84%  
    IOB Flip Flops/Latches:               9

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      2  out of    240     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------+------------------------------------+-------+
Clock Signal                        | Clock buffer(FF name)              | Load  |
------------------------------------+------------------------------------+-------+
clk                                 | BUFGP                              | 123   |
Module4/al/_n0021(Module4/al/out1:O)| NONE(*)(Module4/al/active_lights_0)| 13    |
------------------------------------+------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.268ns (Maximum Frequency: 234.318MHz)
   Minimum input arrival time before clock: 1.487ns
   Maximum output required time after clock: 11.032ns
   Maximum combinational path delay: 5.858ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.268ns (frequency: 234.318MHz)
  Total number of paths / destination ports: 1350 / 156
-------------------------------------------------------------------------
Delay:               4.268ns (Levels of Logic = 12)
  Source:            Module3/fanSpeed/i_0 (FF)
  Destination:       Module3/fanSpeed/pwm_data (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Module3/fanSpeed/i_0 to Module3/fanSpeed/pwm_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              3   0.361   0.351  Module3/fanSpeed/i_0 (Module3/fanSpeed/i_0)
     INV:I->O              1   0.113   0.000  Module3/fanSpeed/Msub_i[31]_unary_minus_1_OUT_lut<0>_INV_0 (Module3/fanSpeed/Msub_i[31]_unary_minus_1_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Module3/fanSpeed/Msub_i[31]_unary_minus_1_OUT_cy<0> (Module3/fanSpeed/Msub_i[31]_unary_minus_1_OUT_cy<0>)
     XORCY:CI->O           7   0.370   0.605  Module3/fanSpeed/Msub_i[31]_unary_minus_1_OUT_xor<1> (Module3/fanSpeed/i[31]_unary_minus_1_OUT<1>)
     LUT4:I1->O            2   0.097   0.360  Module3/fanSpeed/GND_16_o_GND_16_o_mux_3_OUT<18>31_SW1 (N9)
     LUT6:I5->O            2   0.097   0.748  Module3/fanSpeed/GND_16_o_GND_16_o_mux_3_OUT<6>1 (Module3/fanSpeed/GND_16_o_GND_16_o_mux_3_OUT<6>)
     LUT5:I0->O            1   0.097   0.000  Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_lut<3> (Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_lut<3>)
     MUXCY:S->O            1   0.353   0.000  Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<3> (Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<4> (Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<5> (Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<6> (Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<7> (Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<7>)
     MUXCY:CI->O           1   0.262   0.000  Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<8> (Module3/fanSpeed/GND_16_o_GND_16_o_LessThan_5_o)
     FDC:D                     0.008          Module3/fanSpeed/pwm_data
    ----------------------------------------
    Total                      4.268ns (2.203ns logic, 2.065ns route)
                                       (51.6% logic, 48.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 272 / 214
-------------------------------------------------------------------------
Offset:              1.487ns (Levels of Logic = 11)
  Source:            speed<1> (PAD)
  Destination:       Module3/fanSpeed/pwm_data (FF)
  Destination Clock: clk rising

  Data Path: speed<1> to Module3/fanSpeed/pwm_data
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.621  speed_1_IBUF (speed_1_IBUF)
     LUT4:I0->O            0   0.097   0.000  Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_lutdi (Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<0> (Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<1> (Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<2> (Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<3> (Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<4> (Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<5> (Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<6> (Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<7> (Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<7>)
     MUXCY:CI->O           1   0.262   0.000  Module3/fanSpeed/Mcompar_GND_16_o_GND_16_o_LessThan_5_o_cy<8> (Module3/fanSpeed/GND_16_o_GND_16_o_LessThan_5_o)
     FDC:D                     0.008          Module3/fanSpeed/pwm_data
    ----------------------------------------
    Total                      1.487ns (0.866ns logic, 0.621ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Module4/al/_n0021'
  Total number of paths / destination ports: 52 / 13
-------------------------------------------------------------------------
Offset:              0.896ns (Levels of Logic = 2)
  Source:            tcode<0> (PAD)
  Destination:       Module4/al/active_lights_0 (LATCH)
  Destination Clock: Module4/al/_n0021 falling

  Data Path: tcode<0> to Module4/al/active_lights_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   0.001   0.798  tcode_0_IBUF (tcode_0_IBUF)
     LUT6:I0->O            2   0.097   0.000  Module4/al/tcode[3]_GND_20_o_Select_13_o<2>1 (Module4/al/tcode[3]_GND_20_o_Select_13_o)
     LD:D                     -0.028          Module4/al/active_lights_0
    ----------------------------------------
    Total                      0.896ns (0.098ns logic, 0.798ns route)
                                       (10.9% logic, 89.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 681531 / 52
-------------------------------------------------------------------------
Offset:              11.032ns (Levels of Logic = 38)
  Source:            Module6/dout_4 (FF)
  Destination:       tempc<31> (PAD)
  Source Clock:      clk rising

  Data Path: Module6/dout_4 to tempc<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.361   0.748  Module6/dout_4 (Module6/dout_4)
     LUT5:I0->O            3   0.097   0.451  Module1/Msub_tc_ref[7]_unary_minus_1_OUT_cy<4>11 (Module1/Msub_tc_ref[7]_unary_minus_1_OUT_cy<4>)
     LUT3:I1->O            2   0.097   0.344  Module1/Mmux_tempRef61 (Module1/tempRef<5>)
     DSP48E1:A5->P15       1   3.230   0.339  Module1/multiplier_first/Mmult_P (Module1/_8x8res<15>)
     DSP48E1:B15->P6       1   3.076   0.439  Module1/multiplier_second/Mmult_P (Module1/_16x16res<6>)
     LUT3:I1->O            1   0.097   0.000  Module1/adder32x32/Maddsub_s2_lut<0> (Module1/adder32x32/Maddsub_s2_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Module1/adder32x32/Maddsub_s2_cy<0> (Module1/adder32x32/Maddsub_s2_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<1> (Module1/adder32x32/Maddsub_s2_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<2> (Module1/adder32x32/Maddsub_s2_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<3> (Module1/adder32x32/Maddsub_s2_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<4> (Module1/adder32x32/Maddsub_s2_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<5> (Module1/adder32x32/Maddsub_s2_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<6> (Module1/adder32x32/Maddsub_s2_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<7> (Module1/adder32x32/Maddsub_s2_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<8> (Module1/adder32x32/Maddsub_s2_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<9> (Module1/adder32x32/Maddsub_s2_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<10> (Module1/adder32x32/Maddsub_s2_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<11> (Module1/adder32x32/Maddsub_s2_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<12> (Module1/adder32x32/Maddsub_s2_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<13> (Module1/adder32x32/Maddsub_s2_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<14> (Module1/adder32x32/Maddsub_s2_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<15> (Module1/adder32x32/Maddsub_s2_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<16> (Module1/adder32x32/Maddsub_s2_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<17> (Module1/adder32x32/Maddsub_s2_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<18> (Module1/adder32x32/Maddsub_s2_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<19> (Module1/adder32x32/Maddsub_s2_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<20> (Module1/adder32x32/Maddsub_s2_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<21> (Module1/adder32x32/Maddsub_s2_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<22> (Module1/adder32x32/Maddsub_s2_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<23> (Module1/adder32x32/Maddsub_s2_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<24> (Module1/adder32x32/Maddsub_s2_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<25> (Module1/adder32x32/Maddsub_s2_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<26> (Module1/adder32x32/Maddsub_s2_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<27> (Module1/adder32x32/Maddsub_s2_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<28> (Module1/adder32x32/Maddsub_s2_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<29> (Module1/adder32x32/Maddsub_s2_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<30> (Module1/adder32x32/Maddsub_s2_cy<30>)
     XORCY:CI->O           1   0.370   0.339  Module1/adder32x32/Maddsub_s2_xor<31> (tempc_31_OBUF)
     OBUF:I->O                 0.000          tempc_31_OBUF (tempc<31>)
    ----------------------------------------
    Total                     11.032ns (8.371ns logic, 2.661ns route)
                                       (75.9% logic, 24.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Module4/al/_n0021'
  Total number of paths / destination ports: 57 / 23
-------------------------------------------------------------------------
Offset:              1.597ns (Levels of Logic = 2)
  Source:            Module4/al/active_lights_3 (LATCH)
  Destination:       lightstate<14> (PAD)
  Source Clock:      Module4/al/_n0021 falling

  Data Path: Module4/al/active_lights_3 to lightstate<14>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              14   0.472   0.688  Module4/al/active_lights_3 (Module4/al/active_lights_3)
     LUT4:I0->O            1   0.097   0.339  Module4/ls/lights_state<8>1 (lightstate_8_OBUF)
     OBUF:I->O                 0.000          lightstate_8_OBUF (lightstate<8>)
    ----------------------------------------
    Total                      1.597ns (0.569ns logic, 1.028ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 9189 / 32
-------------------------------------------------------------------------
Delay:               5.858ns (Levels of Logic = 36)
  Source:            adc_data<14> (PAD)
  Destination:       tempc<31> (PAD)

  Data Path: adc_data<14> to tempc<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.339  adc_data_14_IBUF (adc_data_14_IBUF)
     DSP48E1:A14->P6       1   3.230   0.439  Module1/multiplier_second/Mmult_P (Module1/_16x16res<6>)
     LUT3:I1->O            1   0.097   0.000  Module1/adder32x32/Maddsub_s2_lut<0> (Module1/adder32x32/Maddsub_s2_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Module1/adder32x32/Maddsub_s2_cy<0> (Module1/adder32x32/Maddsub_s2_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<1> (Module1/adder32x32/Maddsub_s2_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<2> (Module1/adder32x32/Maddsub_s2_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<3> (Module1/adder32x32/Maddsub_s2_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<4> (Module1/adder32x32/Maddsub_s2_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<5> (Module1/adder32x32/Maddsub_s2_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<6> (Module1/adder32x32/Maddsub_s2_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<7> (Module1/adder32x32/Maddsub_s2_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<8> (Module1/adder32x32/Maddsub_s2_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<9> (Module1/adder32x32/Maddsub_s2_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<10> (Module1/adder32x32/Maddsub_s2_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<11> (Module1/adder32x32/Maddsub_s2_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<12> (Module1/adder32x32/Maddsub_s2_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<13> (Module1/adder32x32/Maddsub_s2_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<14> (Module1/adder32x32/Maddsub_s2_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<15> (Module1/adder32x32/Maddsub_s2_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<16> (Module1/adder32x32/Maddsub_s2_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<17> (Module1/adder32x32/Maddsub_s2_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<18> (Module1/adder32x32/Maddsub_s2_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<19> (Module1/adder32x32/Maddsub_s2_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<20> (Module1/adder32x32/Maddsub_s2_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<21> (Module1/adder32x32/Maddsub_s2_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<22> (Module1/adder32x32/Maddsub_s2_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<23> (Module1/adder32x32/Maddsub_s2_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<24> (Module1/adder32x32/Maddsub_s2_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<25> (Module1/adder32x32/Maddsub_s2_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<26> (Module1/adder32x32/Maddsub_s2_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<27> (Module1/adder32x32/Maddsub_s2_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<28> (Module1/adder32x32/Maddsub_s2_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<29> (Module1/adder32x32/Maddsub_s2_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  Module1/adder32x32/Maddsub_s2_cy<30> (Module1/adder32x32/Maddsub_s2_cy<30>)
     XORCY:CI->O           1   0.370   0.339  Module1/adder32x32/Maddsub_s2_xor<31> (tempc_31_OBUF)
     OBUF:I->O                 0.000          tempc_31_OBUF (tempc<31>)
    ----------------------------------------
    Total                      5.858ns (4.741ns logic, 1.117ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Module4/al/_n0021
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.206|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.268|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 72.00 secs
Total CPU time to Xst completion: 71.94 secs
 
--> 

Total memory usage is 5053852 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   22 (   0 filtered)
Number of infos    :    1 (   0 filtered)

