{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 16 20:05:55 2008 " "Info: Processing started: Sun Nov 16 20:05:55 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off drawBackground -c drawBackground " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off drawBackground -c drawBackground" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tileset.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tileset.v" { { "Info" "ISGN_ENTITY_NAME" "1 tileset " "Info: Found entity 1: tileset" {  } { { "tileset.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/tileset.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/nBitRegister.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/nBitRegister.v" { { "Info" "ISGN_ENTITY_NAME" "1 nBitRegister " "Info: Found entity 1: nBitRegister" {  } { { "../drawTileMichael/nBitRegister.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawTileMichael/nBitRegister.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/addy.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/addy.v" { { "Info" "ISGN_ENTITY_NAME" "1 addy " "Info: Found entity 1: addy" {  } { { "../drawTileMichael/addy.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawTileMichael/addy.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/drawTile.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/drawTile.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawTile " "Info: Found entity 1: drawTile" {  } { { "../drawTileMichael/drawTile.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawTileMichael/drawTile.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/memCount.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/memCount.v" { { "Info" "ISGN_ENTITY_NAME" "1 memCount " "Info: Found entity 1: memCount" {  } { { "../drawTileMichael/memCount.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawTileMichael/memCount.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/nBitAddSub.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/nBitAddSub.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSubNbit " "Info: Found entity 1: AddSubNbit" {  } { { "../drawTileMichael/nBitAddSub.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawTileMichael/nBitAddSub.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../drawTileMichael/addx.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../drawTileMichael/addx.v" { { "Info" "ISGN_ENTITY_NAME" "1 addx " "Info: Found entity 1: addx" {  } { { "../drawTileMichael/addx.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawTileMichael/addx.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file level1.v" { { "Info" "ISGN_ENTITY_NAME" "1 level1 " "Info: Found entity 1: level1" {  } { { "level1.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/level1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter4b " "Info: Found entity 1: counter4b" {  } { { "counter4b.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/counter4b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tile1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile1 " "Info: Found entity 1: tile1" {  } { { "tile1.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/tile1.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter5b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter5b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter5b " "Info: Found entity 1: counter5b" {  } { { "counter5b.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/counter5b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file tile0.v" { { "Info" "ISGN_ENTITY_NAME" "1 tile0 " "Info: Found entity 1: tile0" {  } { { "tile0.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/tile0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3b.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter3b " "Info: Found entity 1: counter3b" {  } { { "counter3b.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/counter3b.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(69) " "Warning (10273): Verilog HDL warning at drawBackground.v(69): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(178) " "Warning (10273): Verilog HDL warning at drawBackground.v(178): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.v" 178 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(186) " "Warning (10273): Verilog HDL warning at drawBackground.v(186): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.v" 186 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(187) " "Warning (10273): Verilog HDL warning at drawBackground.v(187): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.v" 187 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(188) " "Warning (10273): Verilog HDL warning at drawBackground.v(188): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.v" 188 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(189) " "Warning (10273): Verilog HDL warning at drawBackground.v(189): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.v" 189 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(190) " "Warning (10273): Verilog HDL warning at drawBackground.v(190): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.v" 190 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "drawBackground.v(193) " "Warning (10273): Verilog HDL warning at drawBackground.v(193): extended using \"x\" or \"z\"" {  } { { "drawBackground.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.v" 193 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawBackground.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file drawBackground.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawBackground " "Info: Found entity 1: drawBackground" {  } { { "drawBackground.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "draw drawBackground.v(186) " "Error (10137): Verilog HDL Procedural Assignment error at drawBackground.v(186): object \"draw\" on left-hand side of assignment must have a variable data type" {  } { { "drawBackground.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.v" 186 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "draw drawBackground.v(187) " "Error (10137): Verilog HDL Procedural Assignment error at drawBackground.v(187): object \"draw\" on left-hand side of assignment must have a variable data type" {  } { { "drawBackground.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.v" 187 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "draw drawBackground.v(188) " "Error (10137): Verilog HDL Procedural Assignment error at drawBackground.v(188): object \"draw\" on left-hand side of assignment must have a variable data type" {  } { { "drawBackground.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.v" 188 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "draw drawBackground.v(189) " "Error (10137): Verilog HDL Procedural Assignment error at drawBackground.v(189): object \"draw\" on left-hand side of assignment must have a variable data type" {  } { { "drawBackground.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.v" 189 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "draw drawBackground.v(190) " "Error (10137): Verilog HDL Procedural Assignment error at drawBackground.v(190): object \"draw\" on left-hand side of assignment must have a variable data type" {  } { { "drawBackground.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.v" 190 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "draw drawBackground.v(191) " "Error (10137): Verilog HDL Procedural Assignment error at drawBackground.v(191): object \"draw\" on left-hand side of assignment must have a variable data type" {  } { { "drawBackground.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.v" 191 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "tile0_out drawBackground.v(191) " "Error (10161): Verilog HDL error at drawBackground.v(191): object \"tile0_out\" is not declared" {  } { { "drawBackground.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.v" 191 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "draw drawBackground.v(192) " "Error (10137): Verilog HDL Procedural Assignment error at drawBackground.v(192): object \"draw\" on left-hand side of assignment must have a variable data type" {  } { { "drawBackground.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.v" 192 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "tile1_out drawBackground.v(192) " "Error (10161): Verilog HDL error at drawBackground.v(192): object \"tile1_out\" is not declared" {  } { { "drawBackground.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.v" 192 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "draw drawBackground.v(193) " "Error (10137): Verilog HDL Procedural Assignment error at drawBackground.v(193): object \"draw\" on left-hand side of assignment must have a variable data type" {  } { { "drawBackground.v" "" { Text "Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.v" 193 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 10 errors, 0 warnings" { { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 16 20:06:00 2008 " "Error: Processing ended: Sun Nov 16 20:06:00 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Error: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.map.smsg " "Info: Generated suppressed messages file Z:/c++/fpga2dsidescroller/project/drawBackground/drawBackground.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0}
